// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/26/2019 12:51:10"

// 
// Device: Altera 5CEFA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project3_frame (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PC_FE[2]~0_combout ;
wire \imem~0feeder_combout ;
wire \imem~0_q ;
wire \Add0~5_sumout ;
wire \PC_FE[4]~DUPLICATE_q ;
wire \PC_FE[7]~DUPLICATE_q ;
wire \PC_FE[8]~_wirecell_combout ;
wire \PC_FE[13]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \imem~6_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \imem~5_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \imem~2_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \stall_pipe~0_combout ;
wire \stall_pipe~1_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC_FE[8]~1_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~1_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \imem~7_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \aluout_EX_r[12]~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \imem~8_combout ;
wire \Equal8~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \imem~11_combout ;
wire \op2_ID[3]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \imem~12_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \imem~10_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \imem~9_combout ;
wire \aluout_EX_r[12]~2_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \imem~13_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \imem~14_combout ;
wire \aluout_EX[20]~0_combout ;
wire \aluout_EX_r[3]~3_combout ;
wire \aluout_EX_r[3]~1_combout ;
wire \aluout_EX_r[12]~4_combout ;
wire \aluout_EX_r[15]~5_combout ;
wire \aluout_EX_r[15]~6_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \Mux32~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \regval2_ID[7]~DUPLICATE_q ;
wire \regval2_EX[7]~feeder_combout ;
wire \dmem_rtl_0_bypass[43]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \aluout_EX[15]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \dmem~42_combout ;
wire \aluout_EX_r[3]~62_combout ;
wire \aluout_EX_r[31]~63_combout ;
wire \regval2_EX[28]~feeder_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \aluout_EX_r[3]~46_combout ;
wire \aluout_EX_r[3]~47_combout ;
wire \regval2_ID[4]~DUPLICATE_q ;
wire \aluout_EX_r[0]~156_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \Mux29~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \Mux29~1_combout ;
wire \Mux29~2_combout ;
wire \aluout_EX_r[0]~161_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \wr_reg_ID_w~0_combout ;
wire \Equal7~0_combout ;
wire \wr_reg_ID_w~1_combout ;
wire \ctrlsig_MEM~q ;
wire \regs[0][5]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[41]~feeder_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0_bypass[45]~feeder_combout ;
wire \regval2_ID[9]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[47]~feeder_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \aluout_EX[6]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[49]~feeder_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \regval2_EX[11]~feeder_combout ;
wire \dmem_rtl_0_bypass[51]~feeder_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \regval2_EX[14]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \aluout_EX[14]~DUPLICATE_q ;
wire \dmem~43_combout ;
wire \aluout_EX[3]~DUPLICATE_q ;
wire \dmem~34_combout ;
wire \dmem~33_combout ;
wire \dmem~44_combout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \rd_val_MEM_w[14]~17_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0_bypass[57]~feeder_combout ;
wire \rd_val_MEM_w[14]~18_combout ;
wire \regs[0][14]~q ;
wire \regval2_ID[13]~DUPLICATE_q ;
wire \regs[0][7]~DUPLICATE_q ;
wire \regval1_ID[7]~DUPLICATE_q ;
wire \dmem~38_combout ;
wire \dmem~39_combout ;
wire \dmem~40_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \rd_val_MEM_w[2]~63_combout ;
wire \regval2_ID[2]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[33]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \rd_val_MEM_w[2]~62_combout ;
wire \KEY[2]~input_o ;
wire \rd_val_MEM_w[2]~64_combout ;
wire \regs[0][2]~q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \rd_val_MEM_w[1]~0_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \rd_val_MEM_w[1]~1_combout ;
wire \KEY[1]~input_o ;
wire \rd_val_MEM_w[1]~2_combout ;
wire \aluout_EX_r[1]~157_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~31_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \rd_val_MEM_w[16]~13_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \rd_val_MEM_w[16]~14_combout ;
wire \aluout_EX[20]~1_combout ;
wire \aluout_EX[20]~3_combout ;
wire \Add1~98 ;
wire \Add1~94 ;
wire \Add1~73_sumout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~12_combout ;
wire \aluout_EX_r[16]~111_combout ;
wire \dmem_rtl_0_bypass[67]~feeder_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \rd_val_MEM_w[19]~31_combout ;
wire \rd_val_MEM_w[19]~32_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \rd_val_MEM_w[18]~41_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \rd_val_MEM_w[18]~42_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftLeft0~6_combout ;
wire \regval2_ID[25]~feeder_combout ;
wire \dmem_rtl_0_bypass[79]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \rd_val_MEM_w[25]~55_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \rd_val_MEM_w[25]~56_combout ;
wire \aluout_EX[20]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \rd_val_MEM_w[24]~57_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \rd_val_MEM_w[24]~58_combout ;
wire \regval2_ID[23]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \regval2_EX[22]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \rd_val_MEM_w[22]~27_combout ;
wire \rd_val_MEM_w[22]~28_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \regval2_EX[27]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \rd_val_MEM_w[27]~51_combout ;
wire \rd_val_MEM_w[27]~52_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \rd_val_MEM_w[30]~45_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \rd_val_MEM_w[30]~46_combout ;
wire \aluout_EX_r[12]~54_combout ;
wire \aluout_EX[31]~6_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \regval2_EX[17]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \rd_val_MEM_w[17]~11_combout ;
wire \dmem_rtl_0_bypass[63]~feeder_combout ;
wire \rd_val_MEM_w[17]~12_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~20_combout ;
wire \aluout_EX_r[17]~75_combout ;
wire \ShiftLeft0~10_combout ;
wire \regval1_ID[22]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \rd_val_MEM_w[21]~39_combout ;
wire \rd_val_MEM_w[21]~40_combout ;
wire \aluout_EX_r[3]~74_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \rd_val_MEM_w[20]~29_combout ;
wire \rd_val_MEM_w[20]~30_combout ;
wire \regs[0][20]~DUPLICATE_q ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~106 ;
wire \Add2~107 ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~74 ;
wire \Add2~75 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~117_sumout ;
wire \ShiftLeft0~18_combout ;
wire \regval1_ID[28]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \regs[0][31]~q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \rd_val_MEM_w[31]~43_combout ;
wire \rd_val_MEM_w[31]~44_combout ;
wire \aluout_EX_r[3]~60_combout ;
wire \aluout_EX[31]~12_combout ;
wire \regval1_ID[31]~DUPLICATE_q ;
wire \aluout_EX_r[31]~123_combout ;
wire \aluout_EX[31]~10_combout ;
wire \aluout_EX_r[31]~121_combout ;
wire \aluout_EX_r[3]~51_combout ;
wire \aluout_EX_r[3]~48_combout ;
wire \aluout_EX_r[3]~49_combout ;
wire \ShiftLeft0~34_combout ;
wire \dmem_rtl_0_bypass[87]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem~45_combout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \rd_val_MEM_w[29]~47_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \rd_val_MEM_w[29]~48_combout ;
wire \aluout_EX_r[29]~131_combout ;
wire \aluout_EX_r[3]~61_combout ;
wire \aluout_EX_r[31]~118_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \rd_val_MEM_w[26]~53_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \rd_val_MEM_w[26]~54_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~27_combout ;
wire \aluout_EX_r[26]~91_combout ;
wire \aluout_EX_r[26]~92_combout ;
wire \regval1_ID[26]~DUPLICATE_q ;
wire \Add1~62 ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \aluout_EX_r[26]~93_combout ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~63 ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~53_sumout ;
wire \aluout_EX_r[26]~94_combout ;
wire \aluout_EX[31]~7_combout ;
wire \aluout_EX[20]~8_combout ;
wire \aluout_EX[20]~4_combout ;
wire \aluout_EX[20]~9_combout ;
wire \aluout_EX[26]~DUPLICATE_q ;
wire \regs[0][26]~q ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~90 ;
wire \Add2~91 ;
wire \Add2~85_sumout ;
wire \Add1~54 ;
wire \Add1~122 ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \ShiftLeft0~25_combout ;
wire \aluout_EX_r[29]~128_combout ;
wire \aluout_EX_r[3]~52_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~38_combout ;
wire \aluout_EX_r[29]~129_combout ;
wire \aluout_EX_r[29]~130_combout ;
wire \aluout_EX_r[3]~115_combout ;
wire \aluout_EX_r[29]~179_combout ;
wire \ShiftRight0~14_combout ;
wire \aluout_EX_r[31]~116_combout ;
wire \aluout_EX_r[29]~178_combout ;
wire \aluout_EX_r[29]~188_combout ;
wire \regs[0][29]~q ;
wire \regval1_ID[29]~DUPLICATE_q ;
wire \aluout_EX_r[31]~119_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~23_combout ;
wire \aluout_EX_r[31]~120_combout ;
wire \aluout_EX_r[31]~122_combout ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \aluout_EX_r[31]~182_combout ;
wire \aluout_EX_r[31]~183_combout ;
wire \ShiftRight0~1_combout ;
wire \aluout_EX_r[31]~117_combout ;
wire \Add2~86 ;
wire \Add2~87 ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~77_sumout ;
wire \aluout_EX_r[31]~196_combout ;
wire \regs[0][31]~DUPLICATE_q ;
wire \regval1_ID[31]~feeder_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftLeft0~31_combout ;
wire \aluout_EX_r[20]~163_combout ;
wire \aluout_EX_r[20]~164_combout ;
wire \Add1~46 ;
wire \Add1~117_sumout ;
wire \aluout_EX_r[20]~165_combout ;
wire \aluout_EX_r[20]~166_combout ;
wire \regs[0][20]~q ;
wire \Add1~118 ;
wire \Add1~49_sumout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftLeft0~17_combout ;
wire \aluout_EX_r[21]~87_combout ;
wire \aluout_EX_r[21]~88_combout ;
wire \aluout_EX_r[21]~89_combout ;
wire \Add2~49_sumout ;
wire \aluout_EX_r[21]~90_combout ;
wire \regs[0][21]~q ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~38_combout ;
wire \aluout_EX_r[17]~76_combout ;
wire \Add1~74 ;
wire \Add1~37_sumout ;
wire \aluout_EX_r[17]~77_combout ;
wire \Add2~37_sumout ;
wire \aluout_EX_r[17]~78_combout ;
wire \regs[0][17]~feeder_combout ;
wire \regs[0][17]~q ;
wire \regval2_ID[17]~DUPLICATE_q ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~0_combout ;
wire \Selector31~3_combout ;
wire \aluout_EX[31]~5_combout ;
wire \aluout_EX[31]~11_combout ;
wire \aluout_EX_r[30]~124_combout ;
wire \ShiftLeft0~37_combout ;
wire \aluout_EX_r[30]~125_combout ;
wire \Add1~81_sumout ;
wire \aluout_EX_r[30]~126_combout ;
wire \aluout_EX_r[30]~177_combout ;
wire \Add2~81_sumout ;
wire \aluout_EX_r[30]~127_combout ;
wire \aluout_EX_r[30]~176_combout ;
wire \aluout_EX_r[30]~192_combout ;
wire \regs[0][30]~q ;
wire \regval1_ID[30]~DUPLICATE_q ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~2_combout ;
wire \aluout_EX_r[27]~167_combout ;
wire \aluout_EX_r[27]~168_combout ;
wire \Add1~121_sumout ;
wire \aluout_EX_r[27]~169_combout ;
wire \Add2~121_sumout ;
wire \aluout_EX_r[27]~170_combout ;
wire \regs[0][27]~feeder_combout ;
wire \regs[0][27]~q ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftLeft0~16_combout ;
wire \aluout_EX_r[22]~107_combout ;
wire \aluout_EX_r[22]~108_combout ;
wire \Add1~50 ;
wire \Add1~69_sumout ;
wire \aluout_EX_r[22]~109_combout ;
wire \Add2~69_sumout ;
wire \aluout_EX_r[22]~110_combout ;
wire \aluout_EX[22]~DUPLICATE_q ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regval2_ID[22]~DUPLICATE_q ;
wire \Add1~70 ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftLeft0~29_combout ;
wire \aluout_EX_r[24]~99_combout ;
wire \aluout_EX_r[24]~100_combout ;
wire \aluout_EX_r[24]~101_combout ;
wire \Add2~61_sumout ;
wire \aluout_EX_r[24]~102_combout ;
wire \regs[0][24]~q ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \Add1~57_sumout ;
wire \ShiftRight0~16_combout ;
wire \ShiftLeft0~11_combout ;
wire \aluout_EX_r[25]~95_combout ;
wire \aluout_EX_r[25]~96_combout ;
wire \aluout_EX_r[25]~97_combout ;
wire \aluout_EX_r[25]~98_combout ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \regval1_ID[25]~DUPLICATE_q ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~37_combout ;
wire \aluout_EX_r[18]~79_combout ;
wire \aluout_EX_r[18]~80_combout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \aluout_EX_r[18]~81_combout ;
wire \Add2~41_sumout ;
wire \aluout_EX_r[18]~82_combout ;
wire \regs[0][18]~feeder_combout ;
wire \regs[0][18]~q ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~35_combout ;
wire \aluout_EX_r[19]~83_combout ;
wire \aluout_EX_r[19]~84_combout ;
wire \aluout_EX_r[19]~85_combout ;
wire \Add2~45_sumout ;
wire \aluout_EX_r[19]~86_combout ;
wire \regs[0][19]~q ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~40_combout ;
wire \aluout_EX_r[16]~112_combout ;
wire \aluout_EX_r[16]~113_combout ;
wire \Add2~73_sumout ;
wire \aluout_EX_r[16]~114_combout ;
wire \regs[0][16]~feeder_combout ;
wire \regs[0][16]~q ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector30~0_combout ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \Selector30~2_combout ;
wire \Selector31~5_combout ;
wire \Selector30~1_combout ;
wire \Selector30~3_combout ;
wire \Add2~109_sumout ;
wire \Selector30~4_combout ;
wire \aluout_EX_r[1]~158_combout ;
wire \regs[0][1]~q ;
wire \Add1~110 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~126 ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~2 ;
wire \Add1~106 ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \aluout_EX_r[12]~8_combout ;
wire \regval1_ID[14]~DUPLICATE_q ;
wire \aluout_EX_r[12]~9_combout ;
wire \ShiftRight0~12_combout ;
wire \aluout_EX_r[14]~141_combout ;
wire \aluout_EX_r[12]~10_combout ;
wire \aluout_EX_r[14]~142_combout ;
wire \aluout_EX_r[12]~7_combout ;
wire \aluout_EX_r[14]~143_combout ;
wire \aluout_EX_r[14]~144_combout ;
wire \Add2~97_sumout ;
wire \aluout_EX_r[14]~145_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \rd_val_MEM_w[13]~19_combout ;
wire \rd_val_MEM_w[13]~20_combout ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \aluout_EX_r[13]~149_combout ;
wire \Add2~101_sumout ;
wire \aluout_EX_r[13]~146_combout ;
wire \aluout_EX_r[13]~147_combout ;
wire \Add1~101_sumout ;
wire \aluout_EX_r[13]~148_combout ;
wire \aluout_EX_r[13]~150_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem~12_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \rd_val_MEM_w[11]~3_combout ;
wire \rd_val_MEM_w[11]~4_combout ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \Add2~1_sumout ;
wire \aluout_EX_r[11]~14_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~3_combout ;
wire \aluout_EX_r[11]~11_combout ;
wire \aluout_EX_r[11]~12_combout ;
wire \Add1~1_sumout ;
wire \aluout_EX_r[11]~13_combout ;
wire \aluout_EX_r[11]~15_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \rd_val_MEM_w[10]~7_combout ;
wire \rd_val_MEM_w[10]~8_combout ;
wire \regs[0][10]~q ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \ShiftRight0~10_combout ;
wire \aluout_EX_r[10]~16_combout ;
wire \aluout_EX_r[10]~17_combout ;
wire \aluout_EX_r[10]~18_combout ;
wire \aluout_EX_r[10]~19_combout ;
wire \aluout_EX_r[10]~20_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \rd_val_MEM_w[9]~9_combout ;
wire \rd_val_MEM_w[9]~10_combout ;
wire \regs[0][9]~q ;
wire \aluout_EX_r[9]~24_combout ;
wire \Add2~9_sumout ;
wire \Add1~9_sumout ;
wire \aluout_EX_r[9]~21_combout ;
wire \aluout_EX_r[9]~22_combout ;
wire \aluout_EX_r[9]~23_combout ;
wire \aluout_EX_r[9]~25_combout ;
wire \aluout_EX[9]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \rd_val_MEM_w[8]~33_combout ;
wire \rd_val_MEM_w[8]~34_combout ;
wire \regs[0][8]~feeder_combout ;
wire \regs[0][8]~q ;
wire \aluout_EX_r[8]~29_combout ;
wire \Add2~13_sumout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~24_combout ;
wire \aluout_EX_r[8]~26_combout ;
wire \aluout_EX_r[8]~27_combout ;
wire \Add1~13_sumout ;
wire \aluout_EX_r[8]~28_combout ;
wire \aluout_EX_r[8]~30_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \rd_val_MEM_w[6]~35_combout ;
wire \rd_val_MEM_w[6]~36_combout ;
wire \regs[0][6]~feeder_combout ;
wire \regs[0][6]~q ;
wire \Add1~17_sumout ;
wire \ShiftRight0~29_combout ;
wire \aluout_EX_r[6]~31_combout ;
wire \aluout_EX_r[6]~32_combout ;
wire \aluout_EX_r[6]~33_combout ;
wire \Add2~17_sumout ;
wire \aluout_EX_r[6]~34_combout ;
wire \aluout_EX_r[6]~35_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \rd_val_MEM_w[5]~37_combout ;
wire \dmem_rtl_0_bypass[39]~feeder_combout ;
wire \rd_val_MEM_w[5]~38_combout ;
wire \regs[0][5]~feeder_combout ;
wire \regs[0][5]~q ;
wire \Add1~21_sumout ;
wire \aluout_EX_r[5]~36_combout ;
wire \aluout_EX_r[5]~37_combout ;
wire \aluout_EX_r[5]~38_combout ;
wire \Add2~21_sumout ;
wire \aluout_EX_r[5]~39_combout ;
wire \aluout_EX_r[5]~40_combout ;
wire \aluout_EX[5]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \rd_val_MEM_w[23]~25_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \rd_val_MEM_w[23]~26_combout ;
wire \Add2~65_sumout ;
wire \Add1~65_sumout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftRight0~39_combout ;
wire \aluout_EX_r[23]~103_combout ;
wire \aluout_EX_r[23]~104_combout ;
wire \aluout_EX_r[23]~105_combout ;
wire \aluout_EX_r[23]~106_combout ;
wire \regs[0][23]~q ;
wire \regval1_ID[23]~DUPLICATE_q ;
wire \LessThan0~0_combout ;
wire \Equal9~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~2_combout ;
wire \Equal9~1_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~22_combout ;
wire \Selector31~24_combout ;
wire \aluout_EX_r~159_combout ;
wire \LessThan1~4_combout ;
wire \Selector31~25_combout ;
wire \LessThan0~7_combout ;
wire \Equal9~2_combout ;
wire \Equal9~3_combout ;
wire \Selector31~28_combout ;
wire \Selector31~27_combout ;
wire \Selector31~26_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~24_combout ;
wire \Selector31~29_combout ;
wire \Selector31~30_combout ;
wire \Selector31~12_combout ;
wire \Selector31~13_combout ;
wire \Selector31~14_combout ;
wire \Selector31~15_combout ;
wire \Selector31~10_combout ;
wire \Selector31~11_combout ;
wire \Selector31~16_combout ;
wire \Selector31~9_combout ;
wire \Selector31~18_combout ;
wire \Add2~113_sumout ;
wire \Add1~113_sumout ;
wire \Selector31~17_combout ;
wire \Selector31~19_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~44_combout ;
wire \Selector31~21_combout ;
wire \Selector31~22_combout ;
wire \Selector31~20_combout ;
wire \aluout_EX_r~160_combout ;
wire \WideNor0~11_combout ;
wire \WideNor0~13_combout ;
wire \WideNor0~12_combout ;
wire \WideNor0~14_combout ;
wire \WideNor0~10_combout ;
wire \WideNor0~15_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~5_combout ;
wire \WideNor0~4_combout ;
wire \WideNor0~6_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~7_combout ;
wire \WideNor0~8_combout ;
wire \WideNor0~9_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \Selector31~8_combout ;
wire \Selector31~23_combout ;
wire \aluout_EX_r[0]~162_combout ;
wire \Equal16~3_combout ;
wire \aluout_EX[24]~DUPLICATE_q ;
wire \Equal16~1_combout ;
wire \aluout_EX[21]~DUPLICATE_q ;
wire \aluout_EX[18]~DUPLICATE_q ;
wire \aluout_EX[19]~DUPLICATE_q ;
wire \aluout_EX[17]~DUPLICATE_q ;
wire \Equal16~0_combout ;
wire \aluout_EX_r[28]~135_combout ;
wire \Add2~89_sumout ;
wire \Add1~89_sumout ;
wire \aluout_EX_r[28]~132_combout ;
wire \ShiftLeft0~39_combout ;
wire \aluout_EX_r[28]~133_combout ;
wire \aluout_EX_r[28]~134_combout ;
wire \aluout_EX_r[28]~181_combout ;
wire \aluout_EX_r[28]~180_combout ;
wire \aluout_EX_r[28]~184_combout ;
wire \Equal16~2_combout ;
wire \Equal16~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \rd_val_MEM_w[4]~5_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \rd_val_MEM_w[4]~6_combout ;
wire \regs[0][4]~feeder_combout ;
wire \regs[0][4]~q ;
wire \regval1_ID[4]~DUPLICATE_q ;
wire \Add2~25_sumout ;
wire \Add1~25_sumout ;
wire \aluout_EX_r[4]~41_combout ;
wire \aluout_EX_r[4]~42_combout ;
wire \aluout_EX_r[4]~43_combout ;
wire \aluout_EX_r[4]~44_combout ;
wire \aluout_EX_r[4]~45_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \rd_val_MEM_w[3]~59_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \rd_val_MEM_w[3]~60_combout ;
wire \KEY[3]~input_o ;
wire \rd_val_MEM_w[3]~61_combout ;
wire \regs[0][3]~q ;
wire \Add2~29_sumout ;
wire \aluout_EX_r[3]~65_combout ;
wire \aluout_EX_r[3]~66_combout ;
wire \Add1~29_sumout ;
wire \aluout_EX_r[3]~58_combout ;
wire \ShiftRight0~36_combout ;
wire \aluout_EX_r[3]~50_combout ;
wire \aluout_EX_r[3]~53_combout ;
wire \aluout_EX_r[3]~55_combout ;
wire \aluout_EX_r[3]~57_combout ;
wire \aluout_EX_r[3]~56_combout ;
wire \aluout_EX_r[3]~59_combout ;
wire \aluout_EX_r[3]~67_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \rd_val_MEM_w[28]~49_combout ;
wire \rd_val_MEM_w[28]~50_combout ;
wire \regs[0][28]~q ;
wire \regval2_ID[28]~DUPLICATE_q ;
wire \Selector31~4_combout ;
wire \Selector31~6_combout ;
wire \Selector31~7_combout ;
wire \aluout_EX_r[3]~64_combout ;
wire \Add2~33_sumout ;
wire \aluout_EX_r[2]~72_combout ;
wire \aluout_EX_r[2]~68_combout ;
wire \aluout_EX_r[2]~69_combout ;
wire \Add1~33_sumout ;
wire \aluout_EX_r[2]~70_combout ;
wire \aluout_EX_r[2]~71_combout ;
wire \aluout_EX_r[2]~73_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \rd_val_MEM_w[7]~23_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \rd_val_MEM_w[7]~24_combout ;
wire \regs[0][7]~q ;
wire \aluout_EX_r[7]~174_combout ;
wire \Add2~125_sumout ;
wire \Add1~125_sumout ;
wire \aluout_EX_r[7]~171_combout ;
wire \aluout_EX_r[7]~172_combout ;
wire \aluout_EX_r[7]~173_combout ;
wire \aluout_EX_r[7]~175_combout ;
wire \aluout_EX[7]~DUPLICATE_q ;
wire \regval2_EX[12]~feeder_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \rd_val_MEM_w[12]~21_combout ;
wire \rd_val_MEM_w[12]~22_combout ;
wire \regs[0][12]~q ;
wire \regval1_ID[12]~DUPLICATE_q ;
wire \Add2~105_sumout ;
wire \aluout_EX_r[12]~151_combout ;
wire \aluout_EX_r[12]~152_combout ;
wire \Add1~105_sumout ;
wire \aluout_EX_r[12]~153_combout ;
wire \aluout_EX_r[12]~154_combout ;
wire \aluout_EX_r[12]~155_combout ;
wire \dmem_rtl_0_bypass[17]~feeder_combout ;
wire \dmem~37_combout ;
wire \dmem~41_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \rd_val_MEM_w[15]~15_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0_bypass[59]~feeder_combout ;
wire \rd_val_MEM_w[15]~16_combout ;
wire \regs[0][15]~q ;
wire \regval1_ID[15]~DUPLICATE_q ;
wire \aluout_EX_r[15]~139_combout ;
wire \Add2~93_sumout ;
wire \aluout_EX_r[15]~136_combout ;
wire \aluout_EX_r[15]~137_combout ;
wire \Add1~93_sumout ;
wire \aluout_EX_r[15]~138_combout ;
wire \aluout_EX_r[15]~140_combout ;
wire \dmem~36_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \rd_val_MEM_w[0]~66_combout ;
wire \KEY[0]~input_o ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \rd_val_MEM_w[0]~65_combout ;
wire \rd_val_MEM_w[0]~67_combout ;
wire \regs[0][0]~feeder_combout ;
wire \regs[0][0]~q ;
wire \HEX_out[0]~0_combout ;
wire \always9~0_combout ;
wire \dmem~35_combout ;
wire \always9~1_combout ;
wire \HEX_out[3]~1_combout ;
wire \HEX_out[2]~2_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEX_out[5]~4_combout ;
wire \HEX_out[6]~feeder_combout ;
wire \HEX_out[7]~3_combout ;
wire \HEX_out[4]~feeder_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEX_out[9]~7_combout ;
wire \HEX_out[11]~6_combout ;
wire \HEX_out[10]~5_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEX_out[15]~8_combout ;
wire \HEX_out[14]~9_combout ;
wire \HEX_out[14]~DUPLICATE_q ;
wire \HEX_out[12]~10_combout ;
wire \ss3|OUT~0_combout ;
wire \HEX_out[13]~DUPLICATE_q ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEX_out[19]~12_combout ;
wire \HEX_out[17]~13_combout ;
wire \HEX_out[18]~11_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEX_out[20]~17_combout ;
wire \HEX_out[23]~14_combout ;
wire \HEX_out[23]~feeder_combout ;
wire \HEX_out[22]~16_combout ;
wire \HEX_out[21]~15_combout ;
wire \ss5|OUT~0_combout ;
wire \HEX_out[22]~DUPLICATE_q ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [31:0] regval1_ID;
wire [31:0] aluout_EX;
wire [2:0] ctrlsig_EX;
wire [31:0] regval2_ID;
wire [31:0] regval_MEM;
wire [23:0] HEX_out;
wire [31:0] regval2_EX;
wire [5:0] op1_ID;
wire [7:0] op2_ID;
wire [4:0] ctrlsig_ID;
wire [0:0] \imem_rtl_0|auto_generated|address_reg_a ;
wire [31:0] PC_FE;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:92] dmem_rtl_0_bypass;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \imem_rtl_0|auto_generated|ram_block1a32~portadataout  = \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a33~portadataout  = \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a34~portadataout  = \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a35~portadataout  = \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a0~portadataout  = \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a1~portadataout  = \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a2~portadataout  = \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a3~portadataout  = \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a59~portadataout  = \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a27~portadataout  = \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a63~portadataout  = \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a31~portadataout  = \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a60~portadataout  = \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a28~portadataout  = \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a58~portadataout  = \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a26~portadataout  = \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a62~portadataout  = \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a30~portadataout  = \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a61~portadataout  = \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a29~portadataout  = \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a53~portadataout  = \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a21~portadataout  = \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a51~portadataout  = \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a19~portadataout  = \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a54~portadataout  = \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a22~portadataout  = \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a50~portadataout  = \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a18~portadataout  = \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a55~portadataout  = \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a23~portadataout  = \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a52~portadataout  = \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a20~portadataout  = \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a57~portadataout  = \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a25~portadataout  = \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a56~portadataout  = \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a24~portadataout  = \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a36~portadataout  = \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a37~portadataout  = \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a38~portadataout  = \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a39~portadataout  = \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a4~portadataout  = \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a5~portadataout  = \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a6~portadataout  = \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a7~portadataout  = \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X14_Y7_N56
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \PC_FE[2]~0 (
// Equation(s):
// \PC_FE[2]~0_combout  = ( !PC_FE[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC_FE[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[2]~0 .extended_lut = "off";
defparam \PC_FE[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC_FE[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \imem~0feeder (
// Equation(s):
// \imem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0feeder .extended_lut = "off";
defparam \imem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \imem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \imem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imem~0 .is_wysiwyg = "true";
defparam \imem~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC_FE[2] ) + ( PC_FE[3] ) + ( !VCC ))
// \Add0~6  = CARRY(( PC_FE[2] ) + ( PC_FE[3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \PC_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3] .is_wysiwyg = "true";
defparam \PC_FE[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N4
dffeas \PC_FE[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N13
dffeas \PC_FE[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb \PC_FE[8]~_wirecell (
// Equation(s):
// \PC_FE[8]~_wirecell_combout  = ( !PC_FE[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~_wirecell .extended_lut = "off";
defparam \PC_FE[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC_FE[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N31
dffeas \PC_FE[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a29~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a29~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0022002211331133;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N45
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \imem_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a62~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a62~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0011001122332233;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a31~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a31~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h0202020213131313;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y2_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N57
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( \imem_rtl_0|auto_generated|ram_block1a60~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imem_rtl_0|auto_generated|ram_block1a28~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \stall_pipe~0 (
// Equation(s):
// \stall_pipe~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a58~portadataout  & (!\imem_rtl_0|auto_generated|ram_block1a59~portadataout  & \imem_rtl_0|auto_generated|address_reg_a [0])) ) ) 
// # ( !\imem_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (((!\imem_rtl_0|auto_generated|ram_block1a26~portadataout )))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// (!\imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ((!\imem_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~0 .extended_lut = "off";
defparam \stall_pipe~0 .lut_mask = 64'hCCA0CCA000A000A0;
defparam \stall_pipe~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \stall_pipe~1 (
// Equation(s):
// \stall_pipe~1_combout  = ( \stall_pipe~0_combout  & ( (!\imem~6_combout ) # ((\imem~2_combout ) # (\imem~5_combout )) ) ) # ( !\stall_pipe~0_combout  & ( (!\imem~6_combout ) # (((\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ) # 
// (\imem~2_combout )) # (\imem~5_combout )) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\stall_pipe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~1 .extended_lut = "off";
defparam \stall_pipe~1 .lut_mask = 64'hBFFFBFFFBFBFBFBF;
defparam \stall_pipe~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N1
dffeas \PC_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2] .is_wysiwyg = "true";
defparam \PC_FE[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N3
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC_FE[4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC_FE[4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!PC_FE[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \PC_FE[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4] .is_wysiwyg = "true";
defparam \PC_FE[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC_FE[5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC_FE[5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!PC_FE[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N8
dffeas \PC_FE[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5] .is_wysiwyg = "true";
defparam \PC_FE[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC_FE[6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC_FE[6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \PC_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[6] .is_wysiwyg = "true";
defparam \PC_FE[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N12
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC_FE[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC_FE[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!PC_FE[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \PC_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7] .is_wysiwyg = "true";
defparam \PC_FE[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !PC_FE[8] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !PC_FE[8] ) + ( GND ) + ( \Add0~22  ))

	.dataa(!PC_FE[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N39
cyclonev_lcell_comb \PC_FE[8]~1 (
// Equation(s):
// \PC_FE[8]~1_combout  = ( !\Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~1 .extended_lut = "off";
defparam \PC_FE[8]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC_FE[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N40
dffeas \PC_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8] .is_wysiwyg = "true";
defparam \PC_FE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC_FE[9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC_FE[9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N20
dffeas \PC_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9] .is_wysiwyg = "true";
defparam \PC_FE[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC_FE[10] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC_FE[10] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!PC_FE[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \PC_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10] .is_wysiwyg = "true";
defparam \PC_FE[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC_FE[11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC_FE[11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \PC_FE[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11] .is_wysiwyg = "true";
defparam \PC_FE[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N27
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC_FE[12] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC_FE[12] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N28
dffeas \PC_FE[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12] .is_wysiwyg = "true";
defparam \PC_FE[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC_FE[13] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC_FE[13] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!PC_FE[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \PC_FE[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13] .is_wysiwyg = "true";
defparam \PC_FE[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC_FE[14] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( PC_FE[14] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!PC_FE[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N35
dffeas \PC_FE[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14] .is_wysiwyg = "true";
defparam \PC_FE[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC_FE[15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \PC_FE[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15] .is_wysiwyg = "true";
defparam \PC_FE[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \imem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\stall_pipe~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a53~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a53~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0101010123232323;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \op2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3] .is_wysiwyg = "true";
defparam \op2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N29
dffeas \op1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[3] .is_wysiwyg = "true";
defparam \op1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N21
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \imem_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a28~portadataout  & (\imem~0_q  & !\imem_rtl_0|auto_generated|address_reg_a [0])) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\imem~0_q ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h03000300030F030F;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N17
dffeas \op1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[2] .is_wysiwyg = "true";
defparam \op1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a59~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a59~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h0101010123232323;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N35
dffeas \op1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[1] .is_wysiwyg = "true";
defparam \op1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N41
dffeas \op1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[5] .is_wysiwyg = "true";
defparam \op1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N9
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a26~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a58~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a26~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0022002211331133;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N52
dffeas \op1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0] .is_wysiwyg = "true";
defparam \op1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \op1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4] .is_wysiwyg = "true";
defparam \op1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[12]~0 (
// Equation(s):
// \aluout_EX_r[12]~0_combout  = ( !op1_ID[0] & ( op1_ID[4] & ( (!op1_ID[2] & (op1_ID[1] & !op1_ID[5])) ) ) ) # ( op1_ID[0] & ( !op1_ID[4] & ( (!op1_ID[3] & (op1_ID[2] & (!op1_ID[1] & op1_ID[5]))) ) ) ) # ( !op1_ID[0] & ( !op1_ID[4] & ( (!op1_ID[3] & 
// (op1_ID[5] & (!op1_ID[2] $ (op1_ID[1])))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[5]),
	.datae(!op1_ID[0]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~0 .extended_lut = "off";
defparam \aluout_EX_r[12]~0 .lut_mask = 64'h008200200C000000;
defparam \aluout_EX_r[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a51~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0011001122332233;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N47
dffeas \op2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1] .is_wysiwyg = "true";
defparam \op2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( !op1_ID[4] & ( !op1_ID[5] & ( (!op1_ID[1] & (!op1_ID[0] & (!op1_ID[3] & !op1_ID[2]))) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!op1_ID[0]),
	.datac(!op1_ID[3]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[4]),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h8000000000000000;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a55~portadataout )))))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h0213021302130213;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \op2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5] .is_wysiwyg = "true";
defparam \op2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \op2_ID[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y3_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~0_q  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a52~portadataout ))) ) 
// )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datae(gnd),
	.dataf(!\imem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h000000000A5F0A5F;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \op2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[2] .is_wysiwyg = "true";
defparam \op2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a18~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a50~portadataout )))))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0213021302130213;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \op2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0] .is_wysiwyg = "true";
defparam \op2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0123012301230123;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \op2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4] .is_wysiwyg = "true";
defparam \op2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[12]~2 (
// Equation(s):
// \aluout_EX_r[12]~2_combout  = ( op2_ID[1] & ( op2_ID[4] & ( !\op2_ID[3]~DUPLICATE_q  ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( (!\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[5]) # ((!op2_ID[2]) # (op2_ID[0])))) ) ) )

	.dataa(!op2_ID[5]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~2 .extended_lut = "off";
defparam \aluout_EX_r[12]~2 .lut_mask = 64'h0000C8CC0000CCCC;
defparam \aluout_EX_r[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y2_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N45
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & 
// \imem_rtl_0|auto_generated|ram_block1a25~portadataout ) ) )

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h0055005505050505;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \op2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[7] .is_wysiwyg = "true";
defparam \op2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a56~portadataout ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & 
// \imem_rtl_0|auto_generated|ram_block1a24~portadataout ) ) )

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0505050500550055;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \op2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[6] .is_wysiwyg = "true";
defparam \op2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N51
cyclonev_lcell_comb \aluout_EX[20]~0 (
// Equation(s):
// \aluout_EX[20]~0_combout  = ( !op2_ID[6] & ( !op2_ID[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~0 .extended_lut = "off";
defparam \aluout_EX[20]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \aluout_EX[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[3]~3 (
// Equation(s):
// \aluout_EX_r[3]~3_combout  = ( op2_ID[1] & ( op2_ID[4] & ( \op2_ID[3]~DUPLICATE_q  ) ) ) # ( !op2_ID[1] & ( op2_ID[4] & ( \op2_ID[3]~DUPLICATE_q  ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( \op2_ID[3]~DUPLICATE_q  ) ) ) # ( !op2_ID[1] & ( !op2_ID[4] & ( 
// (\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[5]) # ((op2_ID[0]) # (op2_ID[2])))) ) ) )

	.dataa(!op2_ID[5]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~3 .extended_lut = "off";
defparam \aluout_EX_r[3]~3 .lut_mask = 64'h2333333333333333;
defparam \aluout_EX_r[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[3]~1 (
// Equation(s):
// \aluout_EX_r[3]~1_combout  = ( !op1_ID[0] & ( op1_ID[1] & ( (!op1_ID[2] & (((op1_ID[4] & !op1_ID[5])))) # (op1_ID[2] & (!op1_ID[3] & (!op1_ID[4] & op1_ID[5]))) ) ) ) # ( op1_ID[0] & ( !op1_ID[1] & ( (!op1_ID[3] & (op1_ID[2] & (!op1_ID[4] & op1_ID[5]))) ) 
// ) ) # ( !op1_ID[0] & ( !op1_ID[1] & ( (!op1_ID[3] & (!op1_ID[2] & !op1_ID[4])) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[4]),
	.datad(!op1_ID[5]),
	.datae(!op1_ID[0]),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~1 .extended_lut = "off";
defparam \aluout_EX_r[3]~1 .lut_mask = 64'h808000200C200000;
defparam \aluout_EX_r[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[12]~4 (
// Equation(s):
// \aluout_EX_r[12]~4_combout  = ( \aluout_EX_r[3]~1_combout  & ( (!\Equal8~0_combout ) # ((!\aluout_EX_r[12]~2_combout  & (\aluout_EX[20]~0_combout  & !\aluout_EX_r[3]~3_combout ))) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\aluout_EX_r[12]~2_combout ),
	.datac(!\aluout_EX[20]~0_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~4 .extended_lut = "off";
defparam \aluout_EX_r[12]~4 .lut_mask = 64'h00000000AEAAAEAA;
defparam \aluout_EX_r[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[15]~5 (
// Equation(s):
// \aluout_EX_r[15]~5_combout  = ( \aluout_EX_r[12]~4_combout  & ( (!op2_ID[3] & (!\aluout_EX_r[12]~0_combout  & !op2_ID[1])) ) )

	.dataa(gnd),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~5 .extended_lut = "off";
defparam \aluout_EX_r[15]~5 .lut_mask = 64'h00000000C000C000;
defparam \aluout_EX_r[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \aluout_EX_r[15]~6 (
// Equation(s):
// \aluout_EX_r[15]~6_combout  = ( \aluout_EX_r[12]~4_combout  & ( (op2_ID[3] & !\aluout_EX_r[12]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[12]~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~6 .extended_lut = "off";
defparam \aluout_EX_r[15]~6 .lut_mask = 64'h000000000F000F00;
defparam \aluout_EX_r[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N3
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( !\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a35~portadataout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'hC0C0000000000000;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N9
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( !\imem_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a3~portadataout ) ) 
// ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'hA0A0000000000000;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \Mux32~1_combout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & !\Mux32~0_combout )) ) ) # ( !\Mux32~1_combout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (!\Mux32~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h3232323210101010;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N40
dffeas \regval2_ID[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][7]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \regval2_EX[7]~feeder (
// Equation(s):
// \regval2_EX[7]~feeder_combout  = ( \regval2_ID[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[7]~feeder .extended_lut = "off";
defparam \regval2_EX[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N32
dffeas \regval2_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[7] .is_wysiwyg = "true";
defparam \regval2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[43]~feeder_combout  = ( regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N37
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \aluout_EX_r[15]~140_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \aluout_EX[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~140_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a62~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a62~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( !\imem~2_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & (!\imem~3_combout  & !\imem~4_combout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h5000500000000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N3
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( \Equal6~0_combout  & ( (\imem~1_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a29~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// (\imem_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(gnd),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h0000000001230123;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N4
dffeas \ctrlsig_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal6~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[1] .is_wysiwyg = "true";
defparam \ctrlsig_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \ctrlsig_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1] .is_wysiwyg = "true";
defparam \ctrlsig_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = (!\aluout_EX[15]~DUPLICATE_q  & ctrlsig_EX[1])

	.dataa(!\aluout_EX[15]~DUPLICATE_q ),
	.datab(!ctrlsig_EX[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h2222222222222222;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[3]~62 (
// Equation(s):
// \aluout_EX_r[3]~62_combout  = ( op2_ID[1] & ( !op2_ID[4] & ( (op2_ID[5] & (!\op2_ID[3]~DUPLICATE_q  & (op2_ID[2] & !op2_ID[0]))) ) ) )

	.dataa(!op2_ID[5]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~62 .extended_lut = "off";
defparam \aluout_EX_r[3]~62 .lut_mask = 64'h0000040000000000;
defparam \aluout_EX_r[3]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[31]~63 (
// Equation(s):
// \aluout_EX_r[31]~63_combout  = ( !\aluout_EX_r[3]~62_combout  & ( (\aluout_EX_r[3]~1_combout  & ((!\Equal8~0_combout ) # ((\aluout_EX[20]~0_combout  & !\aluout_EX_r[3]~3_combout )))) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\aluout_EX_r[3]~1_combout ),
	.datac(!\aluout_EX[20]~0_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~63 .extended_lut = "off";
defparam \aluout_EX_r[31]~63 .lut_mask = 64'h2322232200000000;
defparam \aluout_EX_r[31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \regval2_EX[28]~feeder (
// Equation(s):
// \regval2_EX[28]~feeder_combout  = ( \regval2_ID[28]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[28]~feeder .extended_lut = "off";
defparam \regval2_EX[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \regval2_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[28] .is_wysiwyg = "true";
defparam \regval2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N46
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N52
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = (\aluout_EX[15]~DUPLICATE_q  & ctrlsig_EX[1])

	.dataa(!\aluout_EX[15]~DUPLICATE_q ),
	.datab(!ctrlsig_EX[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h1111111111111111;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[3]~46 (
// Equation(s):
// \aluout_EX_r[3]~46_combout  = ( op2_ID[1] & ( op2_ID[4] & ( !\op2_ID[3]~DUPLICATE_q  ) ) ) # ( !op2_ID[1] & ( op2_ID[4] & ( !\op2_ID[3]~DUPLICATE_q  ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( (!\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[5]) # ((!op2_ID[2]) # 
// (op2_ID[0])))) ) ) ) # ( !op2_ID[1] & ( !op2_ID[4] & ( !\op2_ID[3]~DUPLICATE_q  ) ) )

	.dataa(!op2_ID[5]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~46 .extended_lut = "off";
defparam \aluout_EX_r[3]~46 .lut_mask = 64'hCCCCC8CCCCCCCCCC;
defparam \aluout_EX_r[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \aluout_EX_r[3]~47 (
// Equation(s):
// \aluout_EX_r[3]~47_combout  = ( !\aluout_EX_r[3]~46_combout  & ( (\aluout_EX_r[3]~1_combout  & ((!\Equal8~0_combout ) # ((!\aluout_EX_r[3]~3_combout  & \aluout_EX[20]~0_combout )))) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\aluout_EX_r[3]~1_combout ),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!\aluout_EX[20]~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~47 .extended_lut = "off";
defparam \aluout_EX_r[3]~47 .lut_mask = 64'h2232223200000000;
defparam \aluout_EX_r[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N4
dffeas \regval2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][3]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3] .is_wysiwyg = "true";
defparam \regval2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N41
dffeas \regval2_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[3] .is_wysiwyg = "true";
defparam \regval2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N56
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N40
dffeas \regval2_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][4]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \regval2_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[4] .is_wysiwyg = "true";
defparam \regval2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N22
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \aluout_EX_r[0]~156 (
// Equation(s):
// \aluout_EX_r[0]~156_combout  = (\Equal8~0_combout  & \aluout_EX[20]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal8~0_combout ),
	.datad(!\aluout_EX[20]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~156 .extended_lut = "off";
defparam \aluout_EX_r[0]~156 .lut_mask = 64'h000F000F000F000F;
defparam \aluout_EX_r[0]~156 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y13_N30
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( !\imem_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a37~portadataout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'hC0C0000000000000;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\stall_pipe~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],\PC_FE[13]~DUPLICATE_q ,PC_FE[12],PC_FE[11],PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],PC_FE[5],\PC_FE[4]~DUPLICATE_q ,PC_FE[3],PC_FE[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( !\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\imem_rtl_0|auto_generated|ram_block1a6~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a7~portadataout ) ) 
// ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'hC0C0000000000000;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \Mux29~1_combout  & ( (\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & !\Mux29~0_combout )) ) ) # ( !\Mux29~1_combout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (!\Mux29~0_combout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imem~0_q ),
	.datac(!\Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h3232323210101010;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N58
dffeas \regval1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][0]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0] .is_wysiwyg = "true";
defparam \regval1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N57
cyclonev_lcell_comb \aluout_EX_r[0]~161 (
// Equation(s):
// \aluout_EX_r[0]~161_combout  = ( regval1_ID[0] & ( \aluout_EX_r[12]~0_combout  ) )

	.dataa(!\aluout_EX_r[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~161 .extended_lut = "off";
defparam \aluout_EX_r[0]~161 .lut_mask = 64'h0000000055555555;
defparam \aluout_EX_r[0]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N37
dffeas \regval2_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][23]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23] .is_wysiwyg = "true";
defparam \regval2_ID[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N47
dffeas \regval2_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[23] .is_wysiwyg = "true";
defparam \regval2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N47
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N57
cyclonev_lcell_comb \wr_reg_ID_w~0 (
// Equation(s):
// \wr_reg_ID_w~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & ( (!\imem~4_combout  & (!\imem~5_combout  & ((!\imem~0_q ) # (\imem~6_combout )))) ) ) # ( !\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  & ( 
// (!\imem~4_combout  & (!\imem~6_combout  & !\imem~5_combout )) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\imem~0_q ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_reg_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_reg_ID_w~0 .extended_lut = "off";
defparam \wr_reg_ID_w~0 .lut_mask = 64'h80808080A020A020;
defparam \wr_reg_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ( !\imem~6_combout  & ( (!\imem~3_combout  & (\imem~1_combout  & (!\imem~4_combout  & !\imem~2_combout ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0000200000000000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \wr_reg_ID_w~1 (
// Equation(s):
// \wr_reg_ID_w~1_combout  = ( \Equal7~0_combout  ) # ( !\Equal7~0_combout  & ( ((!\imem~1_combout  & \wr_reg_ID_w~0_combout )) # (\imem~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\wr_reg_ID_w~0_combout ),
	.datae(gnd),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_reg_ID_w~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_reg_ID_w~1 .extended_lut = "off";
defparam \wr_reg_ID_w~1 .lut_mask = 64'h0FCF0FCFFFFFFFFF;
defparam \wr_reg_ID_w~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N1
dffeas \ctrlsig_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wr_reg_ID_w~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[0] .is_wysiwyg = "true";
defparam \ctrlsig_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \ctrlsig_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[0] .is_wysiwyg = "true";
defparam \ctrlsig_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas ctrlsig_MEM(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ctrlsig_MEM.is_wysiwyg = "true";
defparam ctrlsig_MEM.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N43
dffeas \regs[0][5]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \regval2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5] .is_wysiwyg = "true";
defparam \regval2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N41
dffeas \regval2_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[5] .is_wysiwyg = "true";
defparam \regval2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N47
dffeas \regval2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][6]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6] .is_wysiwyg = "true";
defparam \regval2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \regval2_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[6] .is_wysiwyg = "true";
defparam \regval2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[41]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[41]~feeder_combout  = ( regval2_EX[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N59
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N4
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N16
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N44
dffeas \regval2_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][8]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8] .is_wysiwyg = "true";
defparam \regval2_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \regval2_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[8] .is_wysiwyg = "true";
defparam \regval2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[45]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[45]~feeder_combout  = ( regval2_EX[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N22
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N34
dffeas \regval2_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][9]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \regval2_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[9]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[9] .is_wysiwyg = "true";
defparam \regval2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[47]~feeder_combout  = ( regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N32
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \aluout_EX[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N35
dffeas \regval2_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[10] .is_wysiwyg = "true";
defparam \regval2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[49]~feeder_combout  = regval2_EX[10]

	.dataa(gnd),
	.datab(!regval2_EX[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~feeder .lut_mask = 64'h3333333333333333;
defparam \dmem_rtl_0_bypass[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N20
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N43
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N58
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N4
dffeas \regval2_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][11]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11] .is_wysiwyg = "true";
defparam \regval2_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N9
cyclonev_lcell_comb \regval2_EX[11]~feeder (
// Equation(s):
// \regval2_EX[11]~feeder_combout  = ( regval2_ID[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[11]~feeder .extended_lut = "off";
defparam \regval2_EX[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \regval2_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[11] .is_wysiwyg = "true";
defparam \regval2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[51]~feeder_combout  = ( regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N52
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \aluout_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~155_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12] .is_wysiwyg = "true";
defparam \aluout_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N47
dffeas \regval2_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][13]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13] .is_wysiwyg = "true";
defparam \regval2_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N59
dffeas \regval2_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[13] .is_wysiwyg = "true";
defparam \regval2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N2
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \regval2_EX[14]~feeder (
// Equation(s):
// \regval2_EX[14]~feeder_combout  = ( regval2_ID[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[14]~feeder .extended_lut = "off";
defparam \regval2_EX[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \regval2_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[14] .is_wysiwyg = "true";
defparam \regval2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: FF_X16_Y9_N47
dffeas \aluout_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~175_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7] .is_wysiwyg = "true";
defparam \aluout_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N38
dffeas \aluout_EX[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~145_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( !aluout_EX[13] & ( (!aluout_EX[7] & (!aluout_EX[12] & !\aluout_EX[14]~DUPLICATE_q )) ) )

	.dataa(!aluout_EX[7]),
	.datab(gnd),
	.datac(!aluout_EX[12]),
	.datad(!\aluout_EX[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_EX[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'hA000A00000000000;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \aluout_EX[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N57
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !aluout_EX[2] & ( (!\aluout_EX[3]~DUPLICATE_q  & !aluout_EX[4]) ) )

	.dataa(!\aluout_EX[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_EX[4]),
	.datae(gnd),
	.dataf(!aluout_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'hAA00AA0000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N32
dffeas \aluout_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9] .is_wysiwyg = "true";
defparam \aluout_EX[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N36
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_EX[8] & ( !aluout_EX[10] & ( (!\aluout_EX[6]~DUPLICATE_q  & (!aluout_EX[11] & (!\aluout_EX[5]~DUPLICATE_q  & !aluout_EX[9]))) ) ) )

	.dataa(!\aluout_EX[6]~DUPLICATE_q ),
	.datab(!aluout_EX[11]),
	.datac(!\aluout_EX[5]~DUPLICATE_q ),
	.datad(!aluout_EX[9]),
	.datae(!aluout_EX[8]),
	.dataf(!aluout_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N57
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem~34_combout  & ( \dmem~33_combout  & ( (\dmem~43_combout  & \dmem~42_combout ) ) ) )

	.dataa(!\dmem~43_combout ),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(gnd),
	.datae(!\dmem~34_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h0000000000000505;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[14]~17 (
// Equation(s):
// \rd_val_MEM_w[14]~17_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (((\dmem~15_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (((\dmem~15_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\dmem~15_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~17 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~17 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N22
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[57]~feeder_combout  = ( regval2_EX[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N34
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N6
cyclonev_lcell_comb \rd_val_MEM_w[14]~18 (
// Equation(s):
// \rd_val_MEM_w[14]~18_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!dmem_rtl_0_bypass[58] & (((dmem_rtl_0_bypass[57])))) # (dmem_rtl_0_bypass[58] & ((!\dmem~41_combout  & (\rd_val_MEM_w[14]~17_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[57]))))) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[58] & (((dmem_rtl_0_bypass[57])))) # (dmem_rtl_0_bypass[58] & ((!\dmem~41_combout  & (\rd_val_MEM_w[14]~17_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[57]))))) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[58] & (((dmem_rtl_0_bypass[57])))) # (dmem_rtl_0_bypass[58] & ((!\dmem~41_combout  & (\rd_val_MEM_w[14]~17_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[57]))))) ) ) )

	.dataa(!\rd_val_MEM_w[14]~17_combout ),
	.datab(!dmem_rtl_0_bypass[58]),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[57]),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~18 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~18 .lut_mask = 64'h10DF10DF10DF0000;
defparam \rd_val_MEM_w[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \ctrlsig_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[2] .is_wysiwyg = "true";
defparam \ctrlsig_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \regval_MEM[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[14]~18_combout ),
	.asdata(aluout_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[14] .is_wysiwyg = "true";
defparam \regval_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N16
dffeas \regs[0][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \regval2_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][14]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14] .is_wysiwyg = "true";
defparam \regval2_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N32
dffeas \regval1_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][14]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14] .is_wysiwyg = "true";
defparam \regval1_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \regval2_ID[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][13]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N50
dffeas \regval2_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][12]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12] .is_wysiwyg = "true";
defparam \regval2_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N47
dffeas \regval1_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][12]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12] .is_wysiwyg = "true";
defparam \regval1_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N34
dffeas \regval1_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][10]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10] .is_wysiwyg = "true";
defparam \regval1_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N35
dffeas \regval2_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][9]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9] .is_wysiwyg = "true";
defparam \regval2_ID[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N28
dffeas \regs[0][7]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N46
dffeas \regval1_ID[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[7]~175_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[9]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[8]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N20
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[13] & ( (dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[13] & ( 
// (!dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[13] & ( (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] $ 
// (dmem_rtl_0_bypass[11])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[13] & ( (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[12]),
	.datab(!dmem_rtl_0_bypass[16]),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[14]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h8400210000840021;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N10
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N20
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N16
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N18
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[1] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[4] $ (dmem_rtl_0_bypass[3]))) ) ) ) # ( !dmem_rtl_0_bypass[1] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[4] 
// $ (dmem_rtl_0_bypass[3]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[0]),
	.datab(!dmem_rtl_0_bypass[4]),
	.datac(!dmem_rtl_0_bypass[3]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[1]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h4141000000004141;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N8
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[5]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N58
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[6]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[4]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N26
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[7] & ( (dmem_rtl_0_bypass[8] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[7] & ( (dmem_rtl_0_bypass[8] 
// & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[7] & ( (!dmem_rtl_0_bypass[8] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[7] & ( (!dmem_rtl_0_bypass[8] & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[5]),
	.datab(!dmem_rtl_0_bypass[8]),
	.datac(!dmem_rtl_0_bypass[10]),
	.datad(!dmem_rtl_0_bypass[6]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h8040080420100201;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N32
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N24
cyclonev_lcell_comb \rd_val_MEM_w[2]~63 (
// Equation(s):
// \rd_val_MEM_w[2]~63_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[34] & ( (!\dmem~37_combout ) # ((!\dmem~38_combout ) # ((!\dmem~39_combout ) # (!\dmem~36_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[34] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~63 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~63 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[2]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N34
dffeas \regval2_ID[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][2]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \regval2_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[2] .is_wysiwyg = "true";
defparam \regval2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[33]~feeder_combout  = ( regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFB8";
// synopsys translate_on

// Location: FF_X13_Y7_N20
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N18
cyclonev_lcell_comb \rd_val_MEM_w[2]~62 (
// Equation(s):
// \rd_val_MEM_w[2]~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dmem~3_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~62 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~62 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[2]~62 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N12
cyclonev_lcell_comb \rd_val_MEM_w[2]~64 (
// Equation(s):
// \rd_val_MEM_w[2]~64_combout  = ( \Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( !\KEY[2]~input_o  ) ) ) # ( !\Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[2]~63_combout  & (dmem_rtl_0_bypass[33])) # 
// (\rd_val_MEM_w[2]~63_combout  & ((\rd_val_MEM_w[2]~62_combout ))) ) ) ) # ( \Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[2]~63_combout  & (dmem_rtl_0_bypass[33])) # (\rd_val_MEM_w[2]~63_combout  & ((\rd_val_MEM_w[2]~62_combout 
// ))) ) ) ) # ( !\Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[2]~63_combout  & (dmem_rtl_0_bypass[33])) # (\rd_val_MEM_w[2]~63_combout  & ((\rd_val_MEM_w[2]~62_combout ))) ) ) )

	.dataa(!\rd_val_MEM_w[2]~63_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\rd_val_MEM_w[2]~62_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\Equal16~4_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~64 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~64 .lut_mask = 64'h272727272727FF00;
defparam \rd_val_MEM_w[2]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \regval_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[2]~64_combout ),
	.asdata(aluout_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[2] .is_wysiwyg = "true";
defparam \regval_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N46
dffeas \regs[0][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N40
dffeas \regval1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][2]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2] .is_wysiwyg = "true";
defparam \regval1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N31
dffeas \regval2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][1]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1] .is_wysiwyg = "true";
defparam \regval2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \regval2_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[1] .is_wysiwyg = "true";
defparam \regval2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y6_N53
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \rd_val_MEM_w[1]~0 (
// Equation(s):
// \rd_val_MEM_w[1]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # 
// ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\dmem~2_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~0 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~0 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N35
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N6
cyclonev_lcell_comb \rd_val_MEM_w[1]~1 (
// Equation(s):
// \rd_val_MEM_w[1]~1_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[32] & ( (!\dmem~36_combout ) # ((!\dmem~38_combout ) # ((!\dmem~37_combout ) # (!\dmem~39_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[32] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~39_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~1 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~1 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \rd_val_MEM_w[1]~2 (
// Equation(s):
// \rd_val_MEM_w[1]~2_combout  = ( \KEY[1]~input_o  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!\rd_val_MEM_w[1]~1_combout  & (dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~1_combout  & ((\rd_val_MEM_w[1]~0_combout ))))) ) ) ) # ( 
// !\KEY[1]~input_o  & ( \aluout_EX[7]~DUPLICATE_q  & ( ((!\rd_val_MEM_w[1]~1_combout  & (dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~1_combout  & ((\rd_val_MEM_w[1]~0_combout )))) # (\Equal16~4_combout ) ) ) ) # ( \KEY[1]~input_o  & ( 
// !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[1]~1_combout  & (dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~1_combout  & ((\rd_val_MEM_w[1]~0_combout ))) ) ) ) # ( !\KEY[1]~input_o  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[1]~1_combout  & 
// (dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~1_combout  & ((\rd_val_MEM_w[1]~0_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[31]),
	.datab(!\rd_val_MEM_w[1]~0_combout ),
	.datac(!\rd_val_MEM_w[1]~1_combout ),
	.datad(!\Equal16~4_combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~2 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~2 .lut_mask = 64'h5353535353FF5300;
defparam \rd_val_MEM_w[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[1]~157 (
// Equation(s):
// \aluout_EX_r[1]~157_combout  = ( regval1_ID[1] & ( \aluout_EX_r[12]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~157 .extended_lut = "off";
defparam \aluout_EX_r[1]~157 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[1]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( ((!regval2_ID[1] & (regval1_ID[9])) # (regval2_ID[1] & ((regval1_ID[11])))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & 
// ((!regval2_ID[1] & (regval1_ID[9])) # (regval2_ID[1] & ((regval1_ID[11]))))) # (regval2_ID[0] & (((regval2_ID[1])))) ) ) ) # ( regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[9])) # (regval2_ID[1] & 
// ((regval1_ID[11]))))) # (regval2_ID[0] & (((!regval2_ID[1])))) ) ) ) # ( !regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[9])) # (regval2_ID[1] & ((regval1_ID[11]))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[11]),
	.datae(!regval1_ID[10]),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h202A707A252F757F;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N47
dffeas \regval1_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7] .is_wysiwyg = "true";
defparam \regval1_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( regval2_ID[0] & ( regval1_ID[6] & ( (!regval2_ID[1]) # (regval1_ID[8]) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[6] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[7]))) ) ) ) # ( regval2_ID[0] & ( 
// !regval1_ID[6] & ( (regval1_ID[8] & regval2_ID[1]) ) ) ) # ( !regval2_ID[0] & ( !regval1_ID[6] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[7]))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[7]),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h505F0303505FF3F3;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \regval2_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][16]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[16] .is_wysiwyg = "true";
defparam \regval2_ID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N47
dffeas \regval2_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[16] .is_wysiwyg = "true";
defparam \regval2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N55
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N15
cyclonev_lcell_comb \rd_val_MEM_w[16]~13 (
// Equation(s):
// \rd_val_MEM_w[16]~13_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~13 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~13 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N59
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \rd_val_MEM_w[16]~14 (
// Equation(s):
// \rd_val_MEM_w[16]~14_combout  = ( dmem_rtl_0_bypass[62] & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[16]~13_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[61])))) ) ) ) # ( !dmem_rtl_0_bypass[62] 
// & ( \aluout_EX[7]~DUPLICATE_q  & ( (dmem_rtl_0_bypass[61] & !\Equal16~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[62] & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[16]~13_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[61])) 
// ) ) ) # ( !dmem_rtl_0_bypass[62] & ( !\aluout_EX[7]~DUPLICATE_q  & ( dmem_rtl_0_bypass[61] ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!dmem_rtl_0_bypass[61]),
	.datac(!\Equal16~4_combout ),
	.datad(!\rd_val_MEM_w[16]~13_combout ),
	.datae(!dmem_rtl_0_bypass[62]),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~14 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~14 .lut_mask = 64'h333311BB303010B0;
defparam \rd_val_MEM_w[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \aluout_EX[20]~1 (
// Equation(s):
// \aluout_EX[20]~1_combout  = ( !op2_ID[3] & ( \Equal8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[3]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~1 .extended_lut = "off";
defparam \aluout_EX[20]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \aluout_EX[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \aluout_EX[20]~3 (
// Equation(s):
// \aluout_EX[20]~3_combout  = (!op2_ID[4] & ((op2_ID[2]) # (op2_ID[0])))

	.dataa(!op2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~3 .extended_lut = "off";
defparam \aluout_EX[20]~3 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \aluout_EX[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \regval2_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][15]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15] .is_wysiwyg = "true";
defparam \regval2_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( regval2_ID[14] ) + ( regval1_ID[14] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( regval2_ID[14] ) + ( regval1_ID[14] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \regval1_ID[15]~DUPLICATE_q  ) + ( regval2_ID[15] ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( \regval1_ID[15]~DUPLICATE_q  ) + ( regval2_ID[15] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~94  ))
// \Add1~74  = CARRY(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( regval1_ID[0] & ( (!regval2_ID[1] & !regval2_ID[0]) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0000000088888888;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[9]))) ) ) ) # ( !regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & 
// (((!regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[9])))) ) ) ) # ( regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & (((regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] 
// & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[9])))) ) ) ) # ( !regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[9])))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[11]),
	.datae(!regval1_ID[10]),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1]) # ((!regval2_ID[0] & ((regval1_ID[14]))) # (regval2_ID[0] & (regval1_ID[13]))) ) ) ) # ( !regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] 
// & (((regval2_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[14]))) # (regval2_ID[0] & (regval1_ID[13])))) ) ) ) # ( regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0])))) # (regval2_ID[1] & 
// ((!regval2_ID[0] & ((regval1_ID[14]))) # (regval2_ID[0] & (regval1_ID[13])))) ) ) ) # ( !regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[14]))) # (regval2_ID[0] & (regval1_ID[13])))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval1_ID[14]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[16]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( regval1_ID[7] & ( regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[5]) ) ) ) # ( !regval1_ID[7] & ( regval2_ID[0] & ( (regval1_ID[5] & regval2_ID[1]) ) ) ) # ( regval1_ID[7] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) ) # ( !regval1_ID[7] & ( !regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[6]),
	.datae(!regval1_ID[7]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h303F303F0505F5F5;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N35
dffeas \regval1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][4]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4] .is_wysiwyg = "true";
defparam \regval1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( regval1_ID[2] & ( regval1_ID[1] & ( ((!regval2_ID[0] & ((regval1_ID[4]))) # (regval2_ID[0] & (regval1_ID[3]))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[2] & ( regval1_ID[1] & ( (!regval2_ID[1] & ((!regval2_ID[0] & 
// ((regval1_ID[4]))) # (regval2_ID[0] & (regval1_ID[3])))) # (regval2_ID[1] & (((regval2_ID[0])))) ) ) ) # ( regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[4]))) # (regval2_ID[0] & (regval1_ID[3])))) # (regval2_ID[1] 
// & (((!regval2_ID[0])))) ) ) ) # ( !regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[4]))) # (regval2_ID[0] & (regval1_ID[3])))) ) ) )

	.dataa(!regval1_ID[3]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[2]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0C443F440C773F77;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[16]~111 (
// Equation(s):
// \aluout_EX_r[16]~111_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~12_combout  & ( ((!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftLeft0~30_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftLeft0~32_combout ))) # (regval2_ID[3]) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~12_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & ((\ShiftLeft0~30_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (((\ShiftLeft0~32_combout )) # (regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~13_combout  & 
// ( !\ShiftLeft0~12_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (((\ShiftLeft0~30_combout )) # (regval2_ID[3]))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & (\ShiftLeft0~32_combout ))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~12_combout  
// & ( (!regval2_ID[3] & ((!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftLeft0~30_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftLeft0~32_combout )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~111 .extended_lut = "off";
defparam \aluout_EX_r[16]~111 .lut_mask = 64'h048C26AE159D37BF;
defparam \aluout_EX_r[16]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \regval2_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][19]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19] .is_wysiwyg = "true";
defparam \regval2_ID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \regval2_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[19] .is_wysiwyg = "true";
defparam \regval2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[67]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[67]~feeder_combout  = ( regval2_EX[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N55
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y9_N14
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \rd_val_MEM_w[19]~31 (
// Equation(s):
// \rd_val_MEM_w[19]~31_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\dmem~20_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~31 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~31 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[19]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \rd_val_MEM_w[19]~32 (
// Equation(s):
// \rd_val_MEM_w[19]~32_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!dmem_rtl_0_bypass[68] & (dmem_rtl_0_bypass[67])) # (dmem_rtl_0_bypass[68] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[19]~31_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[67])))) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[68] & (dmem_rtl_0_bypass[67])) # (dmem_rtl_0_bypass[68] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[19]~31_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[67])))) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[68] & (dmem_rtl_0_bypass[67])) # (dmem_rtl_0_bypass[68] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[19]~31_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[67])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[67]),
	.datab(!dmem_rtl_0_bypass[68]),
	.datac(!\rd_val_MEM_w[19]~31_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~32 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~32 .lut_mask = 64'h4755475547550000;
defparam \rd_val_MEM_w[19]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \regval2_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[18] .is_wysiwyg = "true";
defparam \regval2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N58
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000040";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \rd_val_MEM_w[18]~41 (
// Equation(s):
// \rd_val_MEM_w[18]~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\dmem~19_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~41 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~41 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[18]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N37
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[18]~42 (
// Equation(s):
// \rd_val_MEM_w[18]~42_combout  = ( dmem_rtl_0_bypass[66] & ( aluout_EX[7] & ( (!\Equal16~4_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[18]~41_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[65])))) ) ) ) # ( !dmem_rtl_0_bypass[66] & ( 
// aluout_EX[7] & ( (!\Equal16~4_combout  & dmem_rtl_0_bypass[65]) ) ) ) # ( dmem_rtl_0_bypass[66] & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[18]~41_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[65])) ) ) ) # ( !dmem_rtl_0_bypass[66] 
// & ( !aluout_EX[7] & ( dmem_rtl_0_bypass[65] ) ) )

	.dataa(!\Equal16~4_combout ),
	.datab(!dmem_rtl_0_bypass[65]),
	.datac(!\rd_val_MEM_w[18]~41_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[66]),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~42 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~42 .lut_mask = 64'h33330F3322220A22;
defparam \rd_val_MEM_w[18]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N50
dffeas \regval1_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][18]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[18] .is_wysiwyg = "true";
defparam \regval1_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \regval2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][2]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2] .is_wysiwyg = "true";
defparam \regval2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = (!regval2_ID[2] & !regval2_ID[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'hF000F000F000F000;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( regval1_ID[0] & ( (!regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[2]))) # (regval2_ID[0] & (regval1_ID[1])))) # (regval2_ID[1] & (!regval2_ID[0])) ) ) # ( !regval1_ID[0] & ( (!regval2_ID[1] & ((!regval2_ID[0] & 
// ((regval1_ID[2]))) # (regval2_ID[0] & (regval1_ID[1])))) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[1]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h028A028A46CE46CE;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \regval2_ID[25]~feeder (
// Equation(s):
// \regval2_ID[25]~feeder_combout  = ( \regs[0][25]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID[25]~feeder .extended_lut = "off";
defparam \regval2_ID[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_ID[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \regval2_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[25] .is_wysiwyg = "true";
defparam \regval2_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \regval2_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[25] .is_wysiwyg = "true";
defparam \regval2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[79]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[79]~feeder_combout  = regval2_EX[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[79]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem_rtl_0_bypass[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N4
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N56
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N54
cyclonev_lcell_comb \rd_val_MEM_w[25]~55 (
// Equation(s):
// \rd_val_MEM_w[25]~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\dmem~26_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~55 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~55 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[25]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \rd_val_MEM_w[25]~56 (
// Equation(s):
// \rd_val_MEM_w[25]~56_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[80] & (dmem_rtl_0_bypass[79])) # (dmem_rtl_0_bypass[80] & ((\rd_val_MEM_w[25]~55_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[79])) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[80] & (dmem_rtl_0_bypass[79])) # (dmem_rtl_0_bypass[80] & ((\rd_val_MEM_w[25]~55_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[79])) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[80] & (dmem_rtl_0_bypass[79])) # (dmem_rtl_0_bypass[80] & ((\rd_val_MEM_w[25]~55_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[79])) ) ) )

	.dataa(!dmem_rtl_0_bypass[79]),
	.datab(!\dmem~41_combout ),
	.datac(!\rd_val_MEM_w[25]~55_combout ),
	.datad(!dmem_rtl_0_bypass[80]),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~56 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~56 .lut_mask = 64'h551D551D551D0000;
defparam \rd_val_MEM_w[25]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N35
dffeas \regval1_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][25]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25] .is_wysiwyg = "true";
defparam \regval1_ID[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \aluout_EX[20]~2 (
// Equation(s):
// \aluout_EX[20]~2_combout  = ( \Equal8~0_combout  & ( (op2_ID[3]) # (op2_ID[1]) ) )

	.dataa(gnd),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~2 .extended_lut = "off";
defparam \aluout_EX[20]~2 .lut_mask = 64'h000000003F3F3F3F;
defparam \aluout_EX[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N53
dffeas \regval2_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[24] .is_wysiwyg = "true";
defparam \regval2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N59
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N57
cyclonev_lcell_comb \rd_val_MEM_w[24]~57 (
// Equation(s):
// \rd_val_MEM_w[24]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\dmem~25_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~57 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~57 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[24]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N28
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \rd_val_MEM_w[24]~58 (
// Equation(s):
// \rd_val_MEM_w[24]~58_combout  = ( \dmem~41_combout  & ( aluout_EX[7] & ( (!\Equal16~4_combout  & dmem_rtl_0_bypass[77]) ) ) ) # ( !\dmem~41_combout  & ( aluout_EX[7] & ( (!\Equal16~4_combout  & ((!dmem_rtl_0_bypass[78] & (dmem_rtl_0_bypass[77])) # 
// (dmem_rtl_0_bypass[78] & ((\rd_val_MEM_w[24]~57_combout ))))) ) ) ) # ( \dmem~41_combout  & ( !aluout_EX[7] & ( dmem_rtl_0_bypass[77] ) ) ) # ( !\dmem~41_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[78] & (dmem_rtl_0_bypass[77])) # 
// (dmem_rtl_0_bypass[78] & ((\rd_val_MEM_w[24]~57_combout ))) ) ) )

	.dataa(!\Equal16~4_combout ),
	.datab(!dmem_rtl_0_bypass[77]),
	.datac(!\rd_val_MEM_w[24]~57_combout ),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(!\dmem~41_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~58 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~58 .lut_mask = 64'h330F3333220A2222;
defparam \rd_val_MEM_w[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N16
dffeas \regval1_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][24]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24] .is_wysiwyg = "true";
defparam \regval1_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N38
dffeas \regval2_ID[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][23]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N46
dffeas \regval2_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][22]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22] .is_wysiwyg = "true";
defparam \regval2_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N30
cyclonev_lcell_comb \regval2_EX[22]~feeder (
// Equation(s):
// \regval2_EX[22]~feeder_combout  = ( regval2_ID[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[22]~feeder .extended_lut = "off";
defparam \regval2_EX[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N32
dffeas \regval2_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[22] .is_wysiwyg = "true";
defparam \regval2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N14
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000068";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N12
cyclonev_lcell_comb \rd_val_MEM_w[22]~27 (
// Equation(s):
// \rd_val_MEM_w[22]~27_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\dmem~23_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~27 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~27 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \rd_val_MEM_w[22]~28 (
// Equation(s):
// \rd_val_MEM_w[22]~28_combout  = ( \dmem~41_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & dmem_rtl_0_bypass[73]) ) ) ) # ( !\dmem~41_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!dmem_rtl_0_bypass[74] & 
// ((dmem_rtl_0_bypass[73]))) # (dmem_rtl_0_bypass[74] & (\rd_val_MEM_w[22]~27_combout )))) ) ) ) # ( \dmem~41_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( dmem_rtl_0_bypass[73] ) ) ) # ( !\dmem~41_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( 
// (!dmem_rtl_0_bypass[74] & ((dmem_rtl_0_bypass[73]))) # (dmem_rtl_0_bypass[74] & (\rd_val_MEM_w[22]~27_combout )) ) ) )

	.dataa(!\Equal16~4_combout ),
	.datab(!dmem_rtl_0_bypass[74]),
	.datac(!\rd_val_MEM_w[22]~27_combout ),
	.datad(!dmem_rtl_0_bypass[73]),
	.datae(!\dmem~41_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~28 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~28 .lut_mask = 64'h03CF00FF028A00AA;
defparam \rd_val_MEM_w[22]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N34
dffeas \regval1_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][22]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22] .is_wysiwyg = "true";
defparam \regval1_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \regval2_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][27]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27] .is_wysiwyg = "true";
defparam \regval2_ID[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \regval2_EX[27]~feeder (
// Equation(s):
// \regval2_EX[27]~feeder_combout  = ( regval2_ID[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[27]~feeder .extended_lut = "off";
defparam \regval2_EX[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \regval2_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[27] .is_wysiwyg = "true";
defparam \regval2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N53
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000028";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N51
cyclonev_lcell_comb \rd_val_MEM_w[27]~51 (
// Equation(s):
// \rd_val_MEM_w[27]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~51 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~51 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N42
cyclonev_lcell_comb \rd_val_MEM_w[27]~52 (
// Equation(s):
// \rd_val_MEM_w[27]~52_combout  = ( !\Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83])) # (dmem_rtl_0_bypass[84] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[27]~51_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[83])))) ) ) ) # ( \Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83])) # (dmem_rtl_0_bypass[84] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[27]~51_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[83])))) ) ) ) # ( !\Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83])) # (dmem_rtl_0_bypass[84] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[27]~51_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[83])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[84]),
	.datab(!dmem_rtl_0_bypass[83]),
	.datac(!\dmem~41_combout ),
	.datad(!\rd_val_MEM_w[27]~51_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~52 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~52 .lut_mask = 64'h2373237323730000;
defparam \rd_val_MEM_w[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( regval1_ID[2] & ( regval1_ID[1] & ( (!regval2_ID[1] & (((regval1_ID[3])) # (regval2_ID[0]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[0])))) ) ) ) # ( !regval1_ID[2] & ( regval1_ID[1] & ( (!regval2_ID[1] & 
// (!regval2_ID[0] & (regval1_ID[3]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[0])))) ) ) ) # ( regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & (((regval1_ID[3])) # (regval2_ID[0]))) # (regval2_ID[1] & (regval2_ID[0] & ((regval1_ID[0])))) 
// ) ) ) # ( !regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & (!regval2_ID[0] & (regval1_ID[3]))) # (regval2_ID[1] & (regval2_ID[0] & ((regval1_ID[0])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[0]),
	.datae(!regval1_ID[2]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( regval1_ID[10] & ( regval1_ID[11] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & ((regval1_ID[8])))) ) ) ) # ( !regval1_ID[10] & ( regval1_ID[11] & ( (!regval2_ID[1] & (((!regval2_ID[0])))) # 
// (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & ((regval1_ID[8]))))) ) ) ) # ( regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & (((regval2_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & 
// ((regval1_ID[8]))))) ) ) ) # ( !regval1_ID[10] & ( !regval1_ID[11] & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[9])) # (regval2_ID[0] & ((regval1_ID[8]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[9]),
	.datac(!regval1_ID[8]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[10]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval1_ID[7] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[4]))) ) ) ) # ( !regval1_ID[7] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[4]))) 
// ) ) ) # ( regval1_ID[7] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[5]) ) ) ) # ( !regval1_ID[7] & ( !regval2_ID[0] & ( (regval2_ID[1] & regval1_ID[5]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[6]),
	.datac(!regval1_ID[5]),
	.datad(!regval1_ID[4]),
	.datae(!regval1_ID[7]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h0505AFAF22772277;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \ShiftLeft0~1_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~2_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3])) ) ) # ( 
// !\ShiftLeft0~1_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~2_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h028A028A46CE46CE;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \regval2_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][30]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30] .is_wysiwyg = "true";
defparam \regval2_ID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \regval2_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[30] .is_wysiwyg = "true";
defparam \regval2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N8
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000028";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N6
cyclonev_lcell_comb \rd_val_MEM_w[30]~45 (
// Equation(s):
// \rd_val_MEM_w[30]~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\dmem~31_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~45 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~45 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[30]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N16
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N44
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[30]~46 (
// Equation(s):
// \rd_val_MEM_w[30]~46_combout  = ( dmem_rtl_0_bypass[89] & ( aluout_EX[7] & ( (!\Equal16~4_combout  & (((!dmem_rtl_0_bypass[90]) # (\dmem~41_combout )) # (\rd_val_MEM_w[30]~45_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( aluout_EX[7] & ( 
// (!\Equal16~4_combout  & (\rd_val_MEM_w[30]~45_combout  & (dmem_rtl_0_bypass[90] & !\dmem~41_combout ))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !aluout_EX[7] & ( ((!dmem_rtl_0_bypass[90]) # (\dmem~41_combout )) # (\rd_val_MEM_w[30]~45_combout ) ) ) ) # ( 
// !dmem_rtl_0_bypass[89] & ( !aluout_EX[7] & ( (\rd_val_MEM_w[30]~45_combout  & (dmem_rtl_0_bypass[90] & !\dmem~41_combout )) ) ) )

	.dataa(!\Equal16~4_combout ),
	.datab(!\rd_val_MEM_w[30]~45_combout ),
	.datac(!dmem_rtl_0_bypass[90]),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~46 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~46 .lut_mask = 64'h0300F3FF0200A2AA;
defparam \rd_val_MEM_w[30]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \aluout_EX_r[12]~54 (
// Equation(s):
// \aluout_EX_r[12]~54_combout  = (op2_ID[2] & op2_ID[5])

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~54 .extended_lut = "off";
defparam \aluout_EX_r[12]~54 .lut_mask = 64'h1111111111111111;
defparam \aluout_EX_r[12]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \aluout_EX[31]~6 (
// Equation(s):
// \aluout_EX[31]~6_combout  = ( op2_ID[5] & ( (!\regval2_ID[4]~DUPLICATE_q ) # (op2_ID[0]) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!\regval2_ID[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~6 .extended_lut = "off";
defparam \aluout_EX[31]~6 .lut_mask = 64'h00000000F3F3F3F3;
defparam \aluout_EX[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N52
dffeas \regval2_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][17]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17] .is_wysiwyg = "true";
defparam \regval2_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \regval2_EX[17]~feeder (
// Equation(s):
// \regval2_EX[17]~feeder_combout  = ( regval2_ID[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[17]~feeder .extended_lut = "off";
defparam \regval2_EX[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \regval2_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[17] .is_wysiwyg = "true";
defparam \regval2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \rd_val_MEM_w[17]~11 (
// Equation(s):
// \rd_val_MEM_w[17]~11_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~11 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~11 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[63]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[63]~feeder_combout  = regval2_EX[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[63]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem_rtl_0_bypass[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N35
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N12
cyclonev_lcell_comb \rd_val_MEM_w[17]~12 (
// Equation(s):
// \rd_val_MEM_w[17]~12_combout  = ( \dmem~41_combout  & ( dmem_rtl_0_bypass[63] & ( (!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q ) ) ) ) # ( !\dmem~41_combout  & ( dmem_rtl_0_bypass[63] & ( (!dmem_rtl_0_bypass[64] & ((!\Equal16~4_combout ) # 
// ((!\aluout_EX[7]~DUPLICATE_q )))) # (dmem_rtl_0_bypass[64] & (\rd_val_MEM_w[17]~11_combout  & ((!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q )))) ) ) ) # ( !\dmem~41_combout  & ( !dmem_rtl_0_bypass[63] & ( (dmem_rtl_0_bypass[64] & 
// (\rd_val_MEM_w[17]~11_combout  & ((!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[64]),
	.datab(!\Equal16~4_combout ),
	.datac(!\rd_val_MEM_w[17]~11_combout ),
	.datad(!\aluout_EX[7]~DUPLICATE_q ),
	.datae(!\dmem~41_combout ),
	.dataf(!dmem_rtl_0_bypass[63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~12 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~12 .lut_mask = 64'h05040000AF8CFFCC;
defparam \rd_val_MEM_w[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N8
dffeas \regval1_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][17]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17] .is_wysiwyg = "true";
defparam \regval1_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( regval1_ID[6] & ( regval2_ID[0] & ( (regval1_ID[8]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[6] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[8]) ) ) ) # ( regval1_ID[6] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((regval1_ID[9]))) # (regval2_ID[1] & (\regval1_ID[7]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[6] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & (\regval1_ID[7]~DUPLICATE_q )) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval1_ID[9]),
	.datae(!regval1_ID[6]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h05AF05AF22227777;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[17])))) # (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[14]))) ) ) ) # ( !regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q 
//  & ( (!regval2_ID[1] & (((regval1_ID[17] & !regval2_ID[0])))) # (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[14]))) ) ) ) # ( regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[17])))) # 
// (regval2_ID[1] & (regval1_ID[14] & ((regval2_ID[0])))) ) ) ) # ( !regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval1_ID[17] & !regval2_ID[0])))) # (regval2_ID[1] & (regval1_ID[14] & ((regval2_ID[0])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[16]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( regval1_ID[3] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[2]) ) ) ) # ( !regval1_ID[3] & ( regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[2]) ) ) ) # ( regval1_ID[3] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// ((regval1_ID[5]))) # (regval2_ID[0] & (regval1_ID[4])) ) ) ) # ( !regval1_ID[3] & ( !regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[5]))) # (regval2_ID[0] & (regval1_ID[4])) ) ) )

	.dataa(!regval1_ID[4]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[5]),
	.datad(!regval1_ID[2]),
	.datae(!regval1_ID[3]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( regval1_ID[10] & ( regval1_ID[11] & ( ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[10] & ( regval1_ID[11] & ( (!regval2_ID[1] & 
// ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) # (regval2_ID[1] & (((!regval2_ID[0])))) ) ) ) # ( regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & 
// ((\regval1_ID[12]~DUPLICATE_q ))))) # (regval2_ID[1] & (((regval2_ID[0])))) ) ) ) # ( !regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[13]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[10]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[17]~75 (
// Equation(s):
// \aluout_EX_r[17]~75_combout  = ( \ShiftLeft0~20_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3]) # (\ShiftLeft0~8_combout ) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (regval2_ID[3] & \ShiftLeft0~8_combout ) ) ) ) 
// # ( \ShiftLeft0~20_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & ((\ShiftLeft0~19_combout ))) # (regval2_ID[3] & (\ShiftLeft0~9_combout )) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & 
// ((\ShiftLeft0~19_combout ))) # (regval2_ID[3] & (\ShiftLeft0~9_combout )) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~75 .extended_lut = "off";
defparam \aluout_EX_r[17]~75 .lut_mask = 64'h35353535000FF0FF;
defparam \aluout_EX_r[17]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( regval2_ID[0] & ( (regval1_ID[0] & !regval2_ID[1]) ) ) # ( !regval2_ID[0] & ( (regval1_ID[1] & !regval2_ID[1]) ) )

	.dataa(!regval1_ID[0]),
	.datab(!regval1_ID[1]),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(!regval2_ID[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h3030505030305050;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N35
dffeas \regval1_ID[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][22]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \regval1_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][23]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23] .is_wysiwyg = "true";
defparam \regval1_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \regval2_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][21]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21] .is_wysiwyg = "true";
defparam \regval2_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \regval2_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[21] .is_wysiwyg = "true";
defparam \regval2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N34
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N50
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[21]~39 (
// Equation(s):
// \rd_val_MEM_w[21]~39_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\dmem~22_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~39 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~39 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[21]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \rd_val_MEM_w[21]~40 (
// Equation(s):
// \rd_val_MEM_w[21]~40_combout  = ( \dmem~41_combout  & ( aluout_EX[7] & ( (dmem_rtl_0_bypass[71] & !\Equal16~4_combout ) ) ) ) # ( !\dmem~41_combout  & ( aluout_EX[7] & ( (!\Equal16~4_combout  & ((!dmem_rtl_0_bypass[72] & (dmem_rtl_0_bypass[71])) # 
// (dmem_rtl_0_bypass[72] & ((\rd_val_MEM_w[21]~39_combout ))))) ) ) ) # ( \dmem~41_combout  & ( !aluout_EX[7] & ( dmem_rtl_0_bypass[71] ) ) ) # ( !\dmem~41_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[72] & (dmem_rtl_0_bypass[71])) # 
// (dmem_rtl_0_bypass[72] & ((\rd_val_MEM_w[21]~39_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!dmem_rtl_0_bypass[71]),
	.datac(!\Equal16~4_combout ),
	.datad(!\rd_val_MEM_w[21]~39_combout ),
	.datae(!\dmem~41_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~40 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~40 .lut_mask = 64'h2277333320703030;
defparam \rd_val_MEM_w[21]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \aluout_EX_r[3]~74 (
// Equation(s):
// \aluout_EX_r[3]~74_combout  = (!op2_ID[4] & !op2_ID[0])

	.dataa(!op2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~74 .extended_lut = "off";
defparam \aluout_EX_r[3]~74 .lut_mask = 64'h8888888888888888;
defparam \aluout_EX_r[3]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \regval2_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[20] .is_wysiwyg = "true";
defparam \regval2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( regval2_EX[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N53
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N49
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \rd_val_MEM_w[20]~29 (
// Equation(s):
// \rd_val_MEM_w[20]~29_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( !\dmem~21_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~29 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~29 .lut_mask = 64'h0005FF0500F5FFF5;
defparam \rd_val_MEM_w[20]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N6
cyclonev_lcell_comb \rd_val_MEM_w[20]~30 (
// Equation(s):
// \rd_val_MEM_w[20]~30_combout  = ( \Equal16~4_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[69] & !\aluout_EX[7]~DUPLICATE_q ) ) ) ) # ( !\Equal16~4_combout  & ( \dmem~41_combout  & ( dmem_rtl_0_bypass[69] ) ) ) # ( \Equal16~4_combout  & ( 
// !\dmem~41_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & ((!dmem_rtl_0_bypass[70] & (dmem_rtl_0_bypass[69])) # (dmem_rtl_0_bypass[70] & ((\rd_val_MEM_w[20]~29_combout ))))) ) ) ) # ( !\Equal16~4_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[70] & 
// (dmem_rtl_0_bypass[69])) # (dmem_rtl_0_bypass[70] & ((\rd_val_MEM_w[20]~29_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[69]),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!\aluout_EX[7]~DUPLICATE_q ),
	.datad(!\rd_val_MEM_w[20]~29_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~30 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~30 .lut_mask = 64'h4477407055555050;
defparam \rd_val_MEM_w[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N4
dffeas \regs[0][20]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N32
dffeas \regval1_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][20]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20] .is_wysiwyg = "true";
defparam \regval1_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !regval2_ID[0] $ (!regval1_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~114  = CARRY(( !regval2_ID[0] $ (!regval1_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~115  = SHARE((!regval2_ID[0]) # (regval1_ID[0]))

	.dataa(gnd),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000CFCF00003C3C;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !regval2_ID[1] $ (regval1_ID[1]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( !regval2_ID[1] $ (regval1_ID[1]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~111  = SHARE((!regval2_ID[1] & regval1_ID[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !regval1_ID[2] $ (\regval2_ID[2]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~34  = CARRY(( !regval1_ID[2] $ (\regval2_ID[2]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~35  = SHARE((regval1_ID[2] & !\regval2_ID[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !regval1_ID[3] $ (regval2_ID[3]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( !regval1_ID[3] $ (regval2_ID[3]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~31  = SHARE((regval1_ID[3] & !regval2_ID[3]))

	.dataa(!regval1_ID[3]),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !\regval1_ID[4]~DUPLICATE_q  $ (\regval2_ID[4]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !\regval1_ID[4]~DUPLICATE_q  $ (\regval2_ID[4]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~27  = SHARE((\regval1_ID[4]~DUPLICATE_q  & !\regval2_ID[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000033000000CC33;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !regval1_ID[5] $ (regval2_ID[5]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !regval1_ID[5] $ (regval2_ID[5]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~23  = SHARE((regval1_ID[5] & !regval2_ID[5]))

	.dataa(!regval1_ID[5]),
	.datab(gnd),
	.datac(!regval2_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !regval2_ID[6] $ (regval1_ID[6]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !regval2_ID[6] $ (regval1_ID[6]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~19  = SHARE((!regval2_ID[6] & regval1_ID[6]))

	.dataa(gnd),
	.datab(!regval2_ID[6]),
	.datac(!regval1_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !\regval2_ID[7]~DUPLICATE_q  $ (\regval1_ID[7]~DUPLICATE_q ) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~126  = CARRY(( !\regval2_ID[7]~DUPLICATE_q  $ (\regval1_ID[7]~DUPLICATE_q ) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~127  = SHARE((!\regval2_ID[7]~DUPLICATE_q  & \regval1_ID[7]~DUPLICATE_q ))

	.dataa(!\regval2_ID[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !regval1_ID[8] $ (regval2_ID[8]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~14  = CARRY(( !regval1_ID[8] $ (regval2_ID[8]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~15  = SHARE((regval1_ID[8] & !regval2_ID[8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(!regval2_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\regval2_ID[9]~DUPLICATE_q  $ (regval1_ID[9]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !\regval2_ID[9]~DUPLICATE_q  $ (regval1_ID[9]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((!\regval2_ID[9]~DUPLICATE_q  & regval1_ID[9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[9]~DUPLICATE_q ),
	.datad(!regval1_ID[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !regval2_ID[10] $ (regval1_ID[10]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !regval2_ID[10] $ (regval1_ID[10]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~7  = SHARE((!regval2_ID[10] & regval1_ID[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !regval1_ID[11] $ (regval2_ID[11]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( !regval1_ID[11] $ (regval2_ID[11]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~3  = SHARE((regval1_ID[11] & !regval2_ID[11]))

	.dataa(!regval1_ID[11]),
	.datab(gnd),
	.datac(!regval2_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~106  = CARRY(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~107  = SHARE((\regval1_ID[12]~DUPLICATE_q  & !regval2_ID[12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !regval1_ID[13] $ (regval2_ID[13]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( !regval1_ID[13] $ (regval2_ID[13]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~103  = SHARE((regval1_ID[13] & !regval2_ID[13]))

	.dataa(gnd),
	.datab(!regval1_ID[13]),
	.datac(!regval2_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~99  = SHARE((regval1_ID[14] & !regval2_ID[14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !regval2_ID[15] $ (\regval1_ID[15]~DUPLICATE_q ) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( !regval2_ID[15] $ (\regval1_ID[15]~DUPLICATE_q ) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~95  = SHARE((!regval2_ID[15] & \regval1_ID[15]~DUPLICATE_q ))

	.dataa(!regval2_ID[15]),
	.datab(gnd),
	.datac(!\regval1_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~74  = CARRY(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~75  = SHARE((regval1_ID[16] & !regval2_ID[16]))

	.dataa(gnd),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !regval1_ID[17] $ (regval2_ID[17]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~38  = CARRY(( !regval1_ID[17] $ (regval2_ID[17]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~39  = SHARE((regval1_ID[17] & !regval2_ID[17]))

	.dataa(!regval1_ID[17]),
	.datab(gnd),
	.datac(!regval2_ID[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~43  = SHARE((!regval2_ID[18] & regval1_ID[18]))

	.dataa(gnd),
	.datab(!regval2_ID[18]),
	.datac(!regval1_ID[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !regval2_ID[19] $ (regval1_ID[19]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( !regval2_ID[19] $ (regval1_ID[19]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~47  = SHARE((!regval2_ID[19] & regval1_ID[19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[19]),
	.datad(!regval1_ID[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~118  = CARRY(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~119  = SHARE((!regval2_ID[20] & regval1_ID[20]))

	.dataa(gnd),
	.datab(!regval2_ID[20]),
	.datac(!regval1_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N45
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~14_combout  & ( (!regval2_ID[3] & ((\ShiftLeft0~12_combout ) # (\regval2_ID[2]~DUPLICATE_q ))) ) ) # ( !\ShiftLeft0~14_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & \ShiftLeft0~12_combout )) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h080808084C4C4C4C;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N16
dffeas \regval1_ID[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][28]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \regs[0][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N59
dffeas \regval2_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][31]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31] .is_wysiwyg = "true";
defparam \regval2_ID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N23
dffeas \regval2_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[31] .is_wysiwyg = "true";
defparam \regval2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N28
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000012";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \rd_val_MEM_w[31]~43 (
// Equation(s):
// \rd_val_MEM_w[31]~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\dmem~32_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~43 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~43 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \rd_val_MEM_w[31]~44 (
// Equation(s):
// \rd_val_MEM_w[31]~44_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[92] & (dmem_rtl_0_bypass[91])) # (dmem_rtl_0_bypass[92] & ((\rd_val_MEM_w[31]~43_combout ))))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[91])))) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[92] & (dmem_rtl_0_bypass[91])) # (dmem_rtl_0_bypass[92] & ((\rd_val_MEM_w[31]~43_combout ))))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[91])))) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[92] & (dmem_rtl_0_bypass[91])) # (dmem_rtl_0_bypass[92] & ((\rd_val_MEM_w[31]~43_combout ))))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[91])))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!dmem_rtl_0_bypass[92]),
	.datac(!dmem_rtl_0_bypass[91]),
	.datad(!\rd_val_MEM_w[31]~43_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~44 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~44 .lut_mask = 64'h0D2F0D2F0D2F0000;
defparam \rd_val_MEM_w[31]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[3]~60 (
// Equation(s):
// \aluout_EX_r[3]~60_combout  = ( op2_ID[4] & ( (!op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  & (op2_ID[5] & !op2_ID[1]))) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[5]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~60 .extended_lut = "off";
defparam \aluout_EX_r[3]~60 .lut_mask = 64'h0000000008000800;
defparam \aluout_EX_r[3]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \aluout_EX[31]~12 (
// Equation(s):
// \aluout_EX[31]~12_combout  = ( \Selector31~7_combout  & ( !\aluout_EX_r[12]~0_combout  & ( (!\Equal8~0_combout ) # ((!\aluout_EX[20]~0_combout ) # ((!\aluout_EX_r[3]~60_combout ) # (!op2_ID[0]))) ) ) ) # ( !\Selector31~7_combout  & ( 
// !\aluout_EX_r[12]~0_combout  ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\aluout_EX[20]~0_combout ),
	.datac(!\aluout_EX_r[3]~60_combout ),
	.datad(!op2_ID[0]),
	.datae(!\Selector31~7_combout ),
	.dataf(!\aluout_EX_r[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~12 .extended_lut = "off";
defparam \aluout_EX[31]~12 .lut_mask = 64'hFFFFFFFE00000000;
defparam \aluout_EX[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \regval1_ID[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[31]~123 (
// Equation(s):
// \aluout_EX_r[31]~123_combout  = ( \aluout_EX_r[3]~62_combout  & ( (!\aluout_EX[31]~12_combout  & (((\regval1_ID[31]~DUPLICATE_q )))) # (\aluout_EX[31]~12_combout  & (\aluout_EX_r[3]~47_combout  & (!regval2_ID[31] $ (!\regval1_ID[31]~DUPLICATE_q )))) ) ) # 
// ( !\aluout_EX_r[3]~62_combout  & ( (!\aluout_EX[31]~12_combout  & \regval1_ID[31]~DUPLICATE_q ) ) )

	.dataa(!\aluout_EX[31]~12_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!regval2_ID[31]),
	.datad(!\regval1_ID[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~123 .extended_lut = "off";
defparam \aluout_EX_r[31]~123 .lut_mask = 64'h00AA00AA01BA01BA;
defparam \aluout_EX_r[31]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \aluout_EX[31]~10 (
// Equation(s):
// \aluout_EX[31]~10_combout  = ( !op2_ID[1] & ( op2_ID[4] & ( (!op2_ID[0] & (\aluout_EX[31]~6_combout  & \aluout_EX[31]~5_combout )) ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( (\aluout_EX_r[12]~54_combout  & !op2_ID[0]) ) ) ) # ( !op2_ID[1] & ( !op2_ID[4] ) )

	.dataa(!\aluout_EX_r[12]~54_combout ),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX[31]~6_combout ),
	.datad(!\aluout_EX[31]~5_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~10 .extended_lut = "off";
defparam \aluout_EX[31]~10 .lut_mask = 64'hFFFF4444000C0000;
defparam \aluout_EX[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[31]~121 (
// Equation(s):
// \aluout_EX_r[31]~121_combout  = ( regval2_ID[31] & ( ((op2_ID[5] & (!op2_ID[2] $ (op2_ID[0])))) # (\regval1_ID[31]~DUPLICATE_q ) ) ) # ( !regval2_ID[31] & ( (op2_ID[5] & (\regval1_ID[31]~DUPLICATE_q  & (!op2_ID[2] $ (op2_ID[0])))) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[5]),
	.datac(!op2_ID[0]),
	.datad(!\regval1_ID[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~121 .extended_lut = "off";
defparam \aluout_EX_r[31]~121 .lut_mask = 64'h0021002121FF21FF;
defparam \aluout_EX_r[31]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[3]~51 (
// Equation(s):
// \aluout_EX_r[3]~51_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( (!\regval2_ID[4]~DUPLICATE_q  & regval2_ID[3]) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( !\regval2_ID[4]~DUPLICATE_q  ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~51 .extended_lut = "off";
defparam \aluout_EX_r[3]~51 .lut_mask = 64'hAAAAAAAA22222222;
defparam \aluout_EX_r[3]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \aluout_EX_r[3]~48 (
// Equation(s):
// \aluout_EX_r[3]~48_combout  = ( regval2_ID[1] & ( !regval2_ID[3] ) ) # ( !regval2_ID[1] & ( (!regval2_ID[3] & !regval2_ID[0]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~48 .extended_lut = "off";
defparam \aluout_EX_r[3]~48 .lut_mask = 64'hC0C0C0C0CCCCCCCC;
defparam \aluout_EX_r[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N15
cyclonev_lcell_comb \aluout_EX_r[3]~49 (
// Equation(s):
// \aluout_EX_r[3]~49_combout  = ( !regval2_ID[3] & ( regval2_ID[0] ) )

	.dataa(!regval2_ID[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~49 .extended_lut = "off";
defparam \aluout_EX_r[3]~49 .lut_mask = 64'h5555555500000000;
defparam \aluout_EX_r[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N48
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( regval1_ID[21] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[20]))) ) ) ) # ( !regval1_ID[21] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) # 
// (regval2_ID[1] & ((regval1_ID[20]))) ) ) ) # ( regval1_ID[21] & ( !regval2_ID[0] & ( (regval2_ID[1]) # (regval1_ID[23]) ) ) ) # ( !regval1_ID[21] & ( !regval2_ID[0] & ( (regval1_ID[23] & !regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval1_ID[20]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[21]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h330033FF550F550F;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N50
dffeas \regval2_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][29]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[29] .is_wysiwyg = "true";
defparam \regval2_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N59
dffeas \regval2_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[29] .is_wysiwyg = "true";
defparam \regval2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[87]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[87]~0_combout  = !regval2_EX[29]

	.dataa(!regval2_EX[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[87]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[87]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dmem_rtl_0_bypass[87]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N35
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[87]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N36
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = !regval2_EX[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N38
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000069";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N27
cyclonev_lcell_comb \rd_val_MEM_w[29]~47 (
// Equation(s):
// \rd_val_MEM_w[29]~47_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~30_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~30_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(!\dmem~30_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~47 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~47 .lut_mask = 64'hAB01AB01EF45EF45;
defparam \rd_val_MEM_w[29]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N46
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \rd_val_MEM_w[29]~48 (
// Equation(s):
// \rd_val_MEM_w[29]~48_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!dmem_rtl_0_bypass[88] & (!dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[29]~47_combout ))) # (\dmem~41_combout  & 
// (!dmem_rtl_0_bypass[87])))) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[88] & (!dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[29]~47_combout ))) # (\dmem~41_combout  & 
// (!dmem_rtl_0_bypass[87])))) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[88] & (!dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[29]~47_combout ))) # (\dmem~41_combout  & 
// (!dmem_rtl_0_bypass[87])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!\rd_val_MEM_w[29]~47_combout ),
	.datac(!dmem_rtl_0_bypass[88]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~48 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~48 .lut_mask = 64'hA3AAA3AAA3AA0000;
defparam \rd_val_MEM_w[29]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[29]~131 (
// Equation(s):
// \aluout_EX_r[29]~131_combout  = ( regval2_ID[29] & ( (!\aluout_EX[31]~12_combout  & (((\regval1_ID[29]~DUPLICATE_q )))) # (\aluout_EX[31]~12_combout  & (\aluout_EX_r[3]~62_combout  & (\aluout_EX_r[3]~47_combout  & !\regval1_ID[29]~DUPLICATE_q ))) ) ) # ( 
// !regval2_ID[29] & ( (\regval1_ID[29]~DUPLICATE_q  & ((!\aluout_EX[31]~12_combout ) # ((\aluout_EX_r[3]~62_combout  & \aluout_EX_r[3]~47_combout )))) ) )

	.dataa(!\aluout_EX_r[3]~62_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\aluout_EX[31]~12_combout ),
	.datad(!\regval1_ID[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~131 .extended_lut = "off";
defparam \aluout_EX_r[29]~131 .lut_mask = 64'h00F100F101F001F0;
defparam \aluout_EX_r[29]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[3]~61 (
// Equation(s):
// \aluout_EX_r[3]~61_combout  = ( \Equal8~0_combout  & ( (\aluout_EX[20]~0_combout  & \aluout_EX_r[3]~60_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[20]~0_combout ),
	.datad(!\aluout_EX_r[3]~60_combout ),
	.datae(gnd),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~61 .extended_lut = "off";
defparam \aluout_EX_r[3]~61 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[3]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[31]~118 (
// Equation(s):
// \aluout_EX_r[31]~118_combout  = ( \aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[12]~0_combout  & (\aluout_EX_r[31]~63_combout  & ((!op2_ID[0]) # (!\Selector31~7_combout )))) ) ) # ( !\aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[12]~0_combout  & 
// \aluout_EX_r[31]~63_combout ) ) )

	.dataa(!\aluout_EX_r[12]~0_combout ),
	.datab(!\aluout_EX_r[31]~63_combout ),
	.datac(!op2_ID[0]),
	.datad(!\Selector31~7_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~118 .extended_lut = "off";
defparam \aluout_EX_r[31]~118 .lut_mask = 64'h2222222222202220;
defparam \aluout_EX_r[31]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N8
dffeas \regval1_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][29]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29] .is_wysiwyg = "true";
defparam \regval1_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \regval1_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][28]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28] .is_wysiwyg = "true";
defparam \regval1_ID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \regval2_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[26] .is_wysiwyg = "true";
defparam \regval2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \rd_val_MEM_w[26]~53 (
// Equation(s):
// \rd_val_MEM_w[26]~53_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem~27_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~53 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~53 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[26]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \rd_val_MEM_w[26]~54 (
// Equation(s):
// \rd_val_MEM_w[26]~54_combout  = ( dmem_rtl_0_bypass[82] & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[26]~53_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[81])))) ) ) ) # ( !dmem_rtl_0_bypass[82] 
// & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & dmem_rtl_0_bypass[81]) ) ) ) # ( dmem_rtl_0_bypass[82] & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[26]~53_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[81])) 
// ) ) ) # ( !dmem_rtl_0_bypass[82] & ( !\aluout_EX[7]~DUPLICATE_q  & ( dmem_rtl_0_bypass[81] ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal16~4_combout ),
	.datac(!dmem_rtl_0_bypass[81]),
	.datad(!\rd_val_MEM_w[26]~53_combout ),
	.datae(!dmem_rtl_0_bypass[82]),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~54 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~54 .lut_mask = 64'h0F0F05AF0C0C048C;
defparam \rd_val_MEM_w[26]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \regval1_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][30]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30] .is_wysiwyg = "true";
defparam \regval1_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( !regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[31] ) ) ) # ( !regval2_ID[1] & ( !regval2_ID[0] & ( regval1_ID[30] ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!regval1_ID[30]),
	.datad(gnd),
	.datae(!regval2_ID[1]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h0F0F000033330000;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \ShiftRight0~7_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~8_combout ) # (regval2_ID[2]))) ) ) # ( !\ShiftRight0~7_combout  & ( (!regval2_ID[2] & (!regval2_ID[3] & \ShiftRight0~8_combout )) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h080808084C4C4C4C;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( regval1_ID[6] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[3]))) ) ) ) # ( !regval1_ID[6] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[3]))) 
// ) ) ) # ( regval1_ID[6] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (\regval1_ID[4]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[6] & ( !regval2_ID[0] & ( (regval2_ID[1] & \regval1_ID[4]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[5]),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!regval1_ID[3]),
	.datae(!regval1_ID[6]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h0505AFAF22772277;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( regval1_ID[10] & ( regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & (\regval1_ID[7]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[10] & ( regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & 
// (\regval1_ID[7]~DUPLICATE_q )) ) ) ) # ( regval1_ID[10] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[8]) ) ) ) # ( !regval1_ID[10] & ( !regval2_ID[0] & ( (regval2_ID[1] & regval1_ID[8]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval1_ID[9]),
	.datae(!regval1_ID[10]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( regval2_ID[2] & ( (\ShiftLeft0~4_combout  & !regval2_ID[3]) ) ) # ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~5_combout )) # (regval2_ID[3] & ((\ShiftLeft0~6_combout ))) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h0C3F0C3F44444444;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \regval1_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][26]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26] .is_wysiwyg = "true";
defparam \regval1_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N24
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( regval2_ID[1] & ( regval1_ID[26] & ( (!regval2_ID[0] & ((regval1_ID[24]))) # (regval2_ID[0] & (\regval1_ID[23]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[26] & ( (!regval2_ID[0]) # (\regval1_ID[25]~DUPLICATE_q ) ) ) 
// ) # ( regval2_ID[1] & ( !regval1_ID[26] & ( (!regval2_ID[0] & ((regval1_ID[24]))) # (regval2_ID[0] & (\regval1_ID[23]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[26] & ( (\regval1_ID[25]~DUPLICATE_q  & regval2_ID[0]) ) ) )

	.dataa(!\regval1_ID[25]~DUPLICATE_q ),
	.datab(!\regval1_ID[23]~DUPLICATE_q ),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[24]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h050503F3F5F503F3;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( regval1_ID[18] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[17])))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[16]))) ) ) ) # ( !regval1_ID[18] & ( \regval1_ID[15]~DUPLICATE_q 
//  & ( (!regval2_ID[1] & (((regval1_ID[17] & regval2_ID[0])))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[16]))) ) ) ) # ( regval1_ID[18] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[17])))) # 
// (regval2_ID[1] & (regval1_ID[16] & ((!regval2_ID[0])))) ) ) ) # ( !regval1_ID[18] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval1_ID[17] & regval2_ID[0])))) # (regval2_ID[1] & (regval1_ID[16] & ((!regval2_ID[0])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[16]),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[18]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (regval2_ID[0]) # (\regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( (!regval2_ID[0] & (regval1_ID[14])) # (regval2_ID[0] & ((regval1_ID[13]))) ) ) ) # ( 
// regval2_ID[1] & ( !regval1_ID[11] & ( (\regval1_ID[12]~DUPLICATE_q  & !regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[11] & ( (!regval2_ID[0] & (regval1_ID[14])) # (regval2_ID[0] & ((regval1_ID[13]))) ) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[13]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h330F5500330F55FF;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N36
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( regval1_ID[19] & ( regval2_ID[0] & ( (regval1_ID[21]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[19] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[21]) ) ) ) # ( regval1_ID[19] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((\regval1_ID[22]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[20])) ) ) ) # ( !regval1_ID[19] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((\regval1_ID[22]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[20])) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[19]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[26]~91 (
// Equation(s):
// \aluout_EX_r[26]~91_combout  = ( \ShiftLeft0~27_combout  & ( regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftLeft0~22_combout ) ) ) ) # ( !\ShiftLeft0~27_combout  & ( regval2_ID[2] & ( (regval2_ID[3] & \ShiftLeft0~22_combout ) ) ) ) # ( \ShiftLeft0~27_combout 
//  & ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~26_combout )) # (regval2_ID[3] & ((\ShiftLeft0~21_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~26_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~21_combout ))) ) ) )

	.dataa(!\ShiftLeft0~26_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~91 .extended_lut = "off";
defparam \aluout_EX_r[26]~91 .lut_mask = 64'h474747470033CCFF;
defparam \aluout_EX_r[26]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \aluout_EX_r[26]~92 (
// Equation(s):
// \aluout_EX_r[26]~92_combout  = ( \aluout_EX_r[26]~91_combout  & ( (!op2_ID[0] & (\ShiftRight0~9_combout )) # (op2_ID[0] & (((!\regval2_ID[4]~DUPLICATE_q ) # (\ShiftLeft0~7_combout )))) ) ) # ( !\aluout_EX_r[26]~91_combout  & ( (!op2_ID[0] & 
// (\ShiftRight0~9_combout )) # (op2_ID[0] & (((\ShiftLeft0~7_combout  & \regval2_ID[4]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\regval2_ID[4]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[26]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~92 .extended_lut = "off";
defparam \aluout_EX_r[26]~92 .lut_mask = 64'h5503550355F355F3;
defparam \aluout_EX_r[26]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N41
dffeas \regval1_ID[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][26]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( regval2_ID[24] ) + ( regval1_ID[24] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( regval2_ID[24] ) + ( regval1_ID[24] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!regval2_ID[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( regval1_ID[25] ) + ( regval2_ID[25] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( regval1_ID[25] ) + ( regval2_ID[25] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval1_ID[26] ) + ( regval2_ID[26] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( regval1_ID[26] ) + ( regval2_ID[26] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!regval2_ID[26]),
	.datac(gnd),
	.datad(!regval1_ID[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[26]~93 (
// Equation(s):
// \aluout_EX_r[26]~93_combout  = ( regval2_ID[26] & ( \aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout ) # (\regval1_ID[26]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[26] & ( \aluout_EX[20]~3_combout  & ( (\regval1_ID[26]~DUPLICATE_q  & 
// !\aluout_EX_r[3]~74_combout ) ) ) ) # ( regval2_ID[26] & ( !\aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout  & (\aluout_EX_r[26]~92_combout )) # (\aluout_EX_r[3]~74_combout  & ((\Add1~53_sumout ))) ) ) ) # ( !regval2_ID[26] & ( 
// !\aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout  & (\aluout_EX_r[26]~92_combout )) # (\aluout_EX_r[3]~74_combout  & ((\Add1~53_sumout ))) ) ) )

	.dataa(!\aluout_EX_r[26]~92_combout ),
	.datab(!\regval1_ID[26]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~74_combout ),
	.datad(!\Add1~53_sumout ),
	.datae(!regval2_ID[26]),
	.dataf(!\aluout_EX[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~93 .extended_lut = "off";
defparam \aluout_EX_r[26]~93 .lut_mask = 64'h505F505F3030F3F3;
defparam \aluout_EX_r[26]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~50  = CARRY(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~51  = SHARE((regval1_ID[21] & !regval2_ID[21]))

	.dataa(!regval1_ID[21]),
	.datab(gnd),
	.datac(!regval2_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !regval1_ID[22] $ (\regval2_ID[22]~DUPLICATE_q ) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~70  = CARRY(( !regval1_ID[22] $ (\regval2_ID[22]~DUPLICATE_q ) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~71  = SHARE((regval1_ID[22] & !\regval2_ID[22]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!regval1_ID[22]),
	.datac(gnd),
	.datad(!\regval2_ID[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000033000000CC33;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !\regval1_ID[23]~DUPLICATE_q  $ (regval2_ID[23]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( !\regval1_ID[23]~DUPLICATE_q  $ (regval2_ID[23]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~67  = SHARE((\regval1_ID[23]~DUPLICATE_q  & !regval2_ID[23]))

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !regval2_ID[24] $ (regval1_ID[24]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( !regval2_ID[24] $ (regval1_ID[24]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~63  = SHARE((!regval2_ID[24] & regval1_ID[24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[24]),
	.datad(!regval1_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~59  = SHARE((!regval2_ID[25] & regval1_ID[25]))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~55  = SHARE((!regval2_ID[26] & regval1_ID[26]))

	.dataa(gnd),
	.datab(!regval2_ID[26]),
	.datac(!regval1_ID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[26]~94 (
// Equation(s):
// \aluout_EX_r[26]~94_combout  = ( regval1_ID[26] & ( \aluout_EX[20]~1_combout  & ( (!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[26]~93_combout ))) # (\aluout_EX[20]~2_combout  & (!regval2_ID[26])) ) ) ) # ( !regval1_ID[26] & ( \aluout_EX[20]~1_combout  & ( 
// (!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[26]~93_combout ))) # (\aluout_EX[20]~2_combout  & (regval2_ID[26])) ) ) ) # ( regval1_ID[26] & ( !\aluout_EX[20]~1_combout  & ( (!\aluout_EX[20]~2_combout ) # (\Add2~53_sumout ) ) ) ) # ( !regval1_ID[26] & ( 
// !\aluout_EX[20]~1_combout  & ( (\Add2~53_sumout  & \aluout_EX[20]~2_combout ) ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!\aluout_EX_r[26]~93_combout ),
	.datac(!\Add2~53_sumout ),
	.datad(!\aluout_EX[20]~2_combout ),
	.datae(!regval1_ID[26]),
	.dataf(!\aluout_EX[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~94 .extended_lut = "off";
defparam \aluout_EX_r[26]~94 .lut_mask = 64'h000FFF0F335533AA;
defparam \aluout_EX_r[26]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \aluout_EX[31]~7 (
// Equation(s):
// \aluout_EX[31]~7_combout  = ( !op2_ID[1] & ( op2_ID[4] & ( (!\aluout_EX[31]~6_combout ) # (!\aluout_EX[31]~5_combout ) ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( (!\aluout_EX_r[12]~54_combout ) # (op2_ID[0]) ) ) )

	.dataa(!\aluout_EX_r[12]~54_combout ),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX[31]~6_combout ),
	.datad(!\aluout_EX[31]~5_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~7 .extended_lut = "off";
defparam \aluout_EX[31]~7 .lut_mask = 64'h0000BBBBFFF00000;
defparam \aluout_EX[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \aluout_EX[20]~8 (
// Equation(s):
// \aluout_EX[20]~8_combout  = ( op2_ID[4] & ( op2_ID[1] ) ) # ( !op2_ID[4] & ( (!op2_ID[1] & ((!op2_ID[5]) # ((!op2_ID[2] & op2_ID[0])))) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[5]),
	.datac(!op2_ID[1]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~8 .extended_lut = "off";
defparam \aluout_EX[20]~8 .lut_mask = 64'hC0E0C0E00F0F0F0F;
defparam \aluout_EX[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N33
cyclonev_lcell_comb \aluout_EX[20]~4 (
// Equation(s):
// \aluout_EX[20]~4_combout  = (\aluout_EX[20]~0_combout  & !\aluout_EX_r[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[20]~0_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~4 .extended_lut = "off";
defparam \aluout_EX[20]~4 .lut_mask = 64'h0F000F000F000F00;
defparam \aluout_EX[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \aluout_EX[20]~9 (
// Equation(s):
// \aluout_EX[20]~9_combout  = ( \aluout_EX[20]~8_combout  & ( \aluout_EX[20]~4_combout  & ( (!\aluout_EX_r[3]~1_combout ) # ((!op2_ID[3] & \Equal8~0_combout )) ) ) ) # ( !\aluout_EX[20]~8_combout  & ( \aluout_EX[20]~4_combout  & ( 
// (!\aluout_EX_r[3]~1_combout ) # ((\aluout_EX[31]~7_combout  & (!op2_ID[3] & \Equal8~0_combout ))) ) ) ) # ( \aluout_EX[20]~8_combout  & ( !\aluout_EX[20]~4_combout  & ( (!\aluout_EX_r[3]~1_combout ) # (\Equal8~0_combout ) ) ) ) # ( 
// !\aluout_EX[20]~8_combout  & ( !\aluout_EX[20]~4_combout  & ( (!\aluout_EX_r[3]~1_combout ) # (\Equal8~0_combout ) ) ) )

	.dataa(!\aluout_EX[31]~7_combout ),
	.datab(!op2_ID[3]),
	.datac(!\Equal8~0_combout ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(!\aluout_EX[20]~8_combout ),
	.dataf(!\aluout_EX[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[20]~9 .extended_lut = "off";
defparam \aluout_EX[20]~9 .lut_mask = 64'hFF0FFF0FFF04FF0C;
defparam \aluout_EX[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \aluout_EX[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \regval_MEM[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[26]~54_combout ),
	.asdata(\aluout_EX[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26] .is_wysiwyg = "true";
defparam \regval_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N52
dffeas \regs[0][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \regval2_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][26]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26] .is_wysiwyg = "true";
defparam \regval2_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !regval1_ID[27] $ (regval2_ID[27]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~122  = CARRY(( !regval1_ID[27] $ (regval2_ID[27]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~123  = SHARE((regval1_ID[27] & !regval2_ID[27]))

	.dataa(!regval1_ID[27]),
	.datab(gnd),
	.datac(!regval2_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q ) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~90  = CARRY(( !regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q ) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~91  = SHARE((regval1_ID[28] & !\regval2_ID[28]~DUPLICATE_q ))

	.dataa(!regval1_ID[28]),
	.datab(gnd),
	.datac(!\regval2_ID[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !regval2_ID[29] $ (regval1_ID[29]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( !regval2_ID[29] $ (regval1_ID[29]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~87  = SHARE((!regval2_ID[29] & regval1_ID[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[29]),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N21
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_ID[27] ) + ( regval2_ID[27] ) + ( \Add1~54  ))
// \Add1~122  = CARRY(( regval1_ID[27] ) + ( regval2_ID[27] ) + ( \Add1~54  ))

	.dataa(!regval2_ID[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( regval1_ID[28] ) + ( \regval2_ID[28]~DUPLICATE_q  ) + ( \Add1~122  ))
// \Add1~90  = CARRY(( regval1_ID[28] ) + ( \regval2_ID[28]~DUPLICATE_q  ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[28]~DUPLICATE_q ),
	.datad(!regval1_ID[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( regval1_ID[29] ) + ( regval2_ID[29] ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( regval1_ID[29] ) + ( regval2_ID[29] ) + ( \Add1~90  ))

	.dataa(!regval2_ID[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N0
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & ((regval1_ID[19]))) # (regval2_ID[0] & (regval1_ID[18]))) ) ) ) # ( !regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[0] & (((regval1_ID[19] & 
// regval2_ID[1])))) # (regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[18]))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[0] & (((!regval2_ID[1]) # (regval1_ID[19])))) # (regval2_ID[0] & (regval1_ID[18] & ((regval2_ID[1])))) ) ) ) # ( 
// !regval1_ID[21] & ( !regval1_ID[20] & ( (regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[19]))) # (regval2_ID[0] & (regval1_ID[18])))) ) ) )

	.dataa(!regval1_ID[18]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[19]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \aluout_EX_r[29]~128 (
// Equation(s):
// \aluout_EX_r[29]~128_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( regval1_ID[26] & ( ((!\aluout_EX_r[3]~48_combout  & (\ShiftLeft0~25_combout )) # (\aluout_EX_r[3]~48_combout  & ((regval1_ID[27])))) # (\aluout_EX_r[3]~49_combout ) ) ) ) # ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( regval1_ID[26] & ( (!\aluout_EX_r[3]~48_combout  & (\ShiftLeft0~25_combout  & ((!\aluout_EX_r[3]~49_combout )))) # (\aluout_EX_r[3]~48_combout  & (((\aluout_EX_r[3]~49_combout ) # (regval1_ID[27])))) ) ) ) # ( 
// \regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[26] & ( (!\aluout_EX_r[3]~48_combout  & (((\aluout_EX_r[3]~49_combout )) # (\ShiftLeft0~25_combout ))) # (\aluout_EX_r[3]~48_combout  & (((regval1_ID[27] & !\aluout_EX_r[3]~49_combout )))) ) ) ) # ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( !regval1_ID[26] & ( (!\aluout_EX_r[3]~49_combout  & ((!\aluout_EX_r[3]~48_combout  & (\ShiftLeft0~25_combout )) # (\aluout_EX_r[3]~48_combout  & ((regval1_ID[27]))))) ) ) )

	.dataa(!\ShiftLeft0~25_combout ),
	.datab(!\aluout_EX_r[3]~48_combout ),
	.datac(!regval1_ID[27]),
	.datad(!\aluout_EX_r[3]~49_combout ),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~128 .extended_lut = "off";
defparam \aluout_EX_r[29]~128 .lut_mask = 64'h470047CC473347FF;
defparam \aluout_EX_r[29]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \aluout_EX_r[3]~52 (
// Equation(s):
// \aluout_EX_r[3]~52_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( !\regval2_ID[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~52 .extended_lut = "off";
defparam \aluout_EX_r[3]~52 .lut_mask = 64'h00000000F0F0F0F0;
defparam \aluout_EX_r[3]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N42
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( regval2_ID[1] & ( regval1_ID[23] & ( (!regval2_ID[0]) # (\regval1_ID[22]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[23] & ( (!regval2_ID[0] & (\regval1_ID[25]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[24]))) ) ) 
// ) # ( regval2_ID[1] & ( !regval1_ID[23] & ( (regval2_ID[0] & \regval1_ID[22]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[23] & ( (!regval2_ID[0] & (\regval1_ID[25]~DUPLICATE_q )) # (regval2_ID[0] & ((regval1_ID[24]))) ) ) )

	.dataa(!\regval1_ID[25]~DUPLICATE_q ),
	.datab(!regval2_ID[0]),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!regval1_ID[24]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h447703034477CFCF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( regval2_ID[3] & ( \ShiftLeft0~10_combout  & ( (regval2_ID[2]) # (\ShiftLeft0~8_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~10_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~20_combout )) # (regval2_ID[2] & 
// ((\ShiftLeft0~9_combout ))) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~10_combout  & ( (\ShiftLeft0~8_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~20_combout )) # (regval2_ID[2] & 
// ((\ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\ShiftLeft0~8_combout ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[29]~129 (
// Equation(s):
// \aluout_EX_r[29]~129_combout  = ( \ShiftLeft0~19_combout  & ( \aluout_EX_r[3]~51_combout  & ( (\aluout_EX_r[3]~52_combout ) # (\aluout_EX_r[29]~128_combout ) ) ) ) # ( !\ShiftLeft0~19_combout  & ( \aluout_EX_r[3]~51_combout  & ( 
// (\aluout_EX_r[29]~128_combout  & !\aluout_EX_r[3]~52_combout ) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((\ShiftLeft0~38_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftLeft0~28_combout )) 
// ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((\ShiftLeft0~38_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftLeft0~28_combout )) ) ) )

	.dataa(!\aluout_EX_r[29]~128_combout ),
	.datab(!\aluout_EX_r[3]~52_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~38_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\aluout_EX_r[3]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~129 .extended_lut = "off";
defparam \aluout_EX_r[29]~129 .lut_mask = 64'h03CF03CF44447777;
defparam \aluout_EX_r[29]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[29]~130 (
// Equation(s):
// \aluout_EX_r[29]~130_combout  = ( op2_ID[0] & ( (!regval2_ID[29] & (op2_ID[2] & (op2_ID[5] & \regval1_ID[29]~DUPLICATE_q ))) # (regval2_ID[29] & (((op2_ID[2] & op2_ID[5])) # (\regval1_ID[29]~DUPLICATE_q ))) ) ) # ( !op2_ID[0] & ( (!regval2_ID[29] & 
// (!op2_ID[2] & (op2_ID[5] & \regval1_ID[29]~DUPLICATE_q ))) # (regval2_ID[29] & (((!op2_ID[2] & op2_ID[5])) # (\regval1_ID[29]~DUPLICATE_q ))) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[5]),
	.datac(!regval2_ID[29]),
	.datad(!\regval1_ID[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~130 .extended_lut = "off";
defparam \aluout_EX_r[29]~130 .lut_mask = 64'h022F022F011F011F;
defparam \aluout_EX_r[29]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[3]~115 (
// Equation(s):
// \aluout_EX_r[3]~115_combout  = ( !op2_ID[2] & ( (!op2_ID[0] & op2_ID[5]) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~115 .extended_lut = "off";
defparam \aluout_EX_r[3]~115 .lut_mask = 64'h2222222200000000;
defparam \aluout_EX_r[3]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[29]~179 (
// Equation(s):
// \aluout_EX_r[29]~179_combout  = ( \aluout_EX_r[29]~130_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & (((\aluout_EX_r[29]~129_combout )))) # (\aluout_EX[31]~10_combout  & (((\Add1~85_sumout )) # (\aluout_EX_r[12]~54_combout 
// ))) ) ) ) # ( !\aluout_EX_r[29]~130_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & ((\aluout_EX_r[29]~129_combout ))) # (\aluout_EX[31]~10_combout  & (\Add1~85_sumout )) ) ) ) # ( \aluout_EX_r[29]~130_combout  & ( 
// !\aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & ((\aluout_EX_r[29]~129_combout ))) # (\aluout_EX[31]~10_combout  & (\aluout_EX_r[12]~54_combout )) ) ) ) # ( !\aluout_EX_r[29]~130_combout  & ( !\aluout_EX_r[3]~115_combout  & ( 
// (\aluout_EX_r[29]~129_combout  & !\aluout_EX[31]~10_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~54_combout ),
	.datab(!\Add1~85_sumout ),
	.datac(!\aluout_EX_r[29]~129_combout ),
	.datad(!\aluout_EX[31]~10_combout ),
	.datae(!\aluout_EX_r[29]~130_combout ),
	.dataf(!\aluout_EX_r[3]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~179 .extended_lut = "off";
defparam \aluout_EX_r[29]~179 .lut_mask = 64'h0F000F550F330F77;
defparam \aluout_EX_r[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[0] & (((!regval2_ID[1])) # (\regval1_ID[31]~DUPLICATE_q ))) # (regval2_ID[0] & (((\regval1_ID[30]~DUPLICATE_q  & !regval2_ID[1])))) ) ) # ( !\regval1_ID[29]~DUPLICATE_q  & ( 
// (!regval2_ID[0] & (\regval1_ID[31]~DUPLICATE_q  & ((regval2_ID[1])))) # (regval2_ID[0] & (((\regval1_ID[30]~DUPLICATE_q  & !regval2_ID[1])))) ) )

	.dataa(!regval2_ID[0]),
	.datab(!\regval1_ID[31]~DUPLICATE_q ),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h05220522AF22AF22;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[31]~116 (
// Equation(s):
// \aluout_EX_r[31]~116_combout  = ( op2_ID[4] & ( (\aluout_EX[31]~6_combout  & (!op2_ID[0] & (\aluout_EX[31]~5_combout  & !op2_ID[1]))) ) )

	.dataa(!\aluout_EX[31]~6_combout ),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX[31]~5_combout ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~116 .extended_lut = "off";
defparam \aluout_EX_r[31]~116 .lut_mask = 64'h0000000004000400;
defparam \aluout_EX_r[31]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[29]~178 (
// Equation(s):
// \aluout_EX_r[29]~178_combout  = ( \aluout_EX_r[31]~116_combout  & ( (\ShiftRight0~34_combout  & \ShiftRight0~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~178 .extended_lut = "off";
defparam \aluout_EX_r[29]~178 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[29]~188 (
// Equation(s):
// \aluout_EX_r[29]~188_combout  = ( !\aluout_EX_r[3]~47_combout  & ( ((\aluout_EX_r[31]~118_combout  & (((!\aluout_EX[31]~11_combout  & \aluout_EX_r[29]~179_combout )) # (\aluout_EX_r[29]~178_combout )))) # (\aluout_EX_r[29]~131_combout ) ) ) # ( 
// \aluout_EX_r[3]~47_combout  & ( ((\aluout_EX_r[31]~118_combout  & (\Add2~85_sumout ))) # (\aluout_EX_r[29]~131_combout ) ) )

	.dataa(!\aluout_EX_r[29]~131_combout ),
	.datab(!\aluout_EX_r[31]~118_combout ),
	.datac(!\Add2~85_sumout ),
	.datad(!\aluout_EX[31]~11_combout ),
	.datae(!\aluout_EX_r[3]~47_combout ),
	.dataf(!\aluout_EX_r[29]~179_combout ),
	.datag(!\aluout_EX_r[29]~178_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~188 .extended_lut = "on";
defparam \aluout_EX_r[29]~188 .lut_mask = 64'h5757575777575757;
defparam \aluout_EX_r[29]~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \aluout_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[29]~188_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[29] .is_wysiwyg = "true";
defparam \aluout_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \regval_MEM[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[29]~48_combout ),
	.asdata(aluout_EX[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[29] .is_wysiwyg = "true";
defparam \regval_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \regs[0][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \regval1_ID[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][29]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \aluout_EX_r[31]~119 (
// Equation(s):
// \aluout_EX_r[31]~119_combout  = ( \ShiftLeft0~34_combout  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~49_combout ) # ((!\aluout_EX_r[3]~48_combout  & (\regval1_ID[30]~DUPLICATE_q )) # (\aluout_EX_r[3]~48_combout  & ((\regval1_ID[28]~DUPLICATE_q 
// )))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~48_combout  & (\regval1_ID[30]~DUPLICATE_q  & ((\aluout_EX_r[3]~49_combout )))) # (\aluout_EX_r[3]~48_combout  & (((!\aluout_EX_r[3]~49_combout ) # 
// (\regval1_ID[28]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~34_combout  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~48_combout  & (((!\aluout_EX_r[3]~49_combout )) # (\regval1_ID[30]~DUPLICATE_q ))) # (\aluout_EX_r[3]~48_combout  & 
// (((\regval1_ID[28]~DUPLICATE_q  & \aluout_EX_r[3]~49_combout )))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (\aluout_EX_r[3]~49_combout  & ((!\aluout_EX_r[3]~48_combout  & (\regval1_ID[30]~DUPLICATE_q )) # 
// (\aluout_EX_r[3]~48_combout  & ((\regval1_ID[28]~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[3]~48_combout ),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[3]~49_combout ),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~119 .extended_lut = "off";
defparam \aluout_EX_r[31]~119 .lut_mask = 64'h0047CC473347FF47;
defparam \aluout_EX_r[31]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( regval2_ID[1] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0]) # 
// (regval1_ID[14]) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (regval2_ID[0] & 
// regval1_ID[14]) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[14]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h03034477CFCF4477;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( \ShiftLeft0~2_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3]) # (\ShiftLeft0~0_combout ) ) ) ) # ( !\ShiftLeft0~2_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (regval2_ID[3] & \ShiftLeft0~0_combout ) ) ) ) # ( 
// \ShiftLeft0~2_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & ((\ShiftLeft0~24_combout ))) # (regval2_ID[3] & (\ShiftLeft0~1_combout )) ) ) ) # ( !\ShiftLeft0~2_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & 
// ((\ShiftLeft0~24_combout ))) # (regval2_ID[3] & (\ShiftLeft0~1_combout )) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h35353535000FF0FF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N6
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( regval2_ID[1] & ( regval1_ID[26] & ( (!regval2_ID[0] & ((\regval1_ID[25]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[26] & ( (regval2_ID[0]) # (regval1_ID[27]) ) ) ) # ( 
// regval2_ID[1] & ( !regval1_ID[26] & ( (!regval2_ID[0] & ((\regval1_ID[25]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[26] & ( (regval1_ID[27] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval1_ID[24]),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[25]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h505003F35F5F03F3;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( regval1_ID[18] & ( regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[16]) ) ) ) # ( !regval1_ID[18] & ( regval2_ID[0] & ( (regval2_ID[1] & regval1_ID[16]) ) ) ) # ( regval1_ID[18] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// (regval1_ID[19])) # (regval2_ID[1] & ((regval1_ID[17]))) ) ) ) # ( !regval1_ID[18] & ( !regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[19])) # (regval2_ID[1] & ((regval1_ID[17]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[17]),
	.datad(!regval1_ID[16]),
	.datae(!regval1_ID[18]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[31]~120 (
// Equation(s):
// \aluout_EX_r[31]~120_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~23_combout  & ( ((!\aluout_EX_r[3]~51_combout  & ((\ShiftLeft0~35_combout ))) # (\aluout_EX_r[3]~51_combout  & (\aluout_EX_r[31]~119_combout ))) # (\aluout_EX_r[3]~52_combout ) ) ) 
// ) # ( !\ShiftLeft0~36_combout  & ( \ShiftLeft0~23_combout  & ( (!\aluout_EX_r[3]~51_combout  & (((!\aluout_EX_r[3]~52_combout  & \ShiftLeft0~35_combout )))) # (\aluout_EX_r[3]~51_combout  & (((\aluout_EX_r[3]~52_combout )) # (\aluout_EX_r[31]~119_combout 
// ))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~23_combout  & ( (!\aluout_EX_r[3]~51_combout  & (((\ShiftLeft0~35_combout ) # (\aluout_EX_r[3]~52_combout )))) # (\aluout_EX_r[3]~51_combout  & (\aluout_EX_r[31]~119_combout  & 
// (!\aluout_EX_r[3]~52_combout ))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~23_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((!\aluout_EX_r[3]~51_combout  & ((\ShiftLeft0~35_combout ))) # (\aluout_EX_r[3]~51_combout  & 
// (\aluout_EX_r[31]~119_combout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~51_combout ),
	.datab(!\aluout_EX_r[31]~119_combout ),
	.datac(!\aluout_EX_r[3]~52_combout ),
	.datad(!\ShiftLeft0~35_combout ),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~120 .extended_lut = "off";
defparam \aluout_EX_r[31]~120 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \aluout_EX_r[31]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[31]~122 (
// Equation(s):
// \aluout_EX_r[31]~122_combout  = ( \aluout_EX_r[31]~120_combout  & ( !\aluout_EX_r[3]~47_combout  & ( (!\aluout_EX[31]~11_combout  & ((!\aluout_EX[31]~10_combout ) # ((\aluout_EX_r[31]~121_combout  & \aluout_EX_r[12]~54_combout )))) ) ) ) # ( 
// !\aluout_EX_r[31]~120_combout  & ( !\aluout_EX_r[3]~47_combout  & ( (\aluout_EX[31]~10_combout  & (\aluout_EX_r[31]~121_combout  & (\aluout_EX_r[12]~54_combout  & !\aluout_EX[31]~11_combout ))) ) ) )

	.dataa(!\aluout_EX[31]~10_combout ),
	.datab(!\aluout_EX_r[31]~121_combout ),
	.datac(!\aluout_EX_r[12]~54_combout ),
	.datad(!\aluout_EX[31]~11_combout ),
	.datae(!\aluout_EX_r[31]~120_combout ),
	.dataf(!\aluout_EX_r[3]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~122 .extended_lut = "off";
defparam \aluout_EX_r[31]~122 .lut_mask = 64'h0100AB0000000000;
defparam \aluout_EX_r[31]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \regval1_ID[30]~DUPLICATE_q  ) + ( regval2_ID[30] ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \regval1_ID[30]~DUPLICATE_q  ) + ( regval2_ID[30] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[30]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval2_ID[31] ) + ( \regval1_ID[31]~DUPLICATE_q  ) + ( \Add1~82  ))

	.dataa(!regval2_ID[31]),
	.datab(gnd),
	.datac(!\regval1_ID[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[31]~182 (
// Equation(s):
// \aluout_EX_r[31]~182_combout  = ( \aluout_EX[31]~10_combout  & ( (\Add1~77_sumout  & (!\aluout_EX_r[3]~47_combout  & (\aluout_EX_r[3]~115_combout  & !\aluout_EX[31]~11_combout ))) ) )

	.dataa(!\Add1~77_sumout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\aluout_EX_r[3]~115_combout ),
	.datad(!\aluout_EX[31]~11_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~182 .extended_lut = "off";
defparam \aluout_EX_r[31]~182 .lut_mask = 64'h0000000004000400;
defparam \aluout_EX_r[31]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[31]~183 (
// Equation(s):
// \aluout_EX_r[31]~183_combout  = ( \aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[3]~46_combout  & ( \aluout_EX_r[31]~182_combout  ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[3]~46_combout  & ( \aluout_EX_r[31]~182_combout  ) ) ) # ( 
// \aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[3]~46_combout  & ( ((\aluout_EX_r[3]~1_combout  & !\Equal8~0_combout )) # (\aluout_EX_r[31]~182_combout ) ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[3]~46_combout  & ( ((\aluout_EX_r[3]~1_combout  
// & ((!\Equal8~0_combout ) # (\aluout_EX[20]~0_combout )))) # (\aluout_EX_r[31]~182_combout ) ) ) )

	.dataa(!\aluout_EX_r[31]~182_combout ),
	.datab(!\aluout_EX_r[3]~1_combout ),
	.datac(!\Equal8~0_combout ),
	.datad(!\aluout_EX[20]~0_combout ),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[3]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~183 .extended_lut = "off";
defparam \aluout_EX_r[31]~183 .lut_mask = 64'h7577757555555555;
defparam \aluout_EX_r[31]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N39
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( \regval1_ID[31]~DUPLICATE_q  & ( (!regval2_ID[0] & !regval2_ID[1]) ) )

	.dataa(!regval2_ID[0]),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_ID[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N45
cyclonev_lcell_comb \aluout_EX_r[31]~117 (
// Equation(s):
// \aluout_EX_r[31]~117_combout  = ( \ShiftRight0~1_combout  & ( (!\aluout_EX_r[3]~47_combout  & (\ShiftRight0~34_combout  & \aluout_EX_r[31]~116_combout )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\aluout_EX_r[31]~116_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~117 .extended_lut = "off";
defparam \aluout_EX_r[31]~117 .lut_mask = 64'h00000000000C000C;
defparam \aluout_EX_r[31]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !\regval1_ID[30]~DUPLICATE_q  $ (regval2_ID[30]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( !\regval1_ID[30]~DUPLICATE_q  $ (regval2_ID[30]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~83  = SHARE((\regval1_ID[30]~DUPLICATE_q  & !regval2_ID[30]))

	.dataa(gnd),
	.datab(!\regval1_ID[30]~DUPLICATE_q ),
	.datac(!regval2_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !\regval1_ID[31]~DUPLICATE_q  $ (regval2_ID[31]) ) + ( \Add2~83  ) + ( \Add2~82  ))

	.dataa(!\regval1_ID[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000000000000A5A5;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[31]~196 (
// Equation(s):
// \aluout_EX_r[31]~196_combout  = ( !\Add2~77_sumout  & ( ((\aluout_EX_r[31]~118_combout  & (((\aluout_EX_r[31]~117_combout ) # (\aluout_EX_r[31]~182_combout )) # (\aluout_EX_r[31]~122_combout )))) # (\aluout_EX_r[31]~123_combout ) ) ) # ( \Add2~77_sumout  
// & ( ((\aluout_EX_r[31]~118_combout  & (((\aluout_EX_r[31]~117_combout ) # (\aluout_EX_r[31]~183_combout )) # (\aluout_EX_r[31]~122_combout )))) # (\aluout_EX_r[31]~123_combout ) ) )

	.dataa(!\aluout_EX_r[31]~123_combout ),
	.datab(!\aluout_EX_r[31]~122_combout ),
	.datac(!\aluout_EX_r[31]~183_combout ),
	.datad(!\aluout_EX_r[31]~117_combout ),
	.datae(!\Add2~77_sumout ),
	.dataf(!\aluout_EX_r[31]~118_combout ),
	.datag(!\aluout_EX_r[31]~182_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~196 .extended_lut = "on";
defparam \aluout_EX_r[31]~196 .lut_mask = 64'h555555557FFF7FFF;
defparam \aluout_EX_r[31]~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \aluout_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~196_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31] .is_wysiwyg = "true";
defparam \aluout_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N44
dffeas \regval_MEM[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[31]~44_combout ),
	.asdata(aluout_EX[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[31] .is_wysiwyg = "true";
defparam \regval_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N28
dffeas \regs[0][31]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \regval1_ID[31]~feeder (
// Equation(s):
// \regval1_ID[31]~feeder_combout  = ( \regs[0][31]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs[0][31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID[31]~feeder .extended_lut = "off";
defparam \regval1_ID[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval1_ID[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \regval1_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31] .is_wysiwyg = "true";
defparam \regval1_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[31] ) ) ) # ( !regval2_ID[1] & ( regval2_ID[0] & ( \regval1_ID[29]~DUPLICATE_q  ) ) ) # ( regval2_ID[1] & ( !regval2_ID[0] & ( regval1_ID[30] ) ) ) # ( !regval2_ID[1] & ( 
// !regval2_ID[0] & ( \regval1_ID[28]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_ID[28]~DUPLICATE_q ),
	.datab(!regval1_ID[31]),
	.datac(!regval1_ID[30]),
	.datad(!\regval1_ID[29]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N54
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[23] ) ) ) # ( !regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[21] ) ) ) # ( regval2_ID[1] & ( !regval2_ID[0] & ( \regval1_ID[22]~DUPLICATE_q  ) ) ) # ( !regval2_ID[1] & ( 
// !regval2_ID[0] & ( regval1_ID[20] ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval1_ID[20]),
	.datad(!regval1_ID[21]),
	.datae(!regval2_ID[1]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h0F0F555500FF3333;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( regval1_ID[27] & ( regval2_ID[1] & ( (\regval1_ID[26]~DUPLICATE_q ) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[27] & ( regval2_ID[1] & ( (!regval2_ID[0] & \regval1_ID[26]~DUPLICATE_q ) ) ) ) # ( regval1_ID[27] & ( !regval2_ID[1] 
// & ( (!regval2_ID[0] & (regval1_ID[24])) # (regval2_ID[0] & ((regval1_ID[25]))) ) ) ) # ( !regval1_ID[27] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[24])) # (regval2_ID[0] & ((regval1_ID[25]))) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[25]),
	.datad(!\regval1_ID[26]~DUPLICATE_q ),
	.datae(!regval1_ID[27]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N9
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( regval2_ID[3] & ( (\ShiftRight0~21_combout  & !\regval2_ID[2]~DUPLICATE_q ) ) ) # ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~27_combout )) # (\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~22_combout ))) 
// ) )

	.dataa(!\ShiftRight0~21_combout ),
	.datab(!\regval2_ID[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h0C3F0C3F44444444;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[17] ) ) ) # ( !regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[19] ) ) ) # ( regval2_ID[1] & ( !regval2_ID[0] & ( regval1_ID[18] ) ) ) # ( !regval2_ID[1] & ( !regval2_ID[0] & ( 
// regval1_ID[20] ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[20]),
	.datae(!regval2_ID[1]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[20]~163 (
// Equation(s):
// \aluout_EX_r[20]~163_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~30_combout  & ( ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout ))) # (\regval2_ID[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~13_combout  & ( 
// \ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3])) ) ) ) # ( \ShiftLeft0~13_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (regval2_ID[3])) ) ) ) # ( !\ShiftLeft0~13_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!\ShiftLeft0~31_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~163 .extended_lut = "off";
defparam \aluout_EX_r[20]~163 .lut_mask = 64'h028A139B46CE57DF;
defparam \aluout_EX_r[20]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N39
cyclonev_lcell_comb \aluout_EX_r[20]~164 (
// Equation(s):
// \aluout_EX_r[20]~164_combout  = ( op2_ID[0] & ( (!\regval2_ID[4]~DUPLICATE_q  & ((\aluout_EX_r[20]~163_combout ))) # (\regval2_ID[4]~DUPLICATE_q  & (\ShiftLeft0~18_combout )) ) ) # ( !op2_ID[0] & ( \ShiftRight0~32_combout  ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!\aluout_EX_r[20]~163_combout ),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~164 .extended_lut = "off";
defparam \aluout_EX_r[20]~164 .lut_mask = 64'h333333330F550F55;
defparam \aluout_EX_r[20]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N57
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( regval2_ID[19] ) + ( regval1_ID[19] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( regval2_ID[19] ) + ( regval1_ID[19] ) + ( \Add1~42  ))

	.dataa(!regval2_ID[19]),
	.datab(gnd),
	.datac(!regval1_ID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( regval1_ID[20] ) + ( regval2_ID[20] ) + ( \Add1~46  ))
// \Add1~118  = CARRY(( regval1_ID[20] ) + ( regval2_ID[20] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!regval2_ID[20]),
	.datac(gnd),
	.datad(!regval1_ID[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[20]~165 (
// Equation(s):
// \aluout_EX_r[20]~165_combout  = ( \Add1~117_sumout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout ) # ((regval1_ID[20] & regval2_ID[20])) ) ) ) # ( !\Add1~117_sumout  & ( \aluout_EX_r[3]~74_combout  & ( (regval1_ID[20] & 
// (\aluout_EX[20]~3_combout  & regval2_ID[20])) ) ) ) # ( \Add1~117_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\aluout_EX_r[20]~164_combout )))) # (\aluout_EX[20]~3_combout  & (((regval2_ID[20])) # (regval1_ID[20]))) ) ) ) 
// # ( !\Add1~117_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\aluout_EX_r[20]~164_combout )))) # (\aluout_EX[20]~3_combout  & (((regval2_ID[20])) # (regval1_ID[20]))) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!\aluout_EX[20]~3_combout ),
	.datac(!regval2_ID[20]),
	.datad(!\aluout_EX_r[20]~164_combout ),
	.datae(!\Add1~117_sumout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~165 .extended_lut = "off";
defparam \aluout_EX_r[20]~165 .lut_mask = 64'h13DF13DF0101CDCD;
defparam \aluout_EX_r[20]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[20]~166 (
// Equation(s):
// \aluout_EX_r[20]~166_combout  = ( \aluout_EX[20]~2_combout  & ( \aluout_EX_r[20]~165_combout  & ( (!\aluout_EX[20]~1_combout  & (\Add2~117_sumout )) # (\aluout_EX[20]~1_combout  & ((!regval2_ID[20] $ (!regval1_ID[20])))) ) ) ) # ( 
// !\aluout_EX[20]~2_combout  & ( \aluout_EX_r[20]~165_combout  & ( (regval1_ID[20]) # (\aluout_EX[20]~1_combout ) ) ) ) # ( \aluout_EX[20]~2_combout  & ( !\aluout_EX_r[20]~165_combout  & ( (!\aluout_EX[20]~1_combout  & (\Add2~117_sumout )) # 
// (\aluout_EX[20]~1_combout  & ((!regval2_ID[20] $ (!regval1_ID[20])))) ) ) ) # ( !\aluout_EX[20]~2_combout  & ( !\aluout_EX_r[20]~165_combout  & ( (!\aluout_EX[20]~1_combout  & regval1_ID[20]) ) ) )

	.dataa(!\Add2~117_sumout ),
	.datab(!regval2_ID[20]),
	.datac(!\aluout_EX[20]~1_combout ),
	.datad(!regval1_ID[20]),
	.datae(!\aluout_EX[20]~2_combout ),
	.dataf(!\aluout_EX_r[20]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~166 .extended_lut = "off";
defparam \aluout_EX_r[20]~166 .lut_mask = 64'h00F0535C0FFF535C;
defparam \aluout_EX_r[20]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \aluout_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[20]~166_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[20] .is_wysiwyg = "true";
defparam \aluout_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \regval_MEM[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[20]~30_combout ),
	.asdata(aluout_EX[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[20] .is_wysiwyg = "true";
defparam \regval_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \regs[0][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \regval2_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][20]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[20] .is_wysiwyg = "true";
defparam \regval2_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~118  ))
// \Add1~50  = CARRY(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~118  ))

	.dataa(!regval1_ID[21]),
	.datab(gnd),
	.datac(!regval2_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( regval1_ID[27] & ( \regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval1_ID[25]) # (regval2_ID[0])))) # (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[28]))) ) ) ) # ( !regval1_ID[27] & ( 
// \regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (((regval1_ID[25]) # (regval2_ID[0])))) # (regval2_ID[1] & (regval1_ID[28] & (regval2_ID[0]))) ) ) ) # ( regval1_ID[27] & ( !\regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0] & 
// regval1_ID[25])))) # (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[28]))) ) ) ) # ( !regval1_ID[27] & ( !\regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (((!regval2_ID[0] & regval1_ID[25])))) # (regval2_ID[1] & (regval1_ID[28] & (regval2_ID[0]))) 
// ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[28]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[25]),
	.datae(!regval1_ID[27]),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~15_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~20_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (!regval2_ID[2] & ((\ShiftRight0~14_combout )))) ) ) # ( !\ShiftRight0~15_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & (\ShiftRight0~20_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N21
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & ((\ShiftLeft0~8_combout ) # (regval2_ID[2]))) ) ) # ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & \ShiftLeft0~8_combout )) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h080808082A2A2A2A;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[21]~87 (
// Equation(s):
// \aluout_EX_r[21]~87_combout  = ( regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~9_combout  ) ) ) # ( !regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~19_combout  ) ) ) # ( regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \ShiftLeft0~20_combout  ) ) ) # ( !regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~25_combout  ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~87 .extended_lut = "off";
defparam \aluout_EX_r[21]~87 .lut_mask = 64'h3333555500FF0F0F;
defparam \aluout_EX_r[21]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N33
cyclonev_lcell_comb \aluout_EX_r[21]~88 (
// Equation(s):
// \aluout_EX_r[21]~88_combout  = ( \aluout_EX_r[21]~87_combout  & ( (!op2_ID[0] & (\ShiftRight0~30_combout )) # (op2_ID[0] & (((!\regval2_ID[4]~DUPLICATE_q ) # (\ShiftLeft0~17_combout )))) ) ) # ( !\aluout_EX_r[21]~87_combout  & ( (!op2_ID[0] & 
// (\ShiftRight0~30_combout )) # (op2_ID[0] & (((\ShiftLeft0~17_combout  & \regval2_ID[4]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!op2_ID[0]),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~88 .extended_lut = "off";
defparam \aluout_EX_r[21]~88 .lut_mask = 64'h505350535F535F53;
defparam \aluout_EX_r[21]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[21]~89 (
// Equation(s):
// \aluout_EX_r[21]~89_combout  = ( \aluout_EX_r[21]~88_combout  & ( \aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout  & ((regval2_ID[21]) # (regval1_ID[21]))) # (\aluout_EX_r[3]~74_combout  & (regval1_ID[21] & regval2_ID[21])) ) ) ) # ( 
// !\aluout_EX_r[21]~88_combout  & ( \aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout  & ((regval2_ID[21]) # (regval1_ID[21]))) # (\aluout_EX_r[3]~74_combout  & (regval1_ID[21] & regval2_ID[21])) ) ) ) # ( \aluout_EX_r[21]~88_combout  & ( 
// !\aluout_EX[20]~3_combout  & ( (!\aluout_EX_r[3]~74_combout ) # (\Add1~49_sumout ) ) ) ) # ( !\aluout_EX_r[21]~88_combout  & ( !\aluout_EX[20]~3_combout  & ( (\aluout_EX_r[3]~74_combout  & \Add1~49_sumout ) ) ) )

	.dataa(!\aluout_EX_r[3]~74_combout ),
	.datab(!\Add1~49_sumout ),
	.datac(!regval1_ID[21]),
	.datad(!regval2_ID[21]),
	.datae(!\aluout_EX_r[21]~88_combout ),
	.dataf(!\aluout_EX[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~89 .extended_lut = "off";
defparam \aluout_EX_r[21]~89 .lut_mask = 64'h1111BBBB0AAF0AAF;
defparam \aluout_EX_r[21]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[21]~90 (
// Equation(s):
// \aluout_EX_r[21]~90_combout  = ( regval1_ID[21] & ( regval2_ID[21] & ( (!\aluout_EX[20]~2_combout  & (((!\aluout_EX[20]~1_combout )) # (\aluout_EX_r[21]~89_combout ))) # (\aluout_EX[20]~2_combout  & (((!\aluout_EX[20]~1_combout  & \Add2~49_sumout )))) ) ) 
// ) # ( !regval1_ID[21] & ( regval2_ID[21] & ( (!\aluout_EX[20]~2_combout  & (\aluout_EX_r[21]~89_combout  & (\aluout_EX[20]~1_combout ))) # (\aluout_EX[20]~2_combout  & (((\Add2~49_sumout ) # (\aluout_EX[20]~1_combout )))) ) ) ) # ( regval1_ID[21] & ( 
// !regval2_ID[21] & ( (!\aluout_EX[20]~2_combout  & (((!\aluout_EX[20]~1_combout )) # (\aluout_EX_r[21]~89_combout ))) # (\aluout_EX[20]~2_combout  & (((\Add2~49_sumout ) # (\aluout_EX[20]~1_combout )))) ) ) ) # ( !regval1_ID[21] & ( !regval2_ID[21] & ( 
// (!\aluout_EX[20]~2_combout  & (\aluout_EX_r[21]~89_combout  & (\aluout_EX[20]~1_combout ))) # (\aluout_EX[20]~2_combout  & (((!\aluout_EX[20]~1_combout  & \Add2~49_sumout )))) ) ) )

	.dataa(!\aluout_EX[20]~2_combout ),
	.datab(!\aluout_EX_r[21]~89_combout ),
	.datac(!\aluout_EX[20]~1_combout ),
	.datad(!\Add2~49_sumout ),
	.datae(!regval1_ID[21]),
	.dataf(!regval2_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~90 .extended_lut = "off";
defparam \aluout_EX_r[21]~90 .lut_mask = 64'h0252A7F70757A2F2;
defparam \aluout_EX_r[21]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \aluout_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21] .is_wysiwyg = "true";
defparam \aluout_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \regval_MEM[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[21]~40_combout ),
	.asdata(aluout_EX[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[21] .is_wysiwyg = "true";
defparam \regval_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \regs[0][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \regval1_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][21]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21] .is_wysiwyg = "true";
defparam \regval1_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( regval1_ID[21] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[24]))) ) ) ) # ( !regval1_ID[21] & ( regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) # 
// (regval2_ID[1] & ((regval1_ID[24]))) ) ) ) # ( regval1_ID[21] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[23]) ) ) ) # ( !regval1_ID[21] & ( !regval2_ID[0] & ( (regval1_ID[23] & regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[24]),
	.datae(!regval1_ID[21]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0303F3F3505F505F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( regval1_ID[20] & ( regval2_ID[0] & ( (regval1_ID[18]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[20] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[18]) ) ) ) # ( regval1_ID[20] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])) ) ) ) # ( !regval1_ID[20] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[17]),
	.datae(!regval1_ID[20]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~15_combout  & ( ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~14_combout  & ( 
// \ShiftRight0~15_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~15_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout )))) # (regval2_ID[3] & (((regval2_ID[2])))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~15_combout  & ( (!regval2_ID[3] & 
// ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h3050305F3F503F5F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[17]~76 (
// Equation(s):
// \aluout_EX_r[17]~76_combout  = ( op2_ID[0] & ( \ShiftRight0~34_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & (\aluout_EX_r[17]~75_combout )) # (\regval2_ID[4]~DUPLICATE_q  & ((\ShiftLeft0~10_combout ))) ) ) ) # ( !op2_ID[0] & ( \ShiftRight0~34_combout  & ( 
// \ShiftRight0~38_combout  ) ) ) # ( op2_ID[0] & ( !\ShiftRight0~34_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & \aluout_EX_r[17]~75_combout ) ) ) ) # ( !op2_ID[0] & ( !\ShiftRight0~34_combout  & ( \ShiftRight0~38_combout  ) ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[17]~75_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~76 .extended_lut = "off";
defparam \aluout_EX_r[17]~76 .lut_mask = 64'h00FF222200FF2727;
defparam \aluout_EX_r[17]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N51
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~74  ))
// \Add1~38  = CARRY(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[17]~77 (
// Equation(s):
// \aluout_EX_r[17]~77_combout  = ( \Add1~37_sumout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout ) # ((regval2_ID[17] & regval1_ID[17])) ) ) ) # ( !\Add1~37_sumout  & ( \aluout_EX_r[3]~74_combout  & ( (regval2_ID[17] & 
// (\aluout_EX[20]~3_combout  & regval1_ID[17])) ) ) ) # ( \Add1~37_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (\aluout_EX_r[17]~76_combout )) # (\aluout_EX[20]~3_combout  & (((regval1_ID[17]) # (regval2_ID[17])))) ) ) ) # ( 
// !\Add1~37_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (\aluout_EX_r[17]~76_combout )) # (\aluout_EX[20]~3_combout  & (((regval1_ID[17]) # (regval2_ID[17])))) ) ) )

	.dataa(!\aluout_EX_r[17]~76_combout ),
	.datab(!regval2_ID[17]),
	.datac(!\aluout_EX[20]~3_combout ),
	.datad(!regval1_ID[17]),
	.datae(!\Add1~37_sumout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~77 .extended_lut = "off";
defparam \aluout_EX_r[17]~77 .lut_mask = 64'h535F535F0003F0F3;
defparam \aluout_EX_r[17]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[17]~78 (
// Equation(s):
// \aluout_EX_r[17]~78_combout  = ( \aluout_EX_r[17]~77_combout  & ( \Add2~37_sumout  & ( (!\aluout_EX[20]~2_combout  & (((\aluout_EX[20]~1_combout )) # (regval1_ID[17]))) # (\aluout_EX[20]~2_combout  & ((!\aluout_EX[20]~1_combout ) # (!regval1_ID[17] $ 
// (!regval2_ID[17])))) ) ) ) # ( !\aluout_EX_r[17]~77_combout  & ( \Add2~37_sumout  & ( (!\aluout_EX[20]~2_combout  & (regval1_ID[17] & (!\aluout_EX[20]~1_combout ))) # (\aluout_EX[20]~2_combout  & ((!\aluout_EX[20]~1_combout ) # (!regval1_ID[17] $ 
// (!regval2_ID[17])))) ) ) ) # ( \aluout_EX_r[17]~77_combout  & ( !\Add2~37_sumout  & ( (!\aluout_EX[20]~2_combout  & (((\aluout_EX[20]~1_combout )) # (regval1_ID[17]))) # (\aluout_EX[20]~2_combout  & (\aluout_EX[20]~1_combout  & (!regval1_ID[17] $ 
// (!regval2_ID[17])))) ) ) ) # ( !\aluout_EX_r[17]~77_combout  & ( !\Add2~37_sumout  & ( (!\aluout_EX[20]~2_combout  & (regval1_ID[17] & (!\aluout_EX[20]~1_combout ))) # (\aluout_EX[20]~2_combout  & (\aluout_EX[20]~1_combout  & (!regval1_ID[17] $ 
// (!regval2_ID[17])))) ) ) )

	.dataa(!\aluout_EX[20]~2_combout ),
	.datab(!regval1_ID[17]),
	.datac(!\aluout_EX[20]~1_combout ),
	.datad(!regval2_ID[17]),
	.datae(!\aluout_EX_r[17]~77_combout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~78 .extended_lut = "off";
defparam \aluout_EX_r[17]~78 .lut_mask = 64'h21242B2E71747B7E;
defparam \aluout_EX_r[17]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \aluout_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~78_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17] .is_wysiwyg = "true";
defparam \aluout_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N14
dffeas \regval_MEM[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[17]~12_combout ),
	.asdata(aluout_EX[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[17] .is_wysiwyg = "true";
defparam \regval_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N42
cyclonev_lcell_comb \regs[0][17]~feeder (
// Equation(s):
// \regs[0][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][17]~feeder .extended_lut = "off";
defparam \regs[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N43
dffeas \regs[0][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \regval2_ID[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][17]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( !regval2_ID[12] & ( !regval2_ID[15] & ( (!\regval2_ID[17]~DUPLICATE_q  & (!regval2_ID[13] & (!regval2_ID[16] & !regval2_ID[14]))) ) ) )

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(!regval2_ID[13]),
	.datac(!regval2_ID[16]),
	.datad(!regval2_ID[14]),
	.datae(!regval2_ID[12]),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h8000000000000000;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( !regval2_ID[8] & ( !\regval2_ID[7]~DUPLICATE_q  & ( (!regval2_ID[19] & (!regval2_ID[20] & (!\regval2_ID[23]~DUPLICATE_q  & !\regval2_ID[22]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[19]),
	.datab(!regval2_ID[20]),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(!\regval2_ID[22]~DUPLICATE_q ),
	.datae(!regval2_ID[8]),
	.dataf(!\regval2_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h8000000000000000;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N21
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !regval2_ID[11] & ( (!regval2_ID[10] & !\regval2_ID[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[10]),
	.datad(!\regval2_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !regval2_ID[30] & ( !regval2_ID[18] & ( (!regval2_ID[21] & (!regval2_ID[31] & (!regval2_ID[5] & !regval2_ID[6]))) ) ) )

	.dataa(!regval2_ID[21]),
	.datab(!regval2_ID[31]),
	.datac(!regval2_ID[5]),
	.datad(!regval2_ID[6]),
	.datae(!regval2_ID[30]),
	.dataf(!regval2_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h8000000000000000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \aluout_EX[31]~5 (
// Equation(s):
// \aluout_EX[31]~5_combout  = ( \Selector31~0_combout  & ( \Selector31~3_combout  & ( (\Selector31~1_combout  & (\Selector31~2_combout  & (!op2_ID[2] & \Selector31~4_combout ))) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~2_combout ),
	.datac(!op2_ID[2]),
	.datad(!\Selector31~4_combout ),
	.datae(!\Selector31~0_combout ),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~5 .extended_lut = "off";
defparam \aluout_EX[31]~5 .lut_mask = 64'h0000000000000010;
defparam \aluout_EX[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \aluout_EX[31]~11 (
// Equation(s):
// \aluout_EX[31]~11_combout  = ( op2_ID[1] & ( op2_ID[4] ) ) # ( !op2_ID[1] & ( op2_ID[4] & ( (!op2_ID[0]) # ((!\aluout_EX[31]~6_combout ) # (!\aluout_EX[31]~5_combout )) ) ) ) # ( op2_ID[1] & ( !op2_ID[4] & ( (!\aluout_EX_r[12]~54_combout ) # (op2_ID[0]) ) 
// ) )

	.dataa(!\aluout_EX_r[12]~54_combout ),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX[31]~6_combout ),
	.datad(!\aluout_EX[31]~5_combout ),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[31]~11 .extended_lut = "off";
defparam \aluout_EX[31]~11 .lut_mask = 64'h0000BBBBFFFCFFFF;
defparam \aluout_EX[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N42
cyclonev_lcell_comb \aluout_EX_r[30]~124 (
// Equation(s):
// \aluout_EX_r[30]~124_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~49_combout  & (((\aluout_EX_r[3]~48_combout )) # (\ShiftLeft0~27_combout ))) # (\aluout_EX_r[3]~49_combout  & 
// (((!\aluout_EX_r[3]~48_combout ) # (regval1_ID[27])))) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~49_combout  & (\ShiftLeft0~27_combout  & ((!\aluout_EX_r[3]~48_combout )))) # (\aluout_EX_r[3]~49_combout 
//  & (((!\aluout_EX_r[3]~48_combout ) # (regval1_ID[27])))) ) ) ) # ( \regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~49_combout  & (((\aluout_EX_r[3]~48_combout )) # (\ShiftLeft0~27_combout ))) # 
// (\aluout_EX_r[3]~49_combout  & (((regval1_ID[27] & \aluout_EX_r[3]~48_combout )))) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~49_combout  & (\ShiftLeft0~27_combout  & ((!\aluout_EX_r[3]~48_combout )))) 
// # (\aluout_EX_r[3]~49_combout  & (((regval1_ID[27] & \aluout_EX_r[3]~48_combout )))) ) ) )

	.dataa(!\ShiftLeft0~27_combout ),
	.datab(!\aluout_EX_r[3]~49_combout ),
	.datac(!regval1_ID[27]),
	.datad(!\aluout_EX_r[3]~48_combout ),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~124 .extended_lut = "off";
defparam \aluout_EX_r[30]~124 .lut_mask = 64'h440344CF770377CF;
defparam \aluout_EX_r[30]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \ShiftLeft0~6_combout  & ( regval2_ID[2] & ( (regval2_ID[3]) # (\ShiftLeft0~5_combout ) ) ) ) # ( !\ShiftLeft0~6_combout  & ( regval2_ID[2] & ( (\ShiftLeft0~5_combout  & !regval2_ID[3]) ) ) ) # ( \ShiftLeft0~6_combout  & ( 
// !regval2_ID[2] & ( (!regval2_ID[3] & ((\ShiftLeft0~22_combout ))) # (regval2_ID[3] & (\ShiftLeft0~4_combout )) ) ) ) # ( !\ShiftLeft0~6_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] & ((\ShiftLeft0~22_combout ))) # (regval2_ID[3] & 
// (\ShiftLeft0~4_combout )) ) ) )

	.dataa(!\ShiftLeft0~5_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h03CF03CF44447777;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[30]~125 (
// Equation(s):
// \aluout_EX_r[30]~125_combout  = ( \ShiftLeft0~26_combout  & ( \aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & (\aluout_EX_r[30]~124_combout )) # (\aluout_EX_r[3]~52_combout  & ((\ShiftLeft0~21_combout ))) ) ) ) # ( !\ShiftLeft0~26_combout  
// & ( \aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & (\aluout_EX_r[30]~124_combout )) # (\aluout_EX_r[3]~52_combout  & ((\ShiftLeft0~21_combout ))) ) ) ) # ( \ShiftLeft0~26_combout  & ( !\aluout_EX_r[3]~51_combout  & ( 
// (\ShiftLeft0~37_combout ) # (\aluout_EX_r[3]~52_combout ) ) ) ) # ( !\ShiftLeft0~26_combout  & ( !\aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & \ShiftLeft0~37_combout ) ) ) )

	.dataa(!\aluout_EX_r[30]~124_combout ),
	.datab(!\aluout_EX_r[3]~52_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!\ShiftLeft0~26_combout ),
	.dataf(!\aluout_EX_r[3]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~125 .extended_lut = "off";
defparam \aluout_EX_r[30]~125 .lut_mask = 64'h00CC33FF47474747;
defparam \aluout_EX_r[30]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \aluout_EX_r[30]~126 (
// Equation(s):
// \aluout_EX_r[30]~126_combout  = ( op2_ID[2] & ( op2_ID[5] & ( (!op2_ID[0] & (regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q )) # (op2_ID[0] & ((\regval1_ID[30]~DUPLICATE_q ) # (regval2_ID[30]))) ) ) ) # ( !op2_ID[2] & ( op2_ID[5] & ( (!op2_ID[0] & 
// ((\regval1_ID[30]~DUPLICATE_q ) # (regval2_ID[30]))) # (op2_ID[0] & (regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q )) ) ) ) # ( op2_ID[2] & ( !op2_ID[5] & ( (regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q ) ) ) ) # ( !op2_ID[2] & ( !op2_ID[5] & ( 
// (regval2_ID[30] & \regval1_ID[30]~DUPLICATE_q ) ) ) )

	.dataa(!op2_ID[0]),
	.datab(gnd),
	.datac(!regval2_ID[30]),
	.datad(!\regval1_ID[30]~DUPLICATE_q ),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~126 .extended_lut = "off";
defparam \aluout_EX_r[30]~126 .lut_mask = 64'h000F000F0AAF055F;
defparam \aluout_EX_r[30]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[30]~177 (
// Equation(s):
// \aluout_EX_r[30]~177_combout  = ( \aluout_EX_r[30]~126_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & (\aluout_EX_r[30]~125_combout )) # (\aluout_EX[31]~10_combout  & (((\Add1~81_sumout ) # (\aluout_EX_r[12]~54_combout )))) ) 
// ) ) # ( !\aluout_EX_r[30]~126_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & (\aluout_EX_r[30]~125_combout )) # (\aluout_EX[31]~10_combout  & ((\Add1~81_sumout ))) ) ) ) # ( \aluout_EX_r[30]~126_combout  & ( 
// !\aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & (\aluout_EX_r[30]~125_combout )) # (\aluout_EX[31]~10_combout  & ((\aluout_EX_r[12]~54_combout ))) ) ) ) # ( !\aluout_EX_r[30]~126_combout  & ( !\aluout_EX_r[3]~115_combout  & ( 
// (\aluout_EX_r[30]~125_combout  & !\aluout_EX[31]~10_combout ) ) ) )

	.dataa(!\aluout_EX_r[30]~125_combout ),
	.datab(!\aluout_EX[31]~10_combout ),
	.datac(!\aluout_EX_r[12]~54_combout ),
	.datad(!\Add1~81_sumout ),
	.datae(!\aluout_EX_r[30]~126_combout ),
	.dataf(!\aluout_EX_r[3]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~177 .extended_lut = "off";
defparam \aluout_EX_r[30]~177 .lut_mask = 64'h4444474744774777;
defparam \aluout_EX_r[30]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[30]~127 (
// Equation(s):
// \aluout_EX_r[30]~127_combout  = ( \regval1_ID[30]~DUPLICATE_q  & ( (!\aluout_EX[31]~12_combout ) # ((\aluout_EX_r[3]~62_combout  & (\aluout_EX_r[3]~47_combout  & !regval2_ID[30]))) ) ) # ( !\regval1_ID[30]~DUPLICATE_q  & ( (\aluout_EX_r[3]~62_combout  & 
// (\aluout_EX_r[3]~47_combout  & (regval2_ID[30] & \aluout_EX[31]~12_combout ))) ) )

	.dataa(!\aluout_EX_r[3]~62_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!regval2_ID[30]),
	.datad(!\aluout_EX[31]~12_combout ),
	.datae(gnd),
	.dataf(!\regval1_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~127 .extended_lut = "off";
defparam \aluout_EX_r[30]~127 .lut_mask = 64'h00010001FF10FF10;
defparam \aluout_EX_r[30]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N39
cyclonev_lcell_comb \aluout_EX_r[30]~176 (
// Equation(s):
// \aluout_EX_r[30]~176_combout  = ( \ShiftRight0~34_combout  & ( (\ShiftRight0~7_combout  & \aluout_EX_r[31]~116_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\aluout_EX_r[31]~116_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~176 .extended_lut = "off";
defparam \aluout_EX_r[30]~176 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[30]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[30]~192 (
// Equation(s):
// \aluout_EX_r[30]~192_combout  = ( !\aluout_EX_r[3]~47_combout  & ( ((\aluout_EX_r[31]~118_combout  & (((!\aluout_EX[31]~11_combout  & \aluout_EX_r[30]~177_combout )) # (\aluout_EX_r[30]~176_combout )))) # (\aluout_EX_r[30]~127_combout ) ) ) # ( 
// \aluout_EX_r[3]~47_combout  & ( ((((\Add2~81_sumout  & \aluout_EX_r[31]~118_combout )) # (\aluout_EX_r[30]~127_combout ))) ) )

	.dataa(!\aluout_EX[31]~11_combout ),
	.datab(!\aluout_EX_r[30]~177_combout ),
	.datac(!\Add2~81_sumout ),
	.datad(!\aluout_EX_r[30]~127_combout ),
	.datae(!\aluout_EX_r[3]~47_combout ),
	.dataf(!\aluout_EX_r[31]~118_combout ),
	.datag(!\aluout_EX_r[30]~176_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~192 .extended_lut = "on";
defparam \aluout_EX_r[30]~192 .lut_mask = 64'h00FF00FF2FFF0FFF;
defparam \aluout_EX_r[30]~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \aluout_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[30]~192_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[30] .is_wysiwyg = "true";
defparam \aluout_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N49
dffeas \regval_MEM[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[30]~46_combout ),
	.asdata(aluout_EX[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[30] .is_wysiwyg = "true";
defparam \regval_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \regs[0][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \regval1_ID[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][30]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N3
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( regval2_ID[0] & ( \regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[1] & (\regval1_ID[30]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[29]~DUPLICATE_q  & ( 
// (regval1_ID[27]) # (regval2_ID[1]) ) ) ) # ( regval2_ID[0] & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[1] & (\regval1_ID[30]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[0] & ( 
// !\regval1_ID[29]~DUPLICATE_q  & ( (!regval2_ID[1] & regval1_ID[27]) ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[27]),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h00F035350FFF3535;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N39
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( \ShiftRight0~1_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~0_combout ) # (\regval2_ID[2]~DUPLICATE_q ))) ) ) # ( !\ShiftRight0~1_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & \ShiftRight0~0_combout )) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(gnd),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h0088008844CC44CC;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[27]~167 (
// Equation(s):
// \aluout_EX_r[27]~167_combout  = ( \ShiftLeft0~36_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[3] & (\ShiftLeft0~24_combout )) ) ) ) # ( !\ShiftLeft0~36_combout  & ( \regval2_ID[2]~DUPLICATE_q  & 
// ( (!regval2_ID[3] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[3] & (\ShiftLeft0~24_combout )) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3]) # (\ShiftLeft0~23_combout ) ) ) ) # ( !\ShiftLeft0~36_combout  & ( 
// !\regval2_ID[2]~DUPLICATE_q  & ( (regval2_ID[3] & \ShiftLeft0~23_combout ) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\ShiftLeft0~34_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~167 .extended_lut = "off";
defparam \aluout_EX_r[27]~167 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \aluout_EX_r[27]~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N21
cyclonev_lcell_comb \aluout_EX_r[27]~168 (
// Equation(s):
// \aluout_EX_r[27]~168_combout  = ( \aluout_EX_r[27]~167_combout  & ( (!op2_ID[0] & (((\ShiftRight0~2_combout )))) # (op2_ID[0] & (((!\regval2_ID[4]~DUPLICATE_q )) # (\ShiftLeft0~3_combout ))) ) ) # ( !\aluout_EX_r[27]~167_combout  & ( (!op2_ID[0] & 
// (((\ShiftRight0~2_combout )))) # (op2_ID[0] & (\ShiftLeft0~3_combout  & ((\regval2_ID[4]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!\ShiftRight0~2_combout ),
	.datac(!op2_ID[0]),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[27]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~168 .extended_lut = "off";
defparam \aluout_EX_r[27]~168 .lut_mask = 64'h303530353F353F35;
defparam \aluout_EX_r[27]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[27]~169 (
// Equation(s):
// \aluout_EX_r[27]~169_combout  = ( regval1_ID[27] & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (\Add1~121_sumout )) # (\aluout_EX[20]~3_combout  & ((regval2_ID[27]))) ) ) ) # ( !regval1_ID[27] & ( \aluout_EX_r[3]~74_combout  & ( 
// (!\aluout_EX[20]~3_combout  & \Add1~121_sumout ) ) ) ) # ( regval1_ID[27] & ( !\aluout_EX_r[3]~74_combout  & ( (\aluout_EX_r[27]~168_combout ) # (\aluout_EX[20]~3_combout ) ) ) ) # ( !regval1_ID[27] & ( !\aluout_EX_r[3]~74_combout  & ( 
// (!\aluout_EX[20]~3_combout  & (\aluout_EX_r[27]~168_combout )) # (\aluout_EX[20]~3_combout  & ((regval2_ID[27]))) ) ) )

	.dataa(!\aluout_EX[20]~3_combout ),
	.datab(!\aluout_EX_r[27]~168_combout ),
	.datac(!\Add1~121_sumout ),
	.datad(!regval2_ID[27]),
	.datae(!regval1_ID[27]),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~169 .extended_lut = "off";
defparam \aluout_EX_r[27]~169 .lut_mask = 64'h227777770A0A0A5F;
defparam \aluout_EX_r[27]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[27]~170 (
// Equation(s):
// \aluout_EX_r[27]~170_combout  = ( \Add2~121_sumout  & ( regval1_ID[27] & ( (!\aluout_EX[20]~1_combout ) # ((!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[27]~169_combout ))) # (\aluout_EX[20]~2_combout  & (!regval2_ID[27]))) ) ) ) # ( !\Add2~121_sumout  & ( 
// regval1_ID[27] & ( (!\aluout_EX[20]~1_combout  & (((!\aluout_EX[20]~2_combout )))) # (\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[27]~169_combout ))) # (\aluout_EX[20]~2_combout  & (!regval2_ID[27])))) ) ) ) # ( 
// \Add2~121_sumout  & ( !regval1_ID[27] & ( (!\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout )))) # (\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[27]~169_combout ))) # (\aluout_EX[20]~2_combout  & (regval2_ID[27])))) ) 
// ) ) # ( !\Add2~121_sumout  & ( !regval1_ID[27] & ( (\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout  & ((\aluout_EX_r[27]~169_combout ))) # (\aluout_EX[20]~2_combout  & (regval2_ID[27])))) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!regval2_ID[27]),
	.datac(!\aluout_EX_r[27]~169_combout ),
	.datad(!\aluout_EX[20]~2_combout ),
	.datae(!\Add2~121_sumout ),
	.dataf(!regval1_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~170 .extended_lut = "off";
defparam \aluout_EX_r[27]~170 .lut_mask = 64'h051105BBAF44AFEE;
defparam \aluout_EX_r[27]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N37
dffeas \aluout_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[27]~170_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[27] .is_wysiwyg = "true";
defparam \aluout_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N43
dffeas \regval_MEM[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[27]~52_combout ),
	.asdata(aluout_EX[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27] .is_wysiwyg = "true";
defparam \regval_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N21
cyclonev_lcell_comb \regs[0][27]~feeder (
// Equation(s):
// \regs[0][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][27]~feeder .extended_lut = "off";
defparam \regs[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N22
dffeas \regs[0][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N2
dffeas \regval1_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][27]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27] .is_wysiwyg = "true";
defparam \regval1_ID[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( regval2_ID[0] & ( \regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & ((regval1_ID[29]))) ) ) ) # ( !regval2_ID[0] & ( \regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[28]) ) ) 
// ) # ( regval2_ID[0] & ( !\regval1_ID[26]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & ((regval1_ID[29]))) ) ) ) # ( !regval2_ID[0] & ( !\regval1_ID[26]~DUPLICATE_q  & ( (regval1_ID[28] & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval1_ID[28]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[29]),
	.datae(!regval2_ID[0]),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h0303505FF3F3505F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \ShiftRight0~7_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~13_combout )) # (regval2_ID[3]))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftRight0~8_combout )))) ) ) # ( !\ShiftRight0~7_combout  & ( (!regval2_ID[3] & 
// ((!regval2_ID[2] & (\ShiftRight0~13_combout )) # (regval2_ID[2] & ((\ShiftRight0~8_combout ))))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( regval2_ID[2] & ( (!regval2_ID[3] & \ShiftLeft0~6_combout ) ) ) # ( !regval2_ID[2] & ( (\ShiftLeft0~4_combout  & !regval2_ID[3]) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!regval2_ID[3]),
	.datac(gnd),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h4444444400CC00CC;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[22]~107 (
// Equation(s):
// \aluout_EX_r[22]~107_combout  = ( \ShiftLeft0~27_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~21_combout )) # (regval2_ID[3] & ((\ShiftLeft0~5_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftLeft0~21_combout )) # (regval2_ID[3] & ((\ShiftLeft0~5_combout ))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftLeft0~22_combout ) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !regval2_ID[2] & ( (regval2_ID[3] & 
// \ShiftLeft0~22_combout ) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~107 .extended_lut = "off";
defparam \aluout_EX_r[22]~107 .lut_mask = 64'h0033CCFF47474747;
defparam \aluout_EX_r[22]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N27
cyclonev_lcell_comb \aluout_EX_r[22]~108 (
// Equation(s):
// \aluout_EX_r[22]~108_combout  = ( op2_ID[0] & ( (!\regval2_ID[4]~DUPLICATE_q  & ((\aluout_EX_r[22]~107_combout ))) # (\regval2_ID[4]~DUPLICATE_q  & (\ShiftLeft0~16_combout )) ) ) # ( !op2_ID[0] & ( \ShiftRight0~28_combout  ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\aluout_EX_r[22]~107_combout ),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~108 .extended_lut = "off";
defparam \aluout_EX_r[22]~108 .lut_mask = 64'h555555550F330F33;
defparam \aluout_EX_r[22]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \regval2_ID[22]~DUPLICATE_q  ) + ( regval1_ID[22] ) + ( \Add1~50  ))
// \Add1~70  = CARRY(( \regval2_ID[22]~DUPLICATE_q  ) + ( regval1_ID[22] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!\regval2_ID[22]~DUPLICATE_q ),
	.datac(!regval1_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[22]~109 (
// Equation(s):
// \aluout_EX_r[22]~109_combout  = ( \Add1~69_sumout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout ) # ((\regval2_ID[22]~DUPLICATE_q  & regval1_ID[22])) ) ) ) # ( !\Add1~69_sumout  & ( \aluout_EX_r[3]~74_combout  & ( 
// (\regval2_ID[22]~DUPLICATE_q  & (\aluout_EX[20]~3_combout  & regval1_ID[22])) ) ) ) # ( \Add1~69_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\aluout_EX_r[22]~108_combout )))) # (\aluout_EX[20]~3_combout  & 
// (((regval1_ID[22])) # (\regval2_ID[22]~DUPLICATE_q ))) ) ) ) # ( !\Add1~69_sumout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\aluout_EX_r[22]~108_combout )))) # (\aluout_EX[20]~3_combout  & (((regval1_ID[22])) # 
// (\regval2_ID[22]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[22]~DUPLICATE_q ),
	.datab(!\aluout_EX[20]~3_combout ),
	.datac(!regval1_ID[22]),
	.datad(!\aluout_EX_r[22]~108_combout ),
	.datae(!\Add1~69_sumout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~109 .extended_lut = "off";
defparam \aluout_EX_r[22]~109 .lut_mask = 64'h13DF13DF0101CDCD;
defparam \aluout_EX_r[22]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[22]~110 (
// Equation(s):
// \aluout_EX_r[22]~110_combout  = ( \aluout_EX[20]~2_combout  & ( \regval2_ID[22]~DUPLICATE_q  & ( (!\aluout_EX[20]~1_combout  & (\Add2~69_sumout )) # (\aluout_EX[20]~1_combout  & ((!regval1_ID[22]))) ) ) ) # ( !\aluout_EX[20]~2_combout  & ( 
// \regval2_ID[22]~DUPLICATE_q  & ( (!\aluout_EX[20]~1_combout  & ((regval1_ID[22]))) # (\aluout_EX[20]~1_combout  & (\aluout_EX_r[22]~109_combout )) ) ) ) # ( \aluout_EX[20]~2_combout  & ( !\regval2_ID[22]~DUPLICATE_q  & ( (!\aluout_EX[20]~1_combout  & 
// (\Add2~69_sumout )) # (\aluout_EX[20]~1_combout  & ((regval1_ID[22]))) ) ) ) # ( !\aluout_EX[20]~2_combout  & ( !\regval2_ID[22]~DUPLICATE_q  & ( (!\aluout_EX[20]~1_combout  & ((regval1_ID[22]))) # (\aluout_EX[20]~1_combout  & 
// (\aluout_EX_r[22]~109_combout )) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!\aluout_EX_r[22]~109_combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!regval1_ID[22]),
	.datae(!\aluout_EX[20]~2_combout ),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~110 .extended_lut = "off";
defparam \aluout_EX_r[22]~110 .lut_mask = 64'h11BB0A5F11BB5F0A;
defparam \aluout_EX_r[22]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N55
dffeas \aluout_EX[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~110_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N44
dffeas \regval_MEM[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[22]~28_combout ),
	.asdata(\aluout_EX[22]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[22] .is_wysiwyg = "true";
defparam \regval_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N22
dffeas \regs[0][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N47
dffeas \regval2_ID[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][22]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N9
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \regval2_ID[23]~DUPLICATE_q  ) + ( \regval1_ID[23]~DUPLICATE_q  ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \regval2_ID[23]~DUPLICATE_q  ) + ( \regval1_ID[23]~DUPLICATE_q  ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!\regval2_ID[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \ShiftLeft0~12_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & (\ShiftLeft0~13_combout )) # (regval2_ID[3] & ((\ShiftLeft0~14_combout ))))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3])) ) ) # ( 
// !\ShiftLeft0~12_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & (\ShiftLeft0~13_combout )) # (regval2_ID[3] & ((\ShiftLeft0~14_combout ))))) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~22_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~21_combout )) ) )

	.dataa(!\ShiftRight0~21_combout ),
	.datab(!\regval2_ID[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h1D1D1D1D00000000;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N12
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( regval1_ID[21] & ( regval2_ID[0] & ( (regval2_ID[1]) # (regval1_ID[23]) ) ) ) # ( !regval1_ID[21] & ( regval2_ID[0] & ( (regval1_ID[23] & !regval2_ID[1]) ) ) ) # ( regval1_ID[21] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((regval1_ID[24]))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[21] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[24]))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[24]),
	.datae(!regval1_ID[21]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h05F505F530303F3F;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[24]~99 (
// Equation(s):
// \aluout_EX_r[24]~99_combout  = ( \ShiftLeft0~29_combout  & ( \ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q ) # ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout ))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( 
// \ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (regval2_ID[3])) # (\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) ) ) ) # ( \ShiftLeft0~29_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3])) # (\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftLeft0~31_combout ))) # (regval2_ID[3] & (\ShiftLeft0~32_combout )))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!\ShiftLeft0~31_combout ),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~99 .extended_lut = "off";
defparam \aluout_EX_r[24]~99 .lut_mask = 64'h014589CD2367ABEF;
defparam \aluout_EX_r[24]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N51
cyclonev_lcell_comb \aluout_EX_r[24]~100 (
// Equation(s):
// \aluout_EX_r[24]~100_combout  = ( op2_ID[0] & ( (!\regval2_ID[4]~DUPLICATE_q  & ((\aluout_EX_r[24]~99_combout ))) # (\regval2_ID[4]~DUPLICATE_q  & (\ShiftLeft0~15_combout )) ) ) # ( !op2_ID[0] & ( \ShiftRight0~23_combout  ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!\aluout_EX_r[24]~99_combout ),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~100 .extended_lut = "off";
defparam \aluout_EX_r[24]~100 .lut_mask = 64'h333333330F550F55;
defparam \aluout_EX_r[24]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[24]~101 (
// Equation(s):
// \aluout_EX_r[24]~101_combout  = ( \aluout_EX_r[24]~100_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\Add1~61_sumout )))) # (\aluout_EX[20]~3_combout  & (regval1_ID[24] & (regval2_ID[24]))) ) ) ) # ( 
// !\aluout_EX_r[24]~100_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\Add1~61_sumout )))) # (\aluout_EX[20]~3_combout  & (regval1_ID[24] & (regval2_ID[24]))) ) ) ) # ( \aluout_EX_r[24]~100_combout  & ( 
// !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout ) # ((regval2_ID[24]) # (regval1_ID[24])) ) ) ) # ( !\aluout_EX_r[24]~100_combout  & ( !\aluout_EX_r[3]~74_combout  & ( (\aluout_EX[20]~3_combout  & ((regval2_ID[24]) # (regval1_ID[24]))) ) ) )

	.dataa(!\aluout_EX[20]~3_combout ),
	.datab(!regval1_ID[24]),
	.datac(!regval2_ID[24]),
	.datad(!\Add1~61_sumout ),
	.datae(!\aluout_EX_r[24]~100_combout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~101 .extended_lut = "off";
defparam \aluout_EX_r[24]~101 .lut_mask = 64'h1515BFBF01AB01AB;
defparam \aluout_EX_r[24]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[24]~102 (
// Equation(s):
// \aluout_EX_r[24]~102_combout  = ( \aluout_EX[20]~2_combout  & ( regval2_ID[24] & ( (!\aluout_EX[20]~1_combout  & (\Add2~61_sumout )) # (\aluout_EX[20]~1_combout  & ((!regval1_ID[24]))) ) ) ) # ( !\aluout_EX[20]~2_combout  & ( regval2_ID[24] & ( 
// (!\aluout_EX[20]~1_combout  & ((regval1_ID[24]))) # (\aluout_EX[20]~1_combout  & (\aluout_EX_r[24]~101_combout )) ) ) ) # ( \aluout_EX[20]~2_combout  & ( !regval2_ID[24] & ( (!\aluout_EX[20]~1_combout  & (\Add2~61_sumout )) # (\aluout_EX[20]~1_combout  & 
// ((regval1_ID[24]))) ) ) ) # ( !\aluout_EX[20]~2_combout  & ( !regval2_ID[24] & ( (!\aluout_EX[20]~1_combout  & ((regval1_ID[24]))) # (\aluout_EX[20]~1_combout  & (\aluout_EX_r[24]~101_combout )) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!\aluout_EX_r[24]~101_combout ),
	.datac(!\Add2~61_sumout ),
	.datad(!regval1_ID[24]),
	.datae(!\aluout_EX[20]~2_combout ),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~102 .extended_lut = "off";
defparam \aluout_EX_r[24]~102 .lut_mask = 64'h11BB0A5F11BB5F0A;
defparam \aluout_EX_r[24]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N43
dffeas \aluout_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~102_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24] .is_wysiwyg = "true";
defparam \aluout_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \regval_MEM[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[24]~58_combout ),
	.asdata(aluout_EX[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[24] .is_wysiwyg = "true";
defparam \regval_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N59
dffeas \regs[0][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N41
dffeas \regval2_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][24]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24] .is_wysiwyg = "true";
defparam \regval2_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N3
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~15_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftRight0~14_combout ))) ) ) # ( !\ShiftRight0~15_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & \ShiftRight0~14_combout )) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h020202028A8A8A8A;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~9_combout )) # (regval2_ID[2] & ((\ShiftLeft0~8_combout ))))) # (regval2_ID[3] & (!regval2_ID[2])) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~9_combout )) # (regval2_ID[2] & ((\ShiftLeft0~8_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[25]~95 (
// Equation(s):
// \aluout_EX_r[25]~95_combout  = ( regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~20_combout  ) ) ) # ( !regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~25_combout  ) ) ) # ( regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \ShiftLeft0~19_combout  ) ) ) # ( !regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~28_combout  ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~95 .extended_lut = "off";
defparam \aluout_EX_r[25]~95 .lut_mask = 64'h0F0F00FF33335555;
defparam \aluout_EX_r[25]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N15
cyclonev_lcell_comb \aluout_EX_r[25]~96 (
// Equation(s):
// \aluout_EX_r[25]~96_combout  = ( \aluout_EX_r[25]~95_combout  & ( (!op2_ID[0] & (\ShiftRight0~16_combout )) # (op2_ID[0] & (((!\regval2_ID[4]~DUPLICATE_q ) # (\ShiftLeft0~11_combout )))) ) ) # ( !\aluout_EX_r[25]~95_combout  & ( (!op2_ID[0] & 
// (\ShiftRight0~16_combout )) # (op2_ID[0] & (((\ShiftLeft0~11_combout  & \regval2_ID[4]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftRight0~16_combout ),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!op2_ID[0]),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[25]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~96 .extended_lut = "off";
defparam \aluout_EX_r[25]~96 .lut_mask = 64'h505350535F535F53;
defparam \aluout_EX_r[25]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[25]~97 (
// Equation(s):
// \aluout_EX_r[25]~97_combout  = ( \aluout_EX_r[25]~96_combout  & ( regval1_ID[25] & ( (!\aluout_EX_r[3]~74_combout ) # ((!\aluout_EX[20]~3_combout  & (\Add1~57_sumout )) # (\aluout_EX[20]~3_combout  & ((regval2_ID[25])))) ) ) ) # ( 
// !\aluout_EX_r[25]~96_combout  & ( regval1_ID[25] & ( (!\aluout_EX_r[3]~74_combout  & (((\aluout_EX[20]~3_combout )))) # (\aluout_EX_r[3]~74_combout  & ((!\aluout_EX[20]~3_combout  & (\Add1~57_sumout )) # (\aluout_EX[20]~3_combout  & ((regval2_ID[25]))))) 
// ) ) ) # ( \aluout_EX_r[25]~96_combout  & ( !regval1_ID[25] & ( (!\aluout_EX_r[3]~74_combout  & (((!\aluout_EX[20]~3_combout ) # (regval2_ID[25])))) # (\aluout_EX_r[3]~74_combout  & (\Add1~57_sumout  & ((!\aluout_EX[20]~3_combout )))) ) ) ) # ( 
// !\aluout_EX_r[25]~96_combout  & ( !regval1_ID[25] & ( (!\aluout_EX_r[3]~74_combout  & (((regval2_ID[25] & \aluout_EX[20]~3_combout )))) # (\aluout_EX_r[3]~74_combout  & (\Add1~57_sumout  & ((!\aluout_EX[20]~3_combout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~74_combout ),
	.datab(!\Add1~57_sumout ),
	.datac(!regval2_ID[25]),
	.datad(!\aluout_EX[20]~3_combout ),
	.datae(!\aluout_EX_r[25]~96_combout ),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~97 .extended_lut = "off";
defparam \aluout_EX_r[25]~97 .lut_mask = 64'h110ABB0A11AFBBAF;
defparam \aluout_EX_r[25]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[25]~98 (
// Equation(s):
// \aluout_EX_r[25]~98_combout  = ( \Add2~57_sumout  & ( \aluout_EX_r[25]~97_combout  & ( (!\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout )) # (regval1_ID[25]))) # (\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout ) # (!regval1_ID[25] $ 
// (!regval2_ID[25])))) ) ) ) # ( !\Add2~57_sumout  & ( \aluout_EX_r[25]~97_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[25] & ((!\aluout_EX[20]~2_combout )))) # (\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout ) # (!regval1_ID[25] $ 
// (!regval2_ID[25])))) ) ) ) # ( \Add2~57_sumout  & ( !\aluout_EX_r[25]~97_combout  & ( (!\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout )) # (regval1_ID[25]))) # (\aluout_EX[20]~1_combout  & (\aluout_EX[20]~2_combout  & (!regval1_ID[25] $ 
// (!regval2_ID[25])))) ) ) ) # ( !\Add2~57_sumout  & ( !\aluout_EX_r[25]~97_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[25] & ((!\aluout_EX[20]~2_combout )))) # (\aluout_EX[20]~1_combout  & (\aluout_EX[20]~2_combout  & (!regval1_ID[25] $ 
// (!regval2_ID[25])))) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval2_ID[25]),
	.datac(!\aluout_EX[20]~1_combout ),
	.datad(!\aluout_EX[20]~2_combout ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\aluout_EX_r[25]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~98 .extended_lut = "off";
defparam \aluout_EX_r[25]~98 .lut_mask = 64'h500650F65F065FF6;
defparam \aluout_EX_r[25]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \aluout_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~98_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25] .is_wysiwyg = "true";
defparam \aluout_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N55
dffeas \regval_MEM[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[25]~56_combout ),
	.asdata(aluout_EX[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[25] .is_wysiwyg = "true";
defparam \regval_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \regs[0][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N34
dffeas \regval1_ID[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][25]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N6
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( regval2_ID[1] & ( regval2_ID[0] & ( \regval1_ID[25]~DUPLICATE_q  ) ) ) # ( !regval2_ID[1] & ( regval2_ID[0] & ( regval1_ID[23] ) ) ) # ( regval2_ID[1] & ( !regval2_ID[0] & ( regval1_ID[24] ) ) ) # ( !regval2_ID[1] & ( 
// !regval2_ID[0] & ( \regval1_ID[22]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_ID[25]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!regval1_ID[24]),
	.datae(!regval2_ID[1]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( regval1_ID[21] & ( regval2_ID[0] & ( (regval1_ID[19]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[21] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[19]) ) ) ) # ( regval1_ID[21] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((regval1_ID[18]))) # (regval2_ID[1] & (regval1_ID[20])) ) ) ) # ( !regval1_ID[21] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[18]))) # (regval2_ID[1] & (regval1_ID[20])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[20]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[19]),
	.datae(!regval1_ID[21]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~11_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~13_combout )) # (regval2_ID[3] & ((\ShiftRight0~7_combout ))) ) ) ) # ( !\ShiftRight0~11_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftRight0~13_combout )) # (regval2_ID[3] & ((\ShiftRight0~7_combout ))) ) ) ) # ( \ShiftRight0~11_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftRight0~8_combout ) ) ) ) # ( !\ShiftRight0~11_combout  & ( !regval2_ID[2] & ( (regval2_ID[3] & 
// \ShiftRight0~8_combout ) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h0033CCFF47474747;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[18]~79 (
// Equation(s):
// \aluout_EX_r[18]~79_combout  = ( \ShiftLeft0~4_combout  & ( regval2_ID[2] & ( (\ShiftLeft0~22_combout ) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~4_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & \ShiftLeft0~22_combout ) ) ) ) # ( \ShiftLeft0~4_combout  & 
// ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~21_combout )) # (regval2_ID[3] & ((\ShiftLeft0~5_combout ))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~21_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~5_combout ))) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~79 .extended_lut = "off";
defparam \aluout_EX_r[18]~79 .lut_mask = 64'h4747474700CC33FF;
defparam \aluout_EX_r[18]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[18]~80 (
// Equation(s):
// \aluout_EX_r[18]~80_combout  = ( op2_ID[0] & ( \aluout_EX_r[18]~79_combout  & ( (!\regval2_ID[4]~DUPLICATE_q ) # ((\ShiftRight0~34_combout  & \ShiftLeft0~6_combout )) ) ) ) # ( !op2_ID[0] & ( \aluout_EX_r[18]~79_combout  & ( \ShiftRight0~37_combout  ) ) ) 
// # ( op2_ID[0] & ( !\aluout_EX_r[18]~79_combout  & ( (\ShiftRight0~34_combout  & (\ShiftLeft0~6_combout  & \regval2_ID[4]~DUPLICATE_q )) ) ) ) # ( !op2_ID[0] & ( !\aluout_EX_r[18]~79_combout  & ( \ShiftRight0~37_combout  ) ) )

	.dataa(!\ShiftRight0~34_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\regval2_ID[4]~DUPLICATE_q ),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX_r[18]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~80 .extended_lut = "off";
defparam \aluout_EX_r[18]~80 .lut_mask = 64'h00FF010100FFF1F1;
defparam \aluout_EX_r[18]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[18]~81 (
// Equation(s):
// \aluout_EX_r[18]~81_combout  = ( regval1_ID[18] & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & ((\Add1~41_sumout ))) # (\aluout_EX[20]~3_combout  & (regval2_ID[18])) ) ) ) # ( !regval1_ID[18] & ( \aluout_EX_r[3]~74_combout  & ( 
// (!\aluout_EX[20]~3_combout  & \Add1~41_sumout ) ) ) ) # ( regval1_ID[18] & ( !\aluout_EX_r[3]~74_combout  & ( (\aluout_EX[20]~3_combout ) # (\aluout_EX_r[18]~80_combout ) ) ) ) # ( !regval1_ID[18] & ( !\aluout_EX_r[3]~74_combout  & ( 
// (!\aluout_EX[20]~3_combout  & (\aluout_EX_r[18]~80_combout )) # (\aluout_EX[20]~3_combout  & ((regval2_ID[18]))) ) ) )

	.dataa(!\aluout_EX_r[18]~80_combout ),
	.datab(!regval2_ID[18]),
	.datac(!\aluout_EX[20]~3_combout ),
	.datad(!\Add1~41_sumout ),
	.datae(!regval1_ID[18]),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~81 .extended_lut = "off";
defparam \aluout_EX_r[18]~81 .lut_mask = 64'h53535F5F00F003F3;
defparam \aluout_EX_r[18]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[18]~82 (
// Equation(s):
// \aluout_EX_r[18]~82_combout  = ( \Add2~41_sumout  & ( \aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout ) # (!regval2_ID[18] $ (!regval1_ID[18])) ) ) ) # ( !\Add2~41_sumout  & ( \aluout_EX[20]~2_combout  & ( (\aluout_EX[20]~1_combout  & 
// (!regval2_ID[18] $ (!regval1_ID[18]))) ) ) ) # ( \Add2~41_sumout  & ( !\aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[18])) # (\aluout_EX[20]~1_combout  & ((\aluout_EX_r[18]~81_combout ))) ) ) ) # ( !\Add2~41_sumout  & ( 
// !\aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[18])) # (\aluout_EX[20]~1_combout  & ((\aluout_EX_r[18]~81_combout ))) ) ) )

	.dataa(!regval2_ID[18]),
	.datab(!regval1_ID[18]),
	.datac(!\aluout_EX[20]~1_combout ),
	.datad(!\aluout_EX_r[18]~81_combout ),
	.datae(!\Add2~41_sumout ),
	.dataf(!\aluout_EX[20]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~82 .extended_lut = "off";
defparam \aluout_EX_r[18]~82 .lut_mask = 64'h303F303F0606F6F6;
defparam \aluout_EX_r[18]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \aluout_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~82_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18] .is_wysiwyg = "true";
defparam \aluout_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N49
dffeas \regval_MEM[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[18]~42_combout ),
	.asdata(aluout_EX[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18] .is_wysiwyg = "true";
defparam \regval_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N51
cyclonev_lcell_comb \regs[0][18]~feeder (
// Equation(s):
// \regs[0][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][18]~feeder .extended_lut = "off";
defparam \regs[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N52
dffeas \regs[0][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \regval2_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][18]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[18] .is_wysiwyg = "true";
defparam \regval2_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( regval1_ID[25] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & (regval1_ID[24])) # (regval2_ID[1] & ((\regval1_ID[26]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( regval1_ID[25] & ( 
// (!regval2_ID[1] & (regval2_ID[0] & (regval1_ID[24]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((\regval1_ID[26]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !regval1_ID[25] & ( (!regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[24])))) # 
// (regval2_ID[1] & (regval2_ID[0] & ((\regval1_ID[26]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !regval1_ID[25] & ( (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[24])) # (regval2_ID[1] & ((\regval1_ID[26]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[24]),
	.datad(!\regval1_ID[26]~DUPLICATE_q ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N18
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( regval1_ID[19] & ( regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[20]))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[19] & ( regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[20]))) # 
// (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )) ) ) ) # ( regval1_ID[19] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[21]) ) ) ) # ( !regval1_ID[19] & ( !regval2_ID[0] & ( (regval2_ID[1] & regval1_ID[21]) ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[20]),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[19]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~0_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & ((\ShiftRight0~6_combout ))) # (regval2_ID[3] & (\ShiftRight0~1_combout )) ) ) ) # ( !\ShiftRight0~0_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( 
// (!regval2_ID[3] & ((\ShiftRight0~6_combout ))) # (regval2_ID[3] & (\ShiftRight0~1_combout )) ) ) ) # ( \ShiftRight0~0_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (\ShiftRight0~4_combout ) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~0_combout  & ( 
// !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & \ShiftRight0~4_combout ) ) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[19]~83 (
// Equation(s):
// \aluout_EX_r[19]~83_combout  = ( regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~1_combout  ) ) ) # ( !regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~24_combout  ) ) ) # ( regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \ShiftLeft0~2_combout  ) ) ) # ( !regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~23_combout  ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~83 .extended_lut = "off";
defparam \aluout_EX_r[19]~83 .lut_mask = 64'h00FF555533330F0F;
defparam \aluout_EX_r[19]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[19]~84 (
// Equation(s):
// \aluout_EX_r[19]~84_combout  = ( \ShiftRight0~34_combout  & ( \regval2_ID[4]~DUPLICATE_q  & ( (!op2_ID[0] & (\ShiftRight0~35_combout )) # (op2_ID[0] & ((\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftRight0~34_combout  & ( \regval2_ID[4]~DUPLICATE_q  & ( 
// (\ShiftRight0~35_combout  & !op2_ID[0]) ) ) ) # ( \ShiftRight0~34_combout  & ( !\regval2_ID[4]~DUPLICATE_q  & ( (!op2_ID[0] & (\ShiftRight0~35_combout )) # (op2_ID[0] & ((\aluout_EX_r[19]~83_combout ))) ) ) ) # ( !\ShiftRight0~34_combout  & ( 
// !\regval2_ID[4]~DUPLICATE_q  & ( (!op2_ID[0] & (\ShiftRight0~35_combout )) # (op2_ID[0] & ((\aluout_EX_r[19]~83_combout ))) ) ) )

	.dataa(!\ShiftRight0~35_combout ),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\aluout_EX_r[19]~83_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\regval2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~84 .extended_lut = "off";
defparam \aluout_EX_r[19]~84 .lut_mask = 64'h4477447744444747;
defparam \aluout_EX_r[19]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[19]~85 (
// Equation(s):
// \aluout_EX_r[19]~85_combout  = ( regval2_ID[19] & ( \aluout_EX_r[19]~84_combout  & ( (!\aluout_EX_r[3]~74_combout ) # ((!\aluout_EX[20]~3_combout  & (\Add1~45_sumout )) # (\aluout_EX[20]~3_combout  & ((regval1_ID[19])))) ) ) ) # ( !regval2_ID[19] & ( 
// \aluout_EX_r[19]~84_combout  & ( (!\aluout_EX[20]~3_combout  & (((!\aluout_EX_r[3]~74_combout )) # (\Add1~45_sumout ))) # (\aluout_EX[20]~3_combout  & (((regval1_ID[19] & !\aluout_EX_r[3]~74_combout )))) ) ) ) # ( regval2_ID[19] & ( 
// !\aluout_EX_r[19]~84_combout  & ( (!\aluout_EX[20]~3_combout  & (\Add1~45_sumout  & ((\aluout_EX_r[3]~74_combout )))) # (\aluout_EX[20]~3_combout  & (((!\aluout_EX_r[3]~74_combout ) # (regval1_ID[19])))) ) ) ) # ( !regval2_ID[19] & ( 
// !\aluout_EX_r[19]~84_combout  & ( (!\aluout_EX[20]~3_combout  & (\Add1~45_sumout  & ((\aluout_EX_r[3]~74_combout )))) # (\aluout_EX[20]~3_combout  & (((regval1_ID[19] & !\aluout_EX_r[3]~74_combout )))) ) ) )

	.dataa(!\aluout_EX[20]~3_combout ),
	.datab(!\Add1~45_sumout ),
	.datac(!regval1_ID[19]),
	.datad(!\aluout_EX_r[3]~74_combout ),
	.datae(!regval2_ID[19]),
	.dataf(!\aluout_EX_r[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~85 .extended_lut = "off";
defparam \aluout_EX_r[19]~85 .lut_mask = 64'h05225527AF22FF27;
defparam \aluout_EX_r[19]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[19]~86 (
// Equation(s):
// \aluout_EX_r[19]~86_combout  = ( regval1_ID[19] & ( regval2_ID[19] & ( (!\aluout_EX[20]~1_combout  & (((!\aluout_EX[20]~2_combout ) # (\Add2~45_sumout )))) # (\aluout_EX[20]~1_combout  & (\aluout_EX_r[19]~85_combout  & (!\aluout_EX[20]~2_combout ))) ) ) ) 
// # ( !regval1_ID[19] & ( regval2_ID[19] & ( (!\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout  & \Add2~45_sumout )))) # (\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout )) # (\aluout_EX_r[19]~85_combout ))) ) ) ) # ( regval1_ID[19] & ( 
// !regval2_ID[19] & ( (!\aluout_EX[20]~1_combout  & (((!\aluout_EX[20]~2_combout ) # (\Add2~45_sumout )))) # (\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout )) # (\aluout_EX_r[19]~85_combout ))) ) ) ) # ( !regval1_ID[19] & ( !regval2_ID[19] & ( 
// (!\aluout_EX[20]~1_combout  & (((\aluout_EX[20]~2_combout  & \Add2~45_sumout )))) # (\aluout_EX[20]~1_combout  & (\aluout_EX_r[19]~85_combout  & (!\aluout_EX[20]~2_combout ))) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!\aluout_EX_r[19]~85_combout ),
	.datac(!\aluout_EX[20]~2_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(!regval1_ID[19]),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~86 .extended_lut = "off";
defparam \aluout_EX_r[19]~86 .lut_mask = 64'h101AB5BF151FB0BA;
defparam \aluout_EX_r[19]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \aluout_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19] .is_wysiwyg = "true";
defparam \aluout_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \regval_MEM[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[19]~32_combout ),
	.asdata(aluout_EX[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19] .is_wysiwyg = "true";
defparam \regval_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N40
dffeas \regs[0][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N52
dffeas \regval1_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][19]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19] .is_wysiwyg = "true";
defparam \regval1_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( regval1_ID[17] & ( regval1_ID[18] & ( (!regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[16]))) # (regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[19])))) ) ) ) # ( !regval1_ID[17] & ( regval1_ID[18] & ( (!regval2_ID[1] & 
// (regval1_ID[16] & ((!regval2_ID[0])))) # (regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[19])))) ) ) ) # ( regval1_ID[17] & ( !regval1_ID[18] & ( (!regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[16]))) # (regval2_ID[1] & (((regval1_ID[19] & 
// regval2_ID[0])))) ) ) ) # ( !regval1_ID[17] & ( !regval1_ID[18] & ( (!regval2_ID[1] & (regval1_ID[16] & ((!regval2_ID[0])))) # (regval2_ID[1] & (((regval1_ID[19] & regval2_ID[0])))) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~22_combout  & ( regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~21_combout ) ) ) ) # ( !\ShiftRight0~22_combout  & ( regval2_ID[3] & ( (\ShiftRight0~21_combout  & \regval2_ID[2]~DUPLICATE_q ) ) ) 
// ) # ( \ShiftRight0~22_combout  & ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~25_combout )) # (\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~27_combout ))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !regval2_ID[3] & ( 
// (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~25_combout )) # (\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~27_combout ))) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h55335533000FFF0F;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[16]~112 (
// Equation(s):
// \aluout_EX_r[16]~112_combout  = ( \regval2_ID[4]~DUPLICATE_q  & ( \ShiftRight0~34_combout  & ( (!op2_ID[0] & ((\ShiftRight0~40_combout ))) # (op2_ID[0] & (\ShiftLeft0~14_combout )) ) ) ) # ( !\regval2_ID[4]~DUPLICATE_q  & ( \ShiftRight0~34_combout  & ( 
// (!op2_ID[0] & ((\ShiftRight0~40_combout ))) # (op2_ID[0] & (\aluout_EX_r[16]~111_combout )) ) ) ) # ( \regval2_ID[4]~DUPLICATE_q  & ( !\ShiftRight0~34_combout  & ( (!op2_ID[0] & \ShiftRight0~40_combout ) ) ) ) # ( !\regval2_ID[4]~DUPLICATE_q  & ( 
// !\ShiftRight0~34_combout  & ( (!op2_ID[0] & ((\ShiftRight0~40_combout ))) # (op2_ID[0] & (\aluout_EX_r[16]~111_combout )) ) ) )

	.dataa(!\ShiftLeft0~14_combout ),
	.datab(!\aluout_EX_r[16]~111_combout ),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~40_combout ),
	.datae(!\regval2_ID[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~112 .extended_lut = "off";
defparam \aluout_EX_r[16]~112 .lut_mask = 64'h03F300F003F305F5;
defparam \aluout_EX_r[16]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[16]~113 (
// Equation(s):
// \aluout_EX_r[16]~113_combout  = ( \aluout_EX_r[16]~112_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\Add1~73_sumout )))) # (\aluout_EX[20]~3_combout  & (regval2_ID[16] & (regval1_ID[16]))) ) ) ) # ( 
// !\aluout_EX_r[16]~112_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX[20]~3_combout  & (((\Add1~73_sumout )))) # (\aluout_EX[20]~3_combout  & (regval2_ID[16] & (regval1_ID[16]))) ) ) ) # ( \aluout_EX_r[16]~112_combout  & ( 
// !\aluout_EX_r[3]~74_combout  & ( ((!\aluout_EX[20]~3_combout ) # (regval1_ID[16])) # (regval2_ID[16]) ) ) ) # ( !\aluout_EX_r[16]~112_combout  & ( !\aluout_EX_r[3]~74_combout  & ( (\aluout_EX[20]~3_combout  & ((regval1_ID[16]) # (regval2_ID[16]))) ) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval1_ID[16]),
	.datac(!\aluout_EX[20]~3_combout ),
	.datad(!\Add1~73_sumout ),
	.datae(!\aluout_EX_r[16]~112_combout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~113 .extended_lut = "off";
defparam \aluout_EX_r[16]~113 .lut_mask = 64'h0707F7F701F101F1;
defparam \aluout_EX_r[16]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[16]~114 (
// Equation(s):
// \aluout_EX_r[16]~114_combout  = ( regval2_ID[16] & ( \aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout  & ((\Add2~73_sumout ))) # (\aluout_EX[20]~1_combout  & (!regval1_ID[16])) ) ) ) # ( !regval2_ID[16] & ( \aluout_EX[20]~2_combout  & ( 
// (!\aluout_EX[20]~1_combout  & ((\Add2~73_sumout ))) # (\aluout_EX[20]~1_combout  & (regval1_ID[16])) ) ) ) # ( regval2_ID[16] & ( !\aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[16])) # (\aluout_EX[20]~1_combout  & 
// ((\aluout_EX_r[16]~113_combout ))) ) ) ) # ( !regval2_ID[16] & ( !\aluout_EX[20]~2_combout  & ( (!\aluout_EX[20]~1_combout  & (regval1_ID[16])) # (\aluout_EX[20]~1_combout  & ((\aluout_EX_r[16]~113_combout ))) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!regval1_ID[16]),
	.datac(!\aluout_EX_r[16]~113_combout ),
	.datad(!\Add2~73_sumout ),
	.datae(!regval2_ID[16]),
	.dataf(!\aluout_EX[20]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~114 .extended_lut = "off";
defparam \aluout_EX_r[16]~114 .lut_mask = 64'h2727272711BB44EE;
defparam \aluout_EX_r[16]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N26
dffeas \aluout_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~114_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16] .is_wysiwyg = "true";
defparam \aluout_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \regval_MEM[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[16]~14_combout ),
	.asdata(aluout_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[16] .is_wysiwyg = "true";
defparam \regval_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N27
cyclonev_lcell_comb \regs[0][16]~feeder (
// Equation(s):
// \regs[0][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][16]~feeder .extended_lut = "off";
defparam \regs[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N28
dffeas \regs[0][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N26
dffeas \regval1_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][16]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16] .is_wysiwyg = "true";
defparam \regval1_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((regval1_ID[14])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] 
// & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((regval1_ID[14]))))) # (regval2_ID[1] & (((!regval2_ID[0])))) ) ) ) # ( regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] 
// & ((regval1_ID[14]))))) # (regval2_ID[1] & (((regval2_ID[0])))) ) ) ) # ( !regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((regval1_ID[14]))))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval1_ID[14]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[16]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h5030503F5F305F3F;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( regval1_ID[3] & ( regval1_ID[1] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & (regval1_ID[4]))) ) ) ) # ( !regval1_ID[3] & ( regval1_ID[1] & ( (!regval2_ID[0] & (((!regval2_ID[1])))) # 
// (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & (regval1_ID[4])))) ) ) ) # ( regval1_ID[3] & ( !regval1_ID[1] & ( (!regval2_ID[0] & (((regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & 
// (regval1_ID[4])))) ) ) ) # ( !regval1_ID[3] & ( !regval1_ID[1] & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & (regval1_ID[4])))) ) ) )

	.dataa(!regval1_ID[4]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[2]),
	.datae(!regval1_ID[3]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( regval2_ID[2] & ( \ShiftRight0~41_combout  & ( (!regval2_ID[3] & (\ShiftRight0~31_combout )) # (regval2_ID[3] & ((\ShiftRight0~19_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~41_combout  & ( (!regval2_ID[3]) # 
// (\ShiftRight0~17_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~41_combout  & ( (!regval2_ID[3] & (\ShiftRight0~31_combout )) # (regval2_ID[3] & ((\ShiftRight0~19_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~41_combout  & ( 
// (\ShiftRight0~17_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~19_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h0505303FF5F5303F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( op2_ID[0] & ( \ShiftLeft0~10_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & \ShiftRight0~34_combout ) ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~10_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & (\ShiftRight0~42_combout )) # 
// (\regval2_ID[4]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~10_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & (\ShiftRight0~42_combout )) # (\regval2_ID[4]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))) ) ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h2277000022770A0A;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( regval2_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add1~114  = CARRY(( regval2_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N3
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF00000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N33
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( regval1_ID[1] & ( (!op2_ID[2] & (\Add1~109_sumout  & (!op2_ID[0]))) # (op2_ID[2] & (((regval2_ID[1]) # (op2_ID[0])))) ) ) # ( !regval1_ID[1] & ( (!op2_ID[2] & (\Add1~109_sumout  & (!op2_ID[0]))) # (op2_ID[2] & (((op2_ID[0] & 
// regval2_ID[1])))) ) )

	.dataa(!\Add1~109_sumout ),
	.datab(!op2_ID[2]),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h4043404343734373;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Selector31~1_combout  & ( (\Selector31~3_combout  & (\Selector31~2_combout  & (\Selector31~4_combout  & \Selector31~0_combout ))) ) )

	.dataa(!\Selector31~3_combout ),
	.datab(!\Selector31~2_combout ),
	.datac(!\Selector31~4_combout ),
	.datad(!\Selector31~0_combout ),
	.datae(gnd),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0000000000010001;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (!op2_ID[2] & (\Selector31~5_combout  & op2_ID[4]))

	.dataa(gnd),
	.datab(!op2_ID[2]),
	.datac(!\Selector31~5_combout ),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h000C000C000C000C;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( op2_ID[4] & ( !op2_ID[1] & ( (\Selector30~0_combout  & (!op2_ID[3] & \Selector30~1_combout )) ) ) ) # ( !op2_ID[4] & ( !op2_ID[1] & ( (!op2_ID[3] & (((\Selector30~0_combout  & \Selector30~1_combout )) # (\Selector30~2_combout 
// ))) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!op2_ID[3]),
	.datac(!\Selector30~2_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(!op2_ID[4]),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h0C4C004400000000;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( op2_ID[3] & ( regval1_ID[1] & ( (\Add2~109_sumout  & (!op2_ID[1] & !op2_ID[2])) ) ) ) # ( !op2_ID[3] & ( regval1_ID[1] & ( (!regval2_ID[1] & (op2_ID[1] & op2_ID[2])) ) ) ) # ( op2_ID[3] & ( !regval1_ID[1] & ( (\Add2~109_sumout  
// & (!op2_ID[1] & !op2_ID[2])) ) ) ) # ( !op2_ID[3] & ( !regval1_ID[1] & ( (regval2_ID[1] & (op2_ID[1] & op2_ID[2])) ) ) )

	.dataa(!\Add2~109_sumout ),
	.datab(!regval2_ID[1]),
	.datac(!op2_ID[1]),
	.datad(!op2_ID[2]),
	.datae(!op2_ID[3]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h00035000000C5000;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[1]~158 (
// Equation(s):
// \aluout_EX_r[1]~158_combout  = ( \Selector30~4_combout  & ( \aluout_EX_r[3]~74_combout  & ( ((\aluout_EX_r[0]~156_combout  & op2_ID[5])) # (\aluout_EX_r[1]~157_combout ) ) ) ) # ( !\Selector30~4_combout  & ( \aluout_EX_r[3]~74_combout  & ( 
// ((\aluout_EX_r[0]~156_combout  & (\Selector30~3_combout  & op2_ID[5]))) # (\aluout_EX_r[1]~157_combout ) ) ) ) # ( \Selector30~4_combout  & ( !\aluout_EX_r[3]~74_combout  & ( ((\aluout_EX_r[0]~156_combout  & (\Selector30~3_combout  & op2_ID[5]))) # 
// (\aluout_EX_r[1]~157_combout ) ) ) ) # ( !\Selector30~4_combout  & ( !\aluout_EX_r[3]~74_combout  & ( ((\aluout_EX_r[0]~156_combout  & (\Selector30~3_combout  & op2_ID[5]))) # (\aluout_EX_r[1]~157_combout ) ) ) )

	.dataa(!\aluout_EX_r[0]~156_combout ),
	.datab(!\aluout_EX_r[1]~157_combout ),
	.datac(!\Selector30~3_combout ),
	.datad(!op2_ID[5]),
	.datae(!\Selector30~4_combout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~158 .extended_lut = "off";
defparam \aluout_EX_r[1]~158 .lut_mask = 64'h3337333733373377;
defparam \aluout_EX_r[1]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \aluout_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[1]~158_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[1] .is_wysiwyg = "true";
defparam \aluout_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \regval_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[1]~2_combout ),
	.asdata(aluout_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1] .is_wysiwyg = "true";
defparam \regval_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \regs[0][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \regval1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][1]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1] .is_wysiwyg = "true";
defparam \regval1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \regval2_ID[2]~DUPLICATE_q  ) + ( regval1_ID[2] ) + ( \Add1~110  ))
// \Add1~34  = CARRY(( \regval2_ID[2]~DUPLICATE_q  ) + ( regval1_ID[2] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( regval2_ID[3] ) + ( regval1_ID[3] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( regval2_ID[3] ) + ( regval1_ID[3] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \regval2_ID[4]~DUPLICATE_q  ) + ( \regval1_ID[4]~DUPLICATE_q  ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \regval2_ID[4]~DUPLICATE_q  ) + ( \regval1_ID[4]~DUPLICATE_q  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( regval1_ID[5] ) + ( regval2_ID[5] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( regval1_ID[5] ) + ( regval2_ID[5] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[5]),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( regval1_ID[6] ) + ( regval2_ID[6] ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( regval1_ID[6] ) + ( regval2_ID[6] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regval2_ID[7]~DUPLICATE_q  ) + ( \regval1_ID[7]~DUPLICATE_q  ) + ( \Add1~18  ))
// \Add1~126  = CARRY(( \regval2_ID[7]~DUPLICATE_q  ) + ( \regval1_ID[7]~DUPLICATE_q  ) + ( \Add1~18  ))

	.dataa(!\regval1_ID[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_ID[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~126  ))
// \Add1~14  = CARRY(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(!regval2_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N27
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval2_ID[9] ) + ( regval1_ID[9] ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( regval2_ID[9] ) + ( regval1_ID[9] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!regval2_ID[9]),
	.datac(!regval1_ID[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval2_ID[10] ) + ( regval1_ID[10] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( regval2_ID[10] ) + ( regval1_ID[10] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[10]),
	.datad(!regval2_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N33
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( regval2_ID[11] ) + ( regval1_ID[11] ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( regval2_ID[11] ) + ( regval1_ID[11] ) + ( \Add1~6  ))

	.dataa(!regval1_ID[11]),
	.datab(!regval2_ID[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA00003333;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( regval2_ID[12] ) + ( regval1_ID[12] ) + ( \Add1~2  ))
// \Add1~106  = CARRY(( regval2_ID[12] ) + ( regval1_ID[12] ) + ( \Add1~2  ))

	.dataa(!regval2_ID[12]),
	.datab(gnd),
	.datac(!regval1_ID[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \regval2_ID[13]~DUPLICATE_q  ) + ( regval1_ID[13] ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( \regval2_ID[13]~DUPLICATE_q  ) + ( regval1_ID[13] ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[13]),
	.datad(!\regval2_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \aluout_EX_r[12]~8 (
// Equation(s):
// \aluout_EX_r[12]~8_combout  = ( !op2_ID[4] & ( (op2_ID[2] & op2_ID[5]) ) )

	.dataa(!op2_ID[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[5]),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~8 .extended_lut = "off";
defparam \aluout_EX_r[12]~8 .lut_mask = 64'h0055005500000000;
defparam \aluout_EX_r[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \regval1_ID[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][14]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \regval2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][4]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4] .is_wysiwyg = "true";
defparam \regval2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[12]~9 (
// Equation(s):
// \aluout_EX_r[12]~9_combout  = ( op2_ID[2] & ( op2_ID[5] & ( (!op2_ID[4] & ((op2_ID[0]) # (regval2_ID[4]))) ) ) ) # ( !op2_ID[2] & ( op2_ID[5] & ( (!op2_ID[4] & (((regval2_ID[4] & !op2_ID[0])))) # (op2_ID[4] & (\Selector31~5_combout  & (!regval2_ID[4] $ 
// (!op2_ID[0])))) ) ) )

	.dataa(!\Selector31~5_combout ),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[4]),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~9 .extended_lut = "off";
defparam \aluout_EX_r[12]~9 .lut_mask = 64'h0000000030143F00;
defparam \aluout_EX_r[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( regval1_ID[16] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (((\regval1_ID[14]~DUPLICATE_q ) # (regval2_ID[1])))) # (regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[17]))) ) ) ) # ( !regval1_ID[16] & ( 
// \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (((!regval2_ID[1] & \regval1_ID[14]~DUPLICATE_q )))) # (regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[17]))) ) ) ) # ( regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & 
// (((\regval1_ID[14]~DUPLICATE_q ) # (regval2_ID[1])))) # (regval2_ID[0] & (regval1_ID[17] & (regval2_ID[1]))) ) ) ) # ( !regval1_ID[16] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (((!regval2_ID[1] & \regval1_ID[14]~DUPLICATE_q )))) # 
// (regval2_ID[0] & (regval1_ID[17] & (regval2_ID[1]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[14]~DUPLICATE_q ),
	.datae(!regval1_ID[16]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[14]~141 (
// Equation(s):
// \aluout_EX_r[14]~141_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~8_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~13_combout )))) # (regval2_ID[2] & (((\ShiftRight0~11_combout )) # (regval2_ID[3]))) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( \ShiftRight0~8_combout  & ( (!regval2_ID[2] & (regval2_ID[3] & (\ShiftRight0~13_combout ))) # (regval2_ID[2] & (((\ShiftRight0~11_combout )) # (regval2_ID[3]))) ) ) ) # ( \ShiftRight0~12_combout  & ( !\ShiftRight0~8_combout  
// & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~13_combout )))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftRight0~11_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~8_combout  & ( (!regval2_ID[2] & (regval2_ID[3] & 
// (\ShiftRight0~13_combout ))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftRight0~11_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~141 .extended_lut = "off";
defparam \aluout_EX_r[14]~141 .lut_mask = 64'h02468ACE13579BDF;
defparam \aluout_EX_r[14]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[12]~10 (
// Equation(s):
// \aluout_EX_r[12]~10_combout  = ( op2_ID[2] & ( op2_ID[5] & ( (!op2_ID[4] & ((!regval2_ID[4]) # (op2_ID[0]))) ) ) ) # ( !op2_ID[2] & ( op2_ID[5] & ( (!regval2_ID[4] & ((!op2_ID[4] & ((!op2_ID[0]))) # (op2_ID[4] & (\Selector31~5_combout )))) ) ) )

	.dataa(!\Selector31~5_combout ),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[4]),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~10 .extended_lut = "off";
defparam \aluout_EX_r[12]~10 .lut_mask = 64'h00000000C044CF00;
defparam \aluout_EX_r[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[14]~142 (
// Equation(s):
// \aluout_EX_r[14]~142_combout  = ( \ShiftRight0~7_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[14]~141_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~37_combout ))) ) ) ) # ( !\ShiftRight0~7_combout 
//  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[14]~141_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~37_combout ))) ) ) ) # ( \ShiftRight0~7_combout  & ( !\aluout_EX_r[12]~10_combout  & ( 
// (\ShiftRight0~34_combout  & \aluout_EX_r[12]~9_combout ) ) ) )

	.dataa(!\ShiftRight0~34_combout ),
	.datab(!\aluout_EX_r[12]~9_combout ),
	.datac(!\aluout_EX_r[14]~141_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\aluout_EX_r[12]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~142 .extended_lut = "off";
defparam \aluout_EX_r[14]~142 .lut_mask = 64'h000011110C3F0C3F;
defparam \aluout_EX_r[14]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[12]~7 (
// Equation(s):
// \aluout_EX_r[12]~7_combout  = ( !op2_ID[4] & ( (!op2_ID[0] & op2_ID[5]) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~7 .extended_lut = "off";
defparam \aluout_EX_r[12]~7 .lut_mask = 64'h0C0C0C0C00000000;
defparam \aluout_EX_r[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[14]~143 (
// Equation(s):
// \aluout_EX_r[14]~143_combout  = ( \aluout_EX_r[14]~142_combout  & ( \aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~97_sumout )))) # (\aluout_EX_r[12]~8_combout  & (regval2_ID[14] & ((\regval1_ID[14]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluout_EX_r[14]~142_combout  & ( \aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~97_sumout )))) # (\aluout_EX_r[12]~8_combout  & (regval2_ID[14] & ((\regval1_ID[14]~DUPLICATE_q )))) ) ) ) # ( \aluout_EX_r[14]~142_combout  & ( 
// !\aluout_EX_r[12]~7_combout  & ( ((!\aluout_EX_r[12]~8_combout ) # (\regval1_ID[14]~DUPLICATE_q )) # (regval2_ID[14]) ) ) ) # ( !\aluout_EX_r[14]~142_combout  & ( !\aluout_EX_r[12]~7_combout  & ( (\aluout_EX_r[12]~8_combout  & 
// ((\regval1_ID[14]~DUPLICATE_q ) # (regval2_ID[14]))) ) ) )

	.dataa(!regval2_ID[14]),
	.datab(!\Add1~97_sumout ),
	.datac(!\aluout_EX_r[12]~8_combout ),
	.datad(!\regval1_ID[14]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[14]~142_combout ),
	.dataf(!\aluout_EX_r[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~143 .extended_lut = "off";
defparam \aluout_EX_r[14]~143 .lut_mask = 64'h050FF5FF30353035;
defparam \aluout_EX_r[14]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[14]~144 (
// Equation(s):
// \aluout_EX_r[14]~144_combout  = ( \regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[14] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !\regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[14] & ( (!\aluout_EX_r[12]~0_combout  & (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & 
// !op2_ID[3]))) ) ) ) # ( \regval1_ID[14]~DUPLICATE_q  & ( !regval2_ID[14] & ( ((op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !op2_ID[3]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~0_combout ),
	.datab(!op2_ID[1]),
	.datac(!\aluout_EX_r[12]~4_combout ),
	.datad(!op2_ID[3]),
	.datae(!\regval1_ID[14]~DUPLICATE_q ),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~144 .extended_lut = "off";
defparam \aluout_EX_r[14]~144 .lut_mask = 64'h0000575502005555;
defparam \aluout_EX_r[14]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[14]~145 (
// Equation(s):
// \aluout_EX_r[14]~145_combout  = ( \Add2~97_sumout  & ( (((\aluout_EX_r[14]~143_combout  & \aluout_EX_r[15]~5_combout )) # (\aluout_EX_r[15]~6_combout )) # (\aluout_EX_r[14]~144_combout ) ) ) # ( !\Add2~97_sumout  & ( ((\aluout_EX_r[14]~143_combout  & 
// \aluout_EX_r[15]~5_combout )) # (\aluout_EX_r[14]~144_combout ) ) )

	.dataa(!\aluout_EX_r[14]~143_combout ),
	.datab(!\aluout_EX_r[15]~5_combout ),
	.datac(!\aluout_EX_r[14]~144_combout ),
	.datad(!\aluout_EX_r[15]~6_combout ),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~145 .extended_lut = "off";
defparam \aluout_EX_r[14]~145 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \aluout_EX_r[14]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N37
dffeas \aluout_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~145_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14] .is_wysiwyg = "true";
defparam \aluout_EX[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000058";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \rd_val_MEM_w[13]~19 (
// Equation(s):
// \rd_val_MEM_w[13]~19_combout  = ( \dmem~14_q  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\dmem~14_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( \dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~19 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~19 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \rd_val_MEM_w[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \rd_val_MEM_w[13]~20 (
// Equation(s):
// \rd_val_MEM_w[13]~20_combout  = ( \rd_val_MEM_w[13]~19_combout  & ( \Equal16~4_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & (((dmem_rtl_0_bypass[56] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[55]))) ) ) ) # ( !\rd_val_MEM_w[13]~19_combout  & ( 
// \Equal16~4_combout  & ( (dmem_rtl_0_bypass[55] & (!\aluout_EX[7]~DUPLICATE_q  & ((!dmem_rtl_0_bypass[56]) # (\dmem~41_combout )))) ) ) ) # ( \rd_val_MEM_w[13]~19_combout  & ( !\Equal16~4_combout  & ( ((dmem_rtl_0_bypass[56] & !\dmem~41_combout )) # 
// (dmem_rtl_0_bypass[55]) ) ) ) # ( !\rd_val_MEM_w[13]~19_combout  & ( !\Equal16~4_combout  & ( (dmem_rtl_0_bypass[55] & ((!dmem_rtl_0_bypass[56]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[55]),
	.datab(!dmem_rtl_0_bypass[56]),
	.datac(!\dmem~41_combout ),
	.datad(!\aluout_EX[7]~DUPLICATE_q ),
	.datae(!\rd_val_MEM_w[13]~19_combout ),
	.dataf(!\Equal16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~20 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~20 .lut_mask = 64'h4545757545007500;
defparam \rd_val_MEM_w[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N37
dffeas \regval_MEM[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[13]~20_combout ),
	.asdata(aluout_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[13] .is_wysiwyg = "true";
defparam \regval_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N33
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N34
dffeas \regs[0][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N10
dffeas \regval1_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][13]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13] .is_wysiwyg = "true";
defparam \regval1_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \aluout_EX_r[13]~149 (
// Equation(s):
// \aluout_EX_r[13]~149_combout  = ( regval1_ID[13] & ( \regval2_ID[13]~DUPLICATE_q  & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[13] & ( \regval2_ID[13]~DUPLICATE_q  & ( (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & (!op2_ID[3] & 
// !\aluout_EX_r[12]~0_combout ))) ) ) ) # ( regval1_ID[13] & ( !\regval2_ID[13]~DUPLICATE_q  & ( ((op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !op2_ID[3]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\aluout_EX_r[12]~4_combout ),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[12]~0_combout ),
	.datae(!regval1_ID[13]),
	.dataf(!\regval2_ID[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~149 .extended_lut = "off";
defparam \aluout_EX_r[13]~149 .lut_mask = 64'h000010FF100000FF;
defparam \aluout_EX_r[13]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[13]~146 (
// Equation(s):
// \aluout_EX_r[13]~146_combout  = ( regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # (regval2_ID[2] & (\ShiftRight0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2]) # 
// (\ShiftRight0~18_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # (regval2_ID[2] & (\ShiftRight0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( 
// (\ShiftRight0~18_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~146 .extended_lut = "off";
defparam \aluout_EX_r[13]~146 .lut_mask = 64'h00330F55FF330F55;
defparam \aluout_EX_r[13]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[13]~147 (
// Equation(s):
// \aluout_EX_r[13]~147_combout  = ( \ShiftRight0~14_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & ((\aluout_EX_r[13]~146_combout ))) # (\aluout_EX_r[12]~9_combout  & (\ShiftLeft0~38_combout )) ) ) ) # ( 
// !\ShiftRight0~14_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & ((\aluout_EX_r[13]~146_combout ))) # (\aluout_EX_r[12]~9_combout  & (\ShiftLeft0~38_combout )) ) ) ) # ( \ShiftRight0~14_combout  & ( 
// !\aluout_EX_r[12]~10_combout  & ( (\ShiftRight0~34_combout  & \aluout_EX_r[12]~9_combout ) ) ) )

	.dataa(!\ShiftRight0~34_combout ),
	.datab(!\aluout_EX_r[12]~9_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\aluout_EX_r[13]~146_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\aluout_EX_r[12]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~147 .extended_lut = "off";
defparam \aluout_EX_r[13]~147 .lut_mask = 64'h0000111103CF03CF;
defparam \aluout_EX_r[13]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[13]~148 (
// Equation(s):
// \aluout_EX_r[13]~148_combout  = ( \Add1~101_sumout  & ( \aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout ) # ((\regval2_ID[13]~DUPLICATE_q  & regval1_ID[13])) ) ) ) # ( !\Add1~101_sumout  & ( \aluout_EX_r[12]~7_combout  & ( 
// (\aluout_EX_r[12]~8_combout  & (\regval2_ID[13]~DUPLICATE_q  & regval1_ID[13])) ) ) ) # ( \Add1~101_sumout  & ( !\aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout  & (\aluout_EX_r[13]~147_combout )) # (\aluout_EX_r[12]~8_combout  & 
// (((regval1_ID[13]) # (\regval2_ID[13]~DUPLICATE_q )))) ) ) ) # ( !\Add1~101_sumout  & ( !\aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout  & (\aluout_EX_r[13]~147_combout )) # (\aluout_EX_r[12]~8_combout  & (((regval1_ID[13]) # 
// (\regval2_ID[13]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX_r[13]~147_combout ),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!\regval2_ID[13]~DUPLICATE_q ),
	.datad(!regval1_ID[13]),
	.datae(!\Add1~101_sumout ),
	.dataf(!\aluout_EX_r[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~148 .extended_lut = "off";
defparam \aluout_EX_r[13]~148 .lut_mask = 64'h477747770003CCCF;
defparam \aluout_EX_r[13]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[13]~150 (
// Equation(s):
// \aluout_EX_r[13]~150_combout  = ( \aluout_EX_r[13]~148_combout  & ( (((\aluout_EX_r[15]~6_combout  & \Add2~101_sumout )) # (\aluout_EX_r[13]~149_combout )) # (\aluout_EX_r[15]~5_combout ) ) ) # ( !\aluout_EX_r[13]~148_combout  & ( 
// ((\aluout_EX_r[15]~6_combout  & \Add2~101_sumout )) # (\aluout_EX_r[13]~149_combout ) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\aluout_EX_r[13]~149_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[13]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~150 .extended_lut = "off";
defparam \aluout_EX_r[13]~150 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \aluout_EX_r[13]~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N16
dffeas \aluout_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~150_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[13] .is_wysiwyg = "true";
defparam \aluout_EX[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFD0";
// synopsys translate_on

// Location: FF_X21_Y9_N53
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \rd_val_MEM_w[11]~3 (
// Equation(s):
// \rd_val_MEM_w[11]~3_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~0_q  & (((\dmem~12_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~0_q  & (((\dmem~12_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\dmem~12_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~3 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~3 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \rd_val_MEM_w[11]~4 (
// Equation(s):
// \rd_val_MEM_w[11]~4_combout  = ( \dmem~41_combout  & ( \rd_val_MEM_w[11]~3_combout  & ( (dmem_rtl_0_bypass[51] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( !\dmem~41_combout  & ( \rd_val_MEM_w[11]~3_combout  & ( 
// (!\aluout_EX[7]~DUPLICATE_q  & (((dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52]))) # (\aluout_EX[7]~DUPLICATE_q  & (!\Equal16~4_combout  & ((dmem_rtl_0_bypass[51]) # (dmem_rtl_0_bypass[52])))) ) ) ) # ( \dmem~41_combout  & ( 
// !\rd_val_MEM_w[11]~3_combout  & ( (dmem_rtl_0_bypass[51] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( !\dmem~41_combout  & ( !\rd_val_MEM_w[11]~3_combout  & ( (!dmem_rtl_0_bypass[52] & (dmem_rtl_0_bypass[51] & 
// ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout )))) ) ) )

	.dataa(!\aluout_EX[7]~DUPLICATE_q ),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\Equal16~4_combout ),
	.datad(!dmem_rtl_0_bypass[51]),
	.datae(!\dmem~41_combout ),
	.dataf(!\rd_val_MEM_w[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~4 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~4 .lut_mask = 64'h00C800FA32FA00FA;
defparam \rd_val_MEM_w[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N2
dffeas \regval_MEM[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[11]~4_combout ),
	.asdata(aluout_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[11] .is_wysiwyg = "true";
defparam \regval_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N9
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N10
dffeas \regs[0][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N35
dffeas \regval1_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][11]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11] .is_wysiwyg = "true";
defparam \regval1_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \aluout_EX_r[11]~14 (
// Equation(s):
// \aluout_EX_r[11]~14_combout  = ( regval1_ID[11] & ( regval2_ID[11] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[11] & ( regval2_ID[11] & ( (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & (!op2_ID[3] & !\aluout_EX_r[12]~0_combout ))) ) ) ) # ( 
// regval1_ID[11] & ( !regval2_ID[11] & ( ((op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !op2_ID[3]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\aluout_EX_r[12]~4_combout ),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[12]~0_combout ),
	.datae(!regval1_ID[11]),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~14 .extended_lut = "off";
defparam \aluout_EX_r[11]~14 .lut_mask = 64'h000010FF100000FF;
defparam \aluout_EX_r[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( regval1_ID[18] & ( regval2_ID[0] & ( (regval1_ID[16]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[18] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[16]) ) ) ) # ( regval1_ID[18] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// ((\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[17])) ) ) ) # ( !regval1_ID[18] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[17])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[17]),
	.datac(!regval1_ID[16]),
	.datad(!\regval1_ID[15]~DUPLICATE_q ),
	.datae(!regval1_ID[18]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( \regval1_ID[14]~DUPLICATE_q  & ( regval1_ID[11] & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (\regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[13]))) ) ) ) # ( !\regval1_ID[14]~DUPLICATE_q  & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (\regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[13] & ((!regval2_ID[0])))) ) ) ) # ( \regval1_ID[14]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// (((\regval1_ID[12]~DUPLICATE_q  & regval2_ID[0])))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[13]))) ) ) ) # ( !\regval1_ID[14]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & (((\regval1_ID[12]~DUPLICATE_q  & regval2_ID[0])))) # 
// (regval2_ID[1] & (regval1_ID[13] & ((!regval2_ID[0])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[13]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[14]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[11]~11 (
// Equation(s):
// \aluout_EX_r[11]~11_combout  = ( \ShiftRight0~3_combout  & ( \ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3]) # ((\ShiftRight0~4_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (((\ShiftRight0~5_combout )) # (regval2_ID[3]))) ) 
// ) ) # ( !\ShiftRight0~3_combout  & ( \ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (regval2_ID[3] & ((\ShiftRight0~4_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (((\ShiftRight0~5_combout )) # (regval2_ID[3]))) ) ) ) # ( 
// \ShiftRight0~3_combout  & ( !\ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3]) # ((\ShiftRight0~4_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & (\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~3_combout  & 
// ( !\ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & (regval2_ID[3] & ((\ShiftRight0~4_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & (\ShiftRight0~5_combout ))) ) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~11 .extended_lut = "off";
defparam \aluout_EX_r[11]~11 .lut_mask = 64'h04268CAE15379DBF;
defparam \aluout_EX_r[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[11]~12 (
// Equation(s):
// \aluout_EX_r[11]~12_combout  = ( \aluout_EX_r[11]~11_combout  & ( (!\aluout_EX_r[12]~9_combout  & (((\aluout_EX_r[12]~10_combout )))) # (\aluout_EX_r[12]~9_combout  & ((!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~2_combout ))) # 
// (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~3_combout )))) ) ) # ( !\aluout_EX_r[11]~11_combout  & ( (\aluout_EX_r[12]~9_combout  & ((!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~2_combout ))) # (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~3_combout 
// )))) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!\ShiftRight0~2_combout ),
	.datac(!\aluout_EX_r[12]~9_combout ),
	.datad(!\aluout_EX_r[12]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~12 .extended_lut = "off";
defparam \aluout_EX_r[11]~12 .lut_mask = 64'h0305030503F503F5;
defparam \aluout_EX_r[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[11]~13 (
// Equation(s):
// \aluout_EX_r[11]~13_combout  = ( regval2_ID[11] & ( regval1_ID[11] & ( ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[11]~12_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~1_sumout )))) # (\aluout_EX_r[12]~8_combout ) ) ) ) # ( !regval2_ID[11] & ( 
// regval1_ID[11] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[11]~12_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~1_sumout ))))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout )))) ) ) ) # ( 
// regval2_ID[11] & ( !regval1_ID[11] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[11]~12_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~1_sumout ))))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout 
// )))) ) ) ) # ( !regval2_ID[11] & ( !regval1_ID[11] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[11]~12_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~1_sumout ))))) ) ) )

	.dataa(!\aluout_EX_r[11]~12_combout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\aluout_EX_r[12]~8_combout ),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!regval2_ID[11]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~13 .extended_lut = "off";
defparam \aluout_EX_r[11]~13 .lut_mask = 64'h50305F305F305F3F;
defparam \aluout_EX_r[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[11]~15 (
// Equation(s):
// \aluout_EX_r[11]~15_combout  = ( \aluout_EX_r[11]~13_combout  & ( (((\aluout_EX_r[15]~6_combout  & \Add2~1_sumout )) # (\aluout_EX_r[11]~14_combout )) # (\aluout_EX_r[15]~5_combout ) ) ) # ( !\aluout_EX_r[11]~13_combout  & ( ((\aluout_EX_r[15]~6_combout  
// & \Add2~1_sumout )) # (\aluout_EX_r[11]~14_combout ) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\Add2~1_sumout ),
	.datad(!\aluout_EX_r[11]~14_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~15 .extended_lut = "off";
defparam \aluout_EX_r[11]~15 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \aluout_EX_r[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N59
dffeas \aluout_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11] .is_wysiwyg = "true";
defparam \aluout_EX[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X14_Y9_N41
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFF94";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N39
cyclonev_lcell_comb \rd_val_MEM_w[10]~7 (
// Equation(s):
// \rd_val_MEM_w[10]~7_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~11_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~7 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~7 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \rd_val_MEM_w[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N0
cyclonev_lcell_comb \rd_val_MEM_w[10]~8 (
// Equation(s):
// \rd_val_MEM_w[10]~8_combout  = ( \dmem~41_combout  & ( \rd_val_MEM_w[10]~7_combout  & ( (dmem_rtl_0_bypass[49] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( !\dmem~41_combout  & ( \rd_val_MEM_w[10]~7_combout  & ( 
// (!\aluout_EX[7]~DUPLICATE_q  & (((dmem_rtl_0_bypass[50])) # (dmem_rtl_0_bypass[49]))) # (\aluout_EX[7]~DUPLICATE_q  & (!\Equal16~4_combout  & ((dmem_rtl_0_bypass[50]) # (dmem_rtl_0_bypass[49])))) ) ) ) # ( \dmem~41_combout  & ( 
// !\rd_val_MEM_w[10]~7_combout  & ( (dmem_rtl_0_bypass[49] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( !\dmem~41_combout  & ( !\rd_val_MEM_w[10]~7_combout  & ( (dmem_rtl_0_bypass[49] & (!dmem_rtl_0_bypass[50] & 
// ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout )))) ) ) )

	.dataa(!\aluout_EX[7]~DUPLICATE_q ),
	.datab(!dmem_rtl_0_bypass[49]),
	.datac(!\Equal16~4_combout ),
	.datad(!dmem_rtl_0_bypass[50]),
	.datae(!\dmem~41_combout ),
	.dataf(!\rd_val_MEM_w[10]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~8 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~8 .lut_mask = 64'h3200323232FA3232;
defparam \rd_val_MEM_w[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \regval_MEM[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[10]~8_combout ),
	.asdata(aluout_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10] .is_wysiwyg = "true";
defparam \regval_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N46
dffeas \regs[0][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N16
dffeas \regval2_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][10]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10] .is_wysiwyg = "true";
defparam \regval2_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[13]))) ) ) ) # ( !regval1_ID[10] & ( \regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] 
// & (((regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[13])))) ) ) ) # ( regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (!regval2_ID[0] & (((!regval2_ID[1])))) # (regval2_ID[0] & 
// ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[13])))) ) ) ) # ( !regval1_ID[10] & ( !\regval1_ID[12]~DUPLICATE_q  & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[11]))) # (regval2_ID[1] & (regval1_ID[13])))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[13]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[11]),
	.datae(!regval1_ID[10]),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[10]~16 (
// Equation(s):
// \aluout_EX_r[10]~16_combout  = ( \ShiftRight0~11_combout  & ( \ShiftRight0~10_combout  & ( (!\regval2_ID[2]~DUPLICATE_q ) # ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~13_combout ))) ) ) ) # ( !\ShiftRight0~11_combout 
//  & ( \ShiftRight0~10_combout  & ( (!regval2_ID[3] & (((!\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~12_combout )))) # (regval2_ID[3] & (\ShiftRight0~13_combout  & ((\regval2_ID[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~11_combout  & ( 
// !\ShiftRight0~10_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~12_combout  & \regval2_ID[2]~DUPLICATE_q )))) # (regval2_ID[3] & (((!\regval2_ID[2]~DUPLICATE_q )) # (\ShiftRight0~13_combout ))) ) ) ) # ( !\ShiftRight0~11_combout  & ( 
// !\ShiftRight0~10_combout  & ( (\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~13_combout )))) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~16 .extended_lut = "off";
defparam \aluout_EX_r[10]~16 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \aluout_EX_r[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[10]~17 (
// Equation(s):
// \aluout_EX_r[10]~17_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & (\ShiftRight0~9_combout )) # (\aluout_EX_r[12]~10_combout  & ((\ShiftLeft0~7_combout ))) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[10]~16_combout  & \aluout_EX_r[12]~10_combout ) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\aluout_EX_r[10]~16_combout ),
	.datad(!\aluout_EX_r[12]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~17 .extended_lut = "off";
defparam \aluout_EX_r[10]~17 .lut_mask = 64'h000F000F55335533;
defparam \aluout_EX_r[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[10]~18 (
// Equation(s):
// \aluout_EX_r[10]~18_combout  = ( regval2_ID[10] & ( \aluout_EX_r[10]~17_combout  & ( (!\aluout_EX_r[12]~7_combout ) # ((!\aluout_EX_r[12]~8_combout  & ((\Add1~5_sumout ))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[10]))) ) ) ) # ( !regval2_ID[10] & ( 
// \aluout_EX_r[10]~17_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout ) # (\Add1~5_sumout )))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[10] & ((!\aluout_EX_r[12]~7_combout )))) ) ) ) # ( regval2_ID[10] & ( 
// !\aluout_EX_r[10]~17_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~5_sumout  & \aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout )) # (regval1_ID[10]))) ) ) ) # ( !regval2_ID[10] & ( 
// !\aluout_EX_r[10]~17_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~5_sumout  & \aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[10] & ((!\aluout_EX_r[12]~7_combout )))) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!\Add1~5_sumout ),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!regval2_ID[10]),
	.dataf(!\aluout_EX_r[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~18 .extended_lut = "off";
defparam \aluout_EX_r[10]~18 .lut_mask = 64'h110C331DDD0CFF1D;
defparam \aluout_EX_r[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[10]~19 (
// Equation(s):
// \aluout_EX_r[10]~19_combout  = ( regval1_ID[10] & ( regval2_ID[10] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[10] & ( regval2_ID[10] & ( (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & (!\aluout_EX_r[12]~0_combout  & !op2_ID[3]))) ) ) ) # ( 
// regval1_ID[10] & ( !regval2_ID[10] & ( ((op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !op2_ID[3]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\aluout_EX_r[12]~4_combout ),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(!op2_ID[3]),
	.datae(!regval1_ID[10]),
	.dataf(!regval2_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~19 .extended_lut = "off";
defparam \aluout_EX_r[10]~19 .lut_mask = 64'h00001F0F10000F0F;
defparam \aluout_EX_r[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \aluout_EX_r[10]~20 (
// Equation(s):
// \aluout_EX_r[10]~20_combout  = ( \aluout_EX_r[10]~19_combout  ) # ( !\aluout_EX_r[10]~19_combout  & ( (!\aluout_EX_r[15]~5_combout  & (\aluout_EX_r[15]~6_combout  & (\Add2~5_sumout ))) # (\aluout_EX_r[15]~5_combout  & (((\aluout_EX_r[15]~6_combout  & 
// \Add2~5_sumout )) # (\aluout_EX_r[10]~18_combout ))) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(!\aluout_EX_r[10]~18_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~20 .extended_lut = "off";
defparam \aluout_EX_r[10]~20 .lut_mask = 64'h03570357FFFFFFFF;
defparam \aluout_EX_r[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N31
dffeas \aluout_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10] .is_wysiwyg = "true";
defparam \aluout_EX[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X14_Y9_N26
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N24
cyclonev_lcell_comb \rd_val_MEM_w[9]~9 (
// Equation(s):
// \rd_val_MEM_w[9]~9_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (((\dmem~10_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (((\dmem~10_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dmem~10_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~9 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N6
cyclonev_lcell_comb \rd_val_MEM_w[9]~10 (
// Equation(s):
// \rd_val_MEM_w[9]~10_combout  = ( \dmem~41_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (dmem_rtl_0_bypass[47] & !\Equal16~4_combout ) ) ) ) # ( !\dmem~41_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!dmem_rtl_0_bypass[48] & 
// (dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((\rd_val_MEM_w[9]~9_combout ))))) ) ) ) # ( \dmem~41_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( dmem_rtl_0_bypass[47] ) ) ) # ( !\dmem~41_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( 
// (!dmem_rtl_0_bypass[48] & (dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((\rd_val_MEM_w[9]~9_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[47]),
	.datab(!\Equal16~4_combout ),
	.datac(!dmem_rtl_0_bypass[48]),
	.datad(!\rd_val_MEM_w[9]~9_combout ),
	.datae(!\dmem~41_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~10 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~10 .lut_mask = 64'h505F5555404C4444;
defparam \rd_val_MEM_w[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \regval_MEM[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[9]~10_combout ),
	.asdata(aluout_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[9] .is_wysiwyg = "true";
defparam \regval_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \regs[0][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N10
dffeas \regval1_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][9]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9] .is_wysiwyg = "true";
defparam \regval1_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[9]~24 (
// Equation(s):
// \aluout_EX_r[9]~24_combout  = ( regval1_ID[9] & ( regval2_ID[9] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[9] & ( regval2_ID[9] & ( (!op2_ID[3] & (!\aluout_EX_r[12]~0_combout  & (\aluout_EX_r[12]~4_combout  & op2_ID[1]))) ) ) ) # ( 
// regval1_ID[9] & ( !regval2_ID[9] & ( ((!op2_ID[3] & (\aluout_EX_r[12]~4_combout  & op2_ID[1]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[12]~0_combout ),
	.datac(!\aluout_EX_r[12]~4_combout ),
	.datad(!op2_ID[1]),
	.datae(!regval1_ID[9]),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~24 .extended_lut = "off";
defparam \aluout_EX_r[9]~24 .lut_mask = 64'h0000333B00083333;
defparam \aluout_EX_r[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[9]~21 (
// Equation(s):
// \aluout_EX_r[9]~21_combout  = ( \ShiftRight0~17_combout  & ( \ShiftRight0~19_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout ))) ) ) ) # ( !\ShiftRight0~17_combout  & ( 
// \ShiftRight0~19_combout  & ( (!regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~18_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~20_combout ))) ) ) ) # ( \ShiftRight0~17_combout  & ( !\ShiftRight0~19_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3]) # (\ShiftRight0~18_combout )))) # (regval2_ID[2] & (\ShiftRight0~20_combout  & (regval2_ID[3]))) ) ) ) # ( !\ShiftRight0~17_combout  & ( !\ShiftRight0~19_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~21 .extended_lut = "off";
defparam \aluout_EX_r[9]~21 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \aluout_EX_r[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[9]~22 (
// Equation(s):
// \aluout_EX_r[9]~22_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & (\ShiftRight0~16_combout )) # (\aluout_EX_r[12]~10_combout  & ((\ShiftLeft0~11_combout ))) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[12]~10_combout  & \aluout_EX_r[9]~21_combout ) ) )

	.dataa(!\ShiftRight0~16_combout ),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!\aluout_EX_r[12]~10_combout ),
	.datad(!\aluout_EX_r[9]~21_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~22 .extended_lut = "off";
defparam \aluout_EX_r[9]~22 .lut_mask = 64'h000F000F53535353;
defparam \aluout_EX_r[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[9]~23 (
// Equation(s):
// \aluout_EX_r[9]~23_combout  = ( regval1_ID[9] & ( \aluout_EX_r[12]~7_combout  & ( (!\aluout_EX_r[12]~8_combout  & (\Add1~9_sumout )) # (\aluout_EX_r[12]~8_combout  & ((regval2_ID[9]))) ) ) ) # ( !regval1_ID[9] & ( \aluout_EX_r[12]~7_combout  & ( 
// (\Add1~9_sumout  & !\aluout_EX_r[12]~8_combout ) ) ) ) # ( regval1_ID[9] & ( !\aluout_EX_r[12]~7_combout  & ( (\aluout_EX_r[9]~22_combout ) # (\aluout_EX_r[12]~8_combout ) ) ) ) # ( !regval1_ID[9] & ( !\aluout_EX_r[12]~7_combout  & ( 
// (!\aluout_EX_r[12]~8_combout  & ((\aluout_EX_r[9]~22_combout ))) # (\aluout_EX_r[12]~8_combout  & (regval2_ID[9])) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!regval2_ID[9]),
	.datad(!\aluout_EX_r[9]~22_combout ),
	.datae(!regval1_ID[9]),
	.dataf(!\aluout_EX_r[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~23 .extended_lut = "off";
defparam \aluout_EX_r[9]~23 .lut_mask = 64'h03CF33FF44444747;
defparam \aluout_EX_r[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \aluout_EX_r[9]~25 (
// Equation(s):
// \aluout_EX_r[9]~25_combout  = ( \aluout_EX_r[9]~23_combout  & ( (((\aluout_EX_r[15]~6_combout  & \Add2~9_sumout )) # (\aluout_EX_r[9]~24_combout )) # (\aluout_EX_r[15]~5_combout ) ) ) # ( !\aluout_EX_r[9]~23_combout  & ( ((\aluout_EX_r[15]~6_combout  & 
// \Add2~9_sumout )) # (\aluout_EX_r[9]~24_combout ) ) )

	.dataa(!\aluout_EX_r[15]~6_combout ),
	.datab(!\aluout_EX_r[15]~5_combout ),
	.datac(!\aluout_EX_r[9]~24_combout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[9]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~25 .extended_lut = "off";
defparam \aluout_EX_r[9]~25 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \aluout_EX_r[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \aluout_EX[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000014";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \rd_val_MEM_w[8]~33 (
// Equation(s):
// \rd_val_MEM_w[8]~33_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~33 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~33 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \rd_val_MEM_w[8]~34 (
// Equation(s):
// \rd_val_MEM_w[8]~34_combout  = ( \aluout_EX[7]~DUPLICATE_q  & ( \rd_val_MEM_w[8]~33_combout  & ( (!\Equal16~4_combout  & (((dmem_rtl_0_bypass[46] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[45]))) ) ) ) # ( !\aluout_EX[7]~DUPLICATE_q  & ( 
// \rd_val_MEM_w[8]~33_combout  & ( ((dmem_rtl_0_bypass[46] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[45]) ) ) ) # ( \aluout_EX[7]~DUPLICATE_q  & ( !\rd_val_MEM_w[8]~33_combout  & ( (dmem_rtl_0_bypass[45] & (!\Equal16~4_combout  & ((!dmem_rtl_0_bypass[46]) 
// # (\dmem~41_combout )))) ) ) ) # ( !\aluout_EX[7]~DUPLICATE_q  & ( !\rd_val_MEM_w[8]~33_combout  & ( (dmem_rtl_0_bypass[45] & ((!dmem_rtl_0_bypass[46]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[46]),
	.datab(!dmem_rtl_0_bypass[45]),
	.datac(!\Equal16~4_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\aluout_EX[7]~DUPLICATE_q ),
	.dataf(!\rd_val_MEM_w[8]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~34 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~34 .lut_mask = 64'h2233203077337030;
defparam \rd_val_MEM_w[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \regval_MEM[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[8]~34_combout ),
	.asdata(aluout_EX[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[8] .is_wysiwyg = "true";
defparam \regval_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N36
cyclonev_lcell_comb \regs[0][8]~feeder (
// Equation(s):
// \regs[0][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][8]~feeder .extended_lut = "off";
defparam \regs[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N37
dffeas \regs[0][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N16
dffeas \regval1_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][8]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8] .is_wysiwyg = "true";
defparam \regval1_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[8]~29 (
// Equation(s):
// \aluout_EX_r[8]~29_combout  = ( regval1_ID[8] & ( regval2_ID[8] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[8] & ( regval2_ID[8] & ( (!op2_ID[3] & (!\aluout_EX_r[12]~0_combout  & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) ) ) ) # ( 
// regval1_ID[8] & ( !regval2_ID[8] & ( ((!op2_ID[3] & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[12]~0_combout ),
	.datac(!op2_ID[1]),
	.datad(!\aluout_EX_r[12]~4_combout ),
	.datae(!regval1_ID[8]),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~29 .extended_lut = "off";
defparam \aluout_EX_r[8]~29 .lut_mask = 64'h0000333B00083333;
defparam \aluout_EX_r[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( regval2_ID[1] & ( \regval1_ID[15]~DUPLICATE_q  & ( (regval2_ID[0]) # (regval1_ID[14]) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (\regval1_ID[12]~DUPLICATE_q )) # (regval2_ID[0] & 
// ((regval1_ID[13]))) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (regval1_ID[14] & !regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[15]~DUPLICATE_q  & ( (!regval2_ID[0] & (\regval1_ID[12]~DUPLICATE_q )) # (regval2_ID[0] & 
// ((regval1_ID[13]))) ) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[13]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( regval1_ID[10] & ( regval1_ID[11] & ( ((!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[9])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[10] & ( regval1_ID[11] & ( (!regval2_ID[0] & (regval1_ID[8] & 
// (!regval2_ID[1]))) # (regval2_ID[0] & (((regval1_ID[9]) # (regval2_ID[1])))) ) ) ) # ( regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[8]))) # (regval2_ID[0] & (((!regval2_ID[1] & regval1_ID[9])))) ) ) ) # ( 
// !regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[9]))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[9]),
	.datae(!regval1_ID[10]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h20702A7A25752F7F;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[8]~26 (
// Equation(s):
// \aluout_EX_r[8]~26_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( regval2_ID[3] & ( \ShiftRight0~27_combout  ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( regval2_ID[3] & ( \ShiftRight0~25_combout  ) ) ) # ( \regval2_ID[2]~DUPLICATE_q  & ( !regval2_ID[3] & ( 
// \ShiftRight0~26_combout  ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( !regval2_ID[3] & ( \ShiftRight0~24_combout  ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!\ShiftRight0~24_combout ),
	.datae(!\regval2_ID[2]~DUPLICATE_q ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~26 .extended_lut = "off";
defparam \aluout_EX_r[8]~26 .lut_mask = 64'h00FF55550F0F3333;
defparam \aluout_EX_r[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[8]~27 (
// Equation(s):
// \aluout_EX_r[8]~27_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~23_combout ))) # (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~15_combout )) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[12]~10_combout  & \aluout_EX_r[8]~26_combout ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!\aluout_EX_r[12]~10_combout ),
	.datad(!\aluout_EX_r[8]~26_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~27 .extended_lut = "off";
defparam \aluout_EX_r[8]~27 .lut_mask = 64'h000F000F35353535;
defparam \aluout_EX_r[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[8]~28 (
// Equation(s):
// \aluout_EX_r[8]~28_combout  = ( regval1_ID[8] & ( regval2_ID[8] & ( ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[8]~27_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~13_sumout )))) # (\aluout_EX_r[12]~8_combout ) ) ) ) # ( !regval1_ID[8] & ( 
// regval2_ID[8] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[8]~27_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~13_sumout ))))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout )))) ) ) ) # ( 
// regval1_ID[8] & ( !regval2_ID[8] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[8]~27_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~13_sumout ))))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout 
// )))) ) ) ) # ( !regval1_ID[8] & ( !regval2_ID[8] & ( (!\aluout_EX_r[12]~8_combout  & ((!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[8]~27_combout )) # (\aluout_EX_r[12]~7_combout  & ((\Add1~13_sumout ))))) ) ) )

	.dataa(!\aluout_EX_r[8]~27_combout ),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!\aluout_EX_r[12]~7_combout ),
	.datad(!\Add1~13_sumout ),
	.datae(!regval1_ID[8]),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~28 .extended_lut = "off";
defparam \aluout_EX_r[8]~28 .lut_mask = 64'h404C707C707C737F;
defparam \aluout_EX_r[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[8]~30 (
// Equation(s):
// \aluout_EX_r[8]~30_combout  = ( \aluout_EX_r[8]~28_combout  & ( (((\aluout_EX_r[15]~6_combout  & \Add2~13_sumout )) # (\aluout_EX_r[8]~29_combout )) # (\aluout_EX_r[15]~5_combout ) ) ) # ( !\aluout_EX_r[8]~28_combout  & ( ((\aluout_EX_r[15]~6_combout  & 
// \Add2~13_sumout )) # (\aluout_EX_r[8]~29_combout ) ) )

	.dataa(!\aluout_EX_r[15]~6_combout ),
	.datab(!\aluout_EX_r[15]~5_combout ),
	.datac(!\aluout_EX_r[8]~29_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[8]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~30 .extended_lut = "off";
defparam \aluout_EX_r[8]~30 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \aluout_EX_r[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N16
dffeas \aluout_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[8]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8] .is_wysiwyg = "true";
defparam \aluout_EX[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: FF_X21_Y9_N20
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \rd_val_MEM_w[6]~35 (
// Equation(s):
// \rd_val_MEM_w[6]~35_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\dmem~7_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~35 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~35 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N42
cyclonev_lcell_comb \rd_val_MEM_w[6]~36 (
// Equation(s):
// \rd_val_MEM_w[6]~36_combout  = ( dmem_rtl_0_bypass[42] & ( \rd_val_MEM_w[6]~35_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & ((!\dmem~41_combout ) # ((dmem_rtl_0_bypass[41])))) # (\aluout_EX[7]~DUPLICATE_q  & (!\Equal16~4_combout  & ((!\dmem~41_combout ) # 
// (dmem_rtl_0_bypass[41])))) ) ) ) # ( !dmem_rtl_0_bypass[42] & ( \rd_val_MEM_w[6]~35_combout  & ( (dmem_rtl_0_bypass[41] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( dmem_rtl_0_bypass[42] & ( !\rd_val_MEM_w[6]~35_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[41] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[42] & ( !\rd_val_MEM_w[6]~35_combout  & ( (dmem_rtl_0_bypass[41] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout 
// ))) ) ) )

	.dataa(!\aluout_EX[7]~DUPLICATE_q ),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal16~4_combout ),
	.datad(!dmem_rtl_0_bypass[41]),
	.datae(!dmem_rtl_0_bypass[42]),
	.dataf(!\rd_val_MEM_w[6]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~36 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~36 .lut_mask = 64'h00FA003200FAC8FA;
defparam \rd_val_MEM_w[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N43
dffeas \regval_MEM[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[6]~36_combout ),
	.asdata(aluout_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[6] .is_wysiwyg = "true";
defparam \regval_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N30
cyclonev_lcell_comb \regs[0][6]~feeder (
// Equation(s):
// \regs[0][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][6]~feeder .extended_lut = "off";
defparam \regs[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \regs[0][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N28
dffeas \regval1_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][6]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6] .is_wysiwyg = "true";
defparam \regval1_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( regval1_ID[9] & ( regval2_ID[0] & ( (\regval1_ID[7]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[9] & ( regval2_ID[0] & ( (!regval2_ID[1] & \regval1_ID[7]~DUPLICATE_q ) ) ) ) # ( regval1_ID[9] & ( !regval2_ID[0] & ( 
// (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (regval1_ID[8])) ) ) ) # ( !regval1_ID[9] & ( !regval2_ID[0] & ( (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (regval1_ID[8])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval1_ID[6]),
	.datae(!regval1_ID[9]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[6]~31 (
// Equation(s):
// \aluout_EX_r[6]~31_combout  = ( \ShiftRight0~12_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~10_combout )) # (regval2_ID[3] & ((\ShiftRight0~11_combout ))) ) ) ) # ( !\ShiftRight0~12_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftRight0~10_combout )) # (regval2_ID[3] & ((\ShiftRight0~11_combout ))) ) ) ) # ( \ShiftRight0~12_combout  & ( !regval2_ID[2] & ( (\ShiftRight0~29_combout ) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~12_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] 
// & \ShiftRight0~29_combout ) ) ) )

	.dataa(!\ShiftRight0~10_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~31 .extended_lut = "off";
defparam \aluout_EX_r[6]~31 .lut_mask = 64'h0C0C3F3F44774477;
defparam \aluout_EX_r[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[6]~32 (
// Equation(s):
// \aluout_EX_r[6]~32_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & (\ShiftRight0~28_combout )) # (\aluout_EX_r[12]~10_combout  & ((\ShiftLeft0~16_combout ))) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[12]~10_combout  & \aluout_EX_r[6]~31_combout ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\aluout_EX_r[12]~10_combout ),
	.datad(!\aluout_EX_r[6]~31_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~32 .extended_lut = "off";
defparam \aluout_EX_r[6]~32 .lut_mask = 64'h000F000F53535353;
defparam \aluout_EX_r[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[6]~33 (
// Equation(s):
// \aluout_EX_r[6]~33_combout  = ( \aluout_EX_r[12]~8_combout  & ( \aluout_EX_r[6]~32_combout  & ( (!regval1_ID[6] & (regval2_ID[6] & !\aluout_EX_r[12]~7_combout )) # (regval1_ID[6] & ((!\aluout_EX_r[12]~7_combout ) # (regval2_ID[6]))) ) ) ) # ( 
// !\aluout_EX_r[12]~8_combout  & ( \aluout_EX_r[6]~32_combout  & ( (!\aluout_EX_r[12]~7_combout ) # (\Add1~17_sumout ) ) ) ) # ( \aluout_EX_r[12]~8_combout  & ( !\aluout_EX_r[6]~32_combout  & ( (!regval1_ID[6] & (regval2_ID[6] & !\aluout_EX_r[12]~7_combout 
// )) # (regval1_ID[6] & ((!\aluout_EX_r[12]~7_combout ) # (regval2_ID[6]))) ) ) ) # ( !\aluout_EX_r[12]~8_combout  & ( !\aluout_EX_r[6]~32_combout  & ( (\Add1~17_sumout  & \aluout_EX_r[12]~7_combout ) ) ) )

	.dataa(!\Add1~17_sumout ),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[6]),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!\aluout_EX_r[12]~8_combout ),
	.dataf(!\aluout_EX_r[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~33 .extended_lut = "off";
defparam \aluout_EX_r[6]~33 .lut_mask = 64'h00553F03FF553F03;
defparam \aluout_EX_r[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[6]~34 (
// Equation(s):
// \aluout_EX_r[6]~34_combout  = ( regval2_ID[6] & ( regval1_ID[6] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval2_ID[6] & ( regval1_ID[6] & ( ((!op2_ID[3] & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) # (\aluout_EX_r[12]~0_combout ) ) ) ) # ( 
// regval2_ID[6] & ( !regval1_ID[6] & ( (!op2_ID[3] & (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !\aluout_EX_r[12]~0_combout ))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[1]),
	.datac(!\aluout_EX_r[12]~4_combout ),
	.datad(!\aluout_EX_r[12]~0_combout ),
	.datae(!regval2_ID[6]),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~34 .extended_lut = "off";
defparam \aluout_EX_r[6]~34 .lut_mask = 64'h0000020002FF00FF;
defparam \aluout_EX_r[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[6]~35 (
// Equation(s):
// \aluout_EX_r[6]~35_combout  = ( \aluout_EX_r[6]~34_combout  ) # ( !\aluout_EX_r[6]~34_combout  & ( (!\aluout_EX_r[15]~5_combout  & (\aluout_EX_r[15]~6_combout  & ((\Add2~17_sumout )))) # (\aluout_EX_r[15]~5_combout  & (((\aluout_EX_r[15]~6_combout  & 
// \Add2~17_sumout )) # (\aluout_EX_r[6]~33_combout ))) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\aluout_EX_r[6]~33_combout ),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~35 .extended_lut = "off";
defparam \aluout_EX_r[6]~35 .lut_mask = 64'h05370537FFFFFFFF;
defparam \aluout_EX_r[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N4
dffeas \aluout_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6] .is_wysiwyg = "true";
defparam \aluout_EX[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFA0";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N21
cyclonev_lcell_comb \rd_val_MEM_w[5]~37 (
// Equation(s):
// \rd_val_MEM_w[5]~37_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (((\dmem~6_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (((\dmem~6_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\dmem~6_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~37 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~37 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[39]~feeder_combout  = ( regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N54
cyclonev_lcell_comb \rd_val_MEM_w[5]~38 (
// Equation(s):
// \rd_val_MEM_w[5]~38_combout  = ( \dmem~41_combout  & ( \Equal16~4_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & dmem_rtl_0_bypass[39]) ) ) ) # ( !\dmem~41_combout  & ( \Equal16~4_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & ((!dmem_rtl_0_bypass[40] & 
// ((dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & (\rd_val_MEM_w[5]~37_combout )))) ) ) ) # ( \dmem~41_combout  & ( !\Equal16~4_combout  & ( dmem_rtl_0_bypass[39] ) ) ) # ( !\dmem~41_combout  & ( !\Equal16~4_combout  & ( (!dmem_rtl_0_bypass[40] & 
// ((dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & (\rd_val_MEM_w[5]~37_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[40]),
	.datab(!\rd_val_MEM_w[5]~37_combout ),
	.datac(!\aluout_EX[7]~DUPLICATE_q ),
	.datad(!dmem_rtl_0_bypass[39]),
	.datae(!\dmem~41_combout ),
	.dataf(!\Equal16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~38 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~38 .lut_mask = 64'h11BB00FF10B000F0;
defparam \rd_val_MEM_w[5]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N4
dffeas \aluout_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5] .is_wysiwyg = "true";
defparam \aluout_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N56
dffeas \regval_MEM[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[5]~38_combout ),
	.asdata(aluout_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5] .is_wysiwyg = "true";
defparam \regval_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N42
cyclonev_lcell_comb \regs[0][5]~feeder (
// Equation(s):
// \regs[0][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][5]~feeder .extended_lut = "off";
defparam \regs[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N44
dffeas \regs[0][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \regval1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][5]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5] .is_wysiwyg = "true";
defparam \regval1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[5]~36 (
// Equation(s):
// \aluout_EX_r[5]~36_combout  = ( regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2]) # (\ShiftRight0~18_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~31_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~17_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (\ShiftRight0~18_combout  & regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~31_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~17_combout )) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~36 .extended_lut = "off";
defparam \aluout_EX_r[5]~36 .lut_mask = 64'h0F5500330F55FF33;
defparam \aluout_EX_r[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[5]~37 (
// Equation(s):
// \aluout_EX_r[5]~37_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & (\ShiftRight0~30_combout )) # (\aluout_EX_r[12]~10_combout  & ((\ShiftLeft0~17_combout ))) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[12]~10_combout  & \aluout_EX_r[5]~36_combout ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!\aluout_EX_r[12]~10_combout ),
	.datad(!\aluout_EX_r[5]~36_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~37 .extended_lut = "off";
defparam \aluout_EX_r[5]~37 .lut_mask = 64'h000F000F53535353;
defparam \aluout_EX_r[5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[5]~38 (
// Equation(s):
// \aluout_EX_r[5]~38_combout  = ( regval2_ID[5] & ( \aluout_EX_r[5]~37_combout  & ( (!\aluout_EX_r[12]~7_combout ) # ((!\aluout_EX_r[12]~8_combout  & ((\Add1~21_sumout ))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[5]))) ) ) ) # ( !regval2_ID[5] & ( 
// \aluout_EX_r[5]~37_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout ) # (\Add1~21_sumout )))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[5] & ((!\aluout_EX_r[12]~7_combout )))) ) ) ) # ( regval2_ID[5] & ( 
// !\aluout_EX_r[5]~37_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~21_sumout  & \aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & (((!\aluout_EX_r[12]~7_combout )) # (regval1_ID[5]))) ) ) ) # ( !regval2_ID[5] & ( 
// !\aluout_EX_r[5]~37_combout  & ( (!\aluout_EX_r[12]~8_combout  & (((\Add1~21_sumout  & \aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & (regval1_ID[5] & ((!\aluout_EX_r[12]~7_combout )))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\Add1~21_sumout ),
	.datac(!\aluout_EX_r[12]~8_combout ),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!regval2_ID[5]),
	.dataf(!\aluout_EX_r[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~38 .extended_lut = "off";
defparam \aluout_EX_r[5]~38 .lut_mask = 64'h05300F35F530FF35;
defparam \aluout_EX_r[5]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[5]~39 (
// Equation(s):
// \aluout_EX_r[5]~39_combout  = ( regval2_ID[5] & ( regval1_ID[5] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval2_ID[5] & ( regval1_ID[5] & ( ((!op2_ID[3] & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) # (\aluout_EX_r[12]~0_combout ) ) ) ) # ( 
// regval2_ID[5] & ( !regval1_ID[5] & ( (!op2_ID[3] & (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !\aluout_EX_r[12]~0_combout ))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[1]),
	.datac(!\aluout_EX_r[12]~4_combout ),
	.datad(!\aluout_EX_r[12]~0_combout ),
	.datae(!regval2_ID[5]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~39 .extended_lut = "off";
defparam \aluout_EX_r[5]~39 .lut_mask = 64'h0000020002FF00FF;
defparam \aluout_EX_r[5]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[5]~40 (
// Equation(s):
// \aluout_EX_r[5]~40_combout  = ( \aluout_EX_r[5]~39_combout  ) # ( !\aluout_EX_r[5]~39_combout  & ( (!\aluout_EX_r[15]~5_combout  & (\aluout_EX_r[15]~6_combout  & ((\Add2~21_sumout )))) # (\aluout_EX_r[15]~5_combout  & (((\aluout_EX_r[15]~6_combout  & 
// \Add2~21_sumout )) # (\aluout_EX_r[5]~38_combout ))) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\aluout_EX_r[5]~38_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[5]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~40 .extended_lut = "off";
defparam \aluout_EX_r[5]~40 .lut_mask = 64'h05370537FFFFFFFF;
defparam \aluout_EX_r[5]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \aluout_EX[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N9
cyclonev_lcell_comb \rd_val_MEM_w[23]~25 (
// Equation(s):
// \rd_val_MEM_w[23]~25_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\dmem~24_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~25 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~25 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N26
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N22
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N48
cyclonev_lcell_comb \rd_val_MEM_w[23]~26 (
// Equation(s):
// \rd_val_MEM_w[23]~26_combout  = ( \dmem~41_combout  & ( dmem_rtl_0_bypass[75] & ( (!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q ) ) ) ) # ( !\dmem~41_combout  & ( dmem_rtl_0_bypass[75] & ( (!\rd_val_MEM_w[23]~25_combout  & (!dmem_rtl_0_bypass[76] & 
// ((!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q )))) # (\rd_val_MEM_w[23]~25_combout  & ((!\Equal16~4_combout ) # ((!\aluout_EX[7]~DUPLICATE_q )))) ) ) ) # ( !\dmem~41_combout  & ( !dmem_rtl_0_bypass[75] & ( (\rd_val_MEM_w[23]~25_combout  & 
// (dmem_rtl_0_bypass[76] & ((!\Equal16~4_combout ) # (!\aluout_EX[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rd_val_MEM_w[23]~25_combout ),
	.datab(!\Equal16~4_combout ),
	.datac(!dmem_rtl_0_bypass[76]),
	.datad(!\aluout_EX[7]~DUPLICATE_q ),
	.datae(!\dmem~41_combout ),
	.dataf(!dmem_rtl_0_bypass[75]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~26 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~26 .lut_mask = 64'h05040000F5C4FFCC;
defparam \rd_val_MEM_w[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N45
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & \ShiftLeft0~0_combout ) ) ) # ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & \ShiftLeft0~1_combout ) ) )

	.dataa(gnd),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \ShiftRight0~6_combout  & ( (!\regval2_ID[2]~DUPLICATE_q  & ((!regval2_ID[3]) # ((\ShiftRight0~1_combout )))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & ((\ShiftRight0~0_combout )))) ) ) # ( !\ShiftRight0~6_combout  & 
// ( (!\regval2_ID[2]~DUPLICATE_q  & (regval2_ID[3] & (\ShiftRight0~1_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (!regval2_ID[3] & ((\ShiftRight0~0_combout )))) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[23]~103 (
// Equation(s):
// \aluout_EX_r[23]~103_combout  = ( regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~2_combout  ) ) ) # ( !regval2_ID[3] & ( \regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~23_combout  ) ) ) # ( regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( 
// \ShiftLeft0~24_combout  ) ) ) # ( !regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( \ShiftLeft0~34_combout  ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\ShiftLeft0~34_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~103 .extended_lut = "off";
defparam \aluout_EX_r[23]~103 .lut_mask = 64'h0F0F333300FF5555;
defparam \aluout_EX_r[23]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N51
cyclonev_lcell_comb \aluout_EX_r[23]~104 (
// Equation(s):
// \aluout_EX_r[23]~104_combout  = ( \aluout_EX_r[23]~103_combout  & ( (!op2_ID[0] & (((\ShiftRight0~39_combout )))) # (op2_ID[0] & (((!\regval2_ID[4]~DUPLICATE_q )) # (\ShiftLeft0~33_combout ))) ) ) # ( !\aluout_EX_r[23]~103_combout  & ( (!op2_ID[0] & 
// (((\ShiftRight0~39_combout )))) # (op2_ID[0] & (\ShiftLeft0~33_combout  & ((\regval2_ID[4]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!op2_ID[0]),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~104 .extended_lut = "off";
defparam \aluout_EX_r[23]~104 .lut_mask = 64'h303530353F353F35;
defparam \aluout_EX_r[23]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[23]~105 (
// Equation(s):
// \aluout_EX_r[23]~105_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( \aluout_EX_r[23]~104_combout  & ( (!\aluout_EX_r[3]~74_combout ) # ((!\aluout_EX[20]~3_combout  & ((\Add1~65_sumout ))) # (\aluout_EX[20]~3_combout  & (regval2_ID[23]))) ) ) ) # ( 
// !\regval1_ID[23]~DUPLICATE_q  & ( \aluout_EX_r[23]~104_combout  & ( (!\aluout_EX_r[3]~74_combout  & (((!\aluout_EX[20]~3_combout )) # (regval2_ID[23]))) # (\aluout_EX_r[3]~74_combout  & (((\Add1~65_sumout  & !\aluout_EX[20]~3_combout )))) ) ) ) # ( 
// \regval1_ID[23]~DUPLICATE_q  & ( !\aluout_EX_r[23]~104_combout  & ( (!\aluout_EX_r[3]~74_combout  & (((\aluout_EX[20]~3_combout )))) # (\aluout_EX_r[3]~74_combout  & ((!\aluout_EX[20]~3_combout  & ((\Add1~65_sumout ))) # (\aluout_EX[20]~3_combout  & 
// (regval2_ID[23])))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !\aluout_EX_r[23]~104_combout  & ( (!\aluout_EX_r[3]~74_combout  & (regval2_ID[23] & ((\aluout_EX[20]~3_combout )))) # (\aluout_EX_r[3]~74_combout  & (((\Add1~65_sumout  & 
// !\aluout_EX[20]~3_combout )))) ) ) )

	.dataa(!regval2_ID[23]),
	.datab(!\Add1~65_sumout ),
	.datac(!\aluout_EX_r[3]~74_combout ),
	.datad(!\aluout_EX[20]~3_combout ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[23]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~105 .extended_lut = "off";
defparam \aluout_EX_r[23]~105 .lut_mask = 64'h035003F5F350F3F5;
defparam \aluout_EX_r[23]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[23]~106 (
// Equation(s):
// \aluout_EX_r[23]~106_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( regval2_ID[23] & ( (!\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout ) # ((\Add2~65_sumout )))) # (\aluout_EX[20]~1_combout  & (!\aluout_EX[20]~2_combout  & 
// ((\aluout_EX_r[23]~105_combout )))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( regval2_ID[23] & ( (!\aluout_EX[20]~1_combout  & (\aluout_EX[20]~2_combout  & (\Add2~65_sumout ))) # (\aluout_EX[20]~1_combout  & (((\aluout_EX_r[23]~105_combout )) # 
// (\aluout_EX[20]~2_combout ))) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !regval2_ID[23] & ( (!\aluout_EX[20]~1_combout  & ((!\aluout_EX[20]~2_combout ) # ((\Add2~65_sumout )))) # (\aluout_EX[20]~1_combout  & (((\aluout_EX_r[23]~105_combout )) # 
// (\aluout_EX[20]~2_combout ))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !regval2_ID[23] & ( (!\aluout_EX[20]~1_combout  & (\aluout_EX[20]~2_combout  & (\Add2~65_sumout ))) # (\aluout_EX[20]~1_combout  & (!\aluout_EX[20]~2_combout  & 
// ((\aluout_EX_r[23]~105_combout )))) ) ) )

	.dataa(!\aluout_EX[20]~1_combout ),
	.datab(!\aluout_EX[20]~2_combout ),
	.datac(!\Add2~65_sumout ),
	.datad(!\aluout_EX_r[23]~105_combout ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!regval2_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~106 .extended_lut = "off";
defparam \aluout_EX_r[23]~106 .lut_mask = 64'h02469BDF13578ACE;
defparam \aluout_EX_r[23]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N50
dffeas \aluout_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[23]~106_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[23] .is_wysiwyg = "true";
defparam \aluout_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N49
dffeas \regval_MEM[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[23]~26_combout ),
	.asdata(aluout_EX[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[23] .is_wysiwyg = "true";
defparam \regval_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N40
dffeas \regs[0][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N10
dffeas \regval1_ID[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][23]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( regval1_ID[28] & ( regval1_ID[26] & ( (regval2_ID[26] & (\regval2_ID[28]~DUPLICATE_q  & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( !regval1_ID[28] & ( regval1_ID[26] & ( (regval2_ID[26] & (!\regval2_ID[28]~DUPLICATE_q  & 
// (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( regval1_ID[28] & ( !regval1_ID[26] & ( (!regval2_ID[26] & (\regval2_ID[28]~DUPLICATE_q  & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( !regval1_ID[28] & ( !regval1_ID[26] & ( (!regval2_ID[26] & 
// (!\regval2_ID[28]~DUPLICATE_q  & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval2_ID[27]),
	.datac(!regval2_ID[26]),
	.datad(!\regval2_ID[28]~DUPLICATE_q ),
	.datae(!regval1_ID[28]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h9000009009000009;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( regval1_ID[25] & ( regval2_ID[24] & ( (regval1_ID[24] & (\LessThan0~0_combout  & regval2_ID[25])) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[24] & ( (regval1_ID[24] & (\LessThan0~0_combout  & !regval2_ID[25])) ) ) ) # ( regval1_ID[25] 
// & ( !regval2_ID[24] & ( (!regval1_ID[24] & (\LessThan0~0_combout  & regval2_ID[25])) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[24] & ( (!regval1_ID[24] & (\LessThan0~0_combout  & !regval2_ID[25])) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!\LessThan0~0_combout ),
	.datac(!regval2_ID[25]),
	.datad(gnd),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h2020020210100101;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( regval1_ID[22] & ( (\regval2_ID[22]~DUPLICATE_q  & (\Equal9~0_combout  & (!\regval1_ID[23]~DUPLICATE_q  $ (regval2_ID[23])))) ) ) # ( !regval1_ID[22] & ( (!\regval2_ID[22]~DUPLICATE_q  & (\Equal9~0_combout  & 
// (!\regval1_ID[23]~DUPLICATE_q  $ (regval2_ID[23])))) ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!\regval2_ID[22]~DUPLICATE_q ),
	.datac(!regval2_ID[23]),
	.datad(!\Equal9~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0084008400210021;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( regval1_ID[22] & ( (\Equal9~0_combout  & ((!\regval1_ID[23]~DUPLICATE_q  & (!\regval2_ID[22]~DUPLICATE_q  & !regval2_ID[23])) # (\regval1_ID[23]~DUPLICATE_q  & ((!\regval2_ID[22]~DUPLICATE_q ) # (!regval2_ID[23]))))) ) ) # ( 
// !regval1_ID[22] & ( (\regval1_ID[23]~DUPLICATE_q  & (!regval2_ID[23] & \Equal9~0_combout )) ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!\regval2_ID[22]~DUPLICATE_q ),
	.datac(!regval2_ID[23]),
	.datad(!\Equal9~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'h0050005000D400D4;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( regval1_ID[26] & ( regval2_ID[26] & ( (!\regval2_ID[28]~DUPLICATE_q  & (((!regval2_ID[27] & regval1_ID[27])) # (regval1_ID[28]))) # (\regval2_ID[28]~DUPLICATE_q  & (!regval2_ID[27] & (regval1_ID[27] & regval1_ID[28]))) ) ) ) # ( 
// !regval1_ID[26] & ( regval2_ID[26] & ( (!\regval2_ID[28]~DUPLICATE_q  & (((!regval2_ID[27] & regval1_ID[27])) # (regval1_ID[28]))) # (\regval2_ID[28]~DUPLICATE_q  & (!regval2_ID[27] & (regval1_ID[27] & regval1_ID[28]))) ) ) ) # ( regval1_ID[26] & ( 
// !regval2_ID[26] & ( (!\regval2_ID[28]~DUPLICATE_q  & ((!regval2_ID[27]) # ((regval1_ID[28]) # (regval1_ID[27])))) # (\regval2_ID[28]~DUPLICATE_q  & (regval1_ID[28] & ((!regval2_ID[27]) # (regval1_ID[27])))) ) ) ) # ( !regval1_ID[26] & ( !regval2_ID[26] & 
// ( (!\regval2_ID[28]~DUPLICATE_q  & (((!regval2_ID[27] & regval1_ID[27])) # (regval1_ID[28]))) # (\regval2_ID[28]~DUPLICATE_q  & (!regval2_ID[27] & (regval1_ID[27] & regval1_ID[28]))) ) ) )

	.dataa(!regval2_ID[27]),
	.datab(!\regval2_ID[28]~DUPLICATE_q ),
	.datac(!regval1_ID[27]),
	.datad(!regval1_ID[28]),
	.datae(!regval1_ID[26]),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h08CE8CEF08CE08CE;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( regval1_ID[25] & ( regval2_ID[24] & ( (!\LessThan1~19_combout  & ((!\LessThan0~0_combout ) # (regval2_ID[25]))) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[24] & ( !\LessThan1~19_combout  ) ) ) # ( regval1_ID[25] & ( 
// !regval2_ID[24] & ( (!\LessThan1~19_combout  & ((!\LessThan0~0_combout ) # ((!regval1_ID[24] & regval2_ID[25])))) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[24] & ( (!\LessThan1~19_combout  & ((!regval1_ID[24]) # ((!\LessThan0~0_combout ) # 
// (regval2_ID[25])))) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!\LessThan0~0_combout ),
	.datac(!regval2_ID[25]),
	.datad(!\LessThan1~19_combout ),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'hEF00CE00FF00CF00;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( regval2_ID[18] & ( (regval1_ID[19] & !regval2_ID[19]) ) ) # ( !regval2_ID[18] & ( (!regval1_ID[19] & (!regval2_ID[19] & regval1_ID[18])) # (regval1_ID[19] & ((!regval2_ID[19]) # (regval1_ID[18]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[19]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(!regval2_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h30F330F330303030;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( regval1_ID[21] & ( (!regval2_ID[21]) # ((!regval2_ID[20] & ((regval1_ID[20]) # (\LessThan1~14_combout ))) # (regval2_ID[20] & (\LessThan1~14_combout  & regval1_ID[20]))) ) ) # ( !regval1_ID[21] & ( (!regval2_ID[21] & 
// ((!regval2_ID[20] & ((regval1_ID[20]) # (\LessThan1~14_combout ))) # (regval2_ID[20] & (\LessThan1~14_combout  & regval1_ID[20])))) ) )

	.dataa(!regval2_ID[20]),
	.datab(!regval2_ID[21]),
	.datac(!\LessThan1~14_combout ),
	.datad(!regval1_ID[20]),
	.datae(gnd),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h088C088CCEEFCEEF;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( regval1_ID[21] & ( (regval2_ID[21] & (!regval1_ID[20] $ (regval2_ID[20]))) ) ) # ( !regval1_ID[21] & ( (!regval2_ID[21] & (!regval1_ID[20] $ (regval2_ID[20]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(!regval2_ID[20]),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \LessThan1~0_combout  & ( (!regval1_ID[18] & (!regval2_ID[18] & (!regval1_ID[19] $ (regval2_ID[19])))) # (regval1_ID[18] & (regval2_ID[18] & (!regval1_ID[19] $ (regval2_ID[19])))) ) )

	.dataa(!regval1_ID[18]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[19]),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h0000000082418241;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N57
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( regval1_ID[16] & ( (\LessThan1~1_combout  & ((!regval2_ID[16] & ((!regval2_ID[17]) # (regval1_ID[17]))) # (regval2_ID[16] & (regval1_ID[17] & !regval2_ID[17])))) ) ) # ( !regval1_ID[16] & ( (regval1_ID[17] & 
// (\LessThan1~1_combout  & !regval2_ID[17])) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval1_ID[17]),
	.datac(!\LessThan1~1_combout ),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h030003000B020B02;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~1_combout  & ( (!regval2_ID[16] & (!regval1_ID[16] & (!regval1_ID[17] $ (regval2_ID[17])))) # (regval2_ID[16] & (regval1_ID[16] & (!regval1_ID[17] $ (regval2_ID[17])))) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval1_ID[17]),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0000000084218421;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ( regval2_ID[15] & ( (\regval1_ID[15]~DUPLICATE_q  & (!regval1_ID[14] $ (regval2_ID[14]))) ) ) # ( !regval2_ID[15] & ( (!\regval1_ID[15]~DUPLICATE_q  & (!regval1_ID[14] $ (regval2_ID[14]))) ) )

	.dataa(!regval1_ID[14]),
	.datab(gnd),
	.datac(!regval2_ID[14]),
	.datad(!\regval1_ID[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~1 .extended_lut = "off";
defparam \Equal9~1 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N15
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( regval2_ID[13] & ( (regval1_ID[13] & (!regval2_ID[12] $ (regval1_ID[12]))) ) ) # ( !regval2_ID[13] & ( (!regval1_ID[13] & (!regval2_ID[12] $ (regval1_ID[12]))) ) )

	.dataa(!regval2_ID[12]),
	.datab(gnd),
	.datac(!regval1_ID[12]),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N39
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \LessThan1~3_combout  & ( (\LessThan1~2_combout  & \Equal9~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan1~2_combout ),
	.datad(!\Equal9~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h00000000000F000F;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N21
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( regval1_ID[11] & ( (!regval2_ID[11]) # ((!regval2_ID[10] & regval1_ID[10])) ) ) # ( !regval1_ID[11] & ( (!regval2_ID[11] & (!regval2_ID[10] & regval1_ID[10])) ) )

	.dataa(!regval2_ID[11]),
	.datab(!regval2_ID[10]),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h08080808AEAEAEAE;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \regval1_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][15]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15] .is_wysiwyg = "true";
defparam \regval1_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N12
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( regval2_ID[13] & ( (!regval2_ID[12] & (regval1_ID[12] & regval1_ID[13])) ) ) # ( !regval2_ID[13] & ( ((!regval2_ID[12] & regval1_ID[12])) # (regval1_ID[13]) ) )

	.dataa(!regval2_ID[12]),
	.datab(!regval1_ID[12]),
	.datac(!regval1_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h2F2F2F2F02020202;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N6
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[15] & ( (\LessThan1~2_combout  & (regval1_ID[15] & ((!regval2_ID[14]) # (\LessThan1~16_combout )))) ) ) ) # ( !\regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[15] & ( (!regval2_ID[14] & 
// (\LessThan1~2_combout  & (regval1_ID[15] & \LessThan1~16_combout ))) ) ) ) # ( \regval1_ID[14]~DUPLICATE_q  & ( !regval2_ID[15] & ( (\LessThan1~2_combout  & ((!regval2_ID[14]) # ((\LessThan1~16_combout ) # (regval1_ID[15])))) ) ) ) # ( 
// !\regval1_ID[14]~DUPLICATE_q  & ( !regval2_ID[15] & ( (\LessThan1~2_combout  & (((!regval2_ID[14] & \LessThan1~16_combout )) # (regval1_ID[15]))) ) ) )

	.dataa(!regval2_ID[14]),
	.datab(!\LessThan1~2_combout ),
	.datac(!regval1_ID[15]),
	.datad(!\LessThan1~16_combout ),
	.datae(!\regval1_ID[14]~DUPLICATE_q ),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0323233300020203;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( !\LessThan1~17_combout  & ( (!\LessThan1~15_combout  & (!\LessThan1~12_combout  & ((!\LessThan1~11_combout ) # (!\LessThan1~13_combout )))) ) )

	.dataa(!\LessThan1~15_combout ),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan1~11_combout ),
	.datad(!\LessThan1~13_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h8880888000000000;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N21
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( regval1_ID[11] & ( (regval2_ID[11] & (!regval2_ID[10] $ (regval1_ID[10]))) ) ) # ( !regval1_ID[11] & ( (!regval2_ID[11] & (!regval2_ID[10] $ (regval1_ID[10]))) ) )

	.dataa(!regval2_ID[11]),
	.datab(gnd),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N18
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \LessThan1~3_combout  & ( (\LessThan1~2_combout  & (\Equal9~1_combout  & \LessThan0~2_combout )) ) )

	.dataa(gnd),
	.datab(!\LessThan1~2_combout ),
	.datac(!\Equal9~1_combout ),
	.datad(!\LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000030003;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( regval2_ID[9] & ( (regval1_ID[9] & (!regval2_ID[8] $ (regval1_ID[8]))) ) ) # ( !regval2_ID[9] & ( (!regval1_ID[9] & (!regval2_ID[8] $ (regval1_ID[8]))) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval1_ID[8]),
	.datac(!regval1_ID[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h9090909009090909;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( regval2_ID[7] & ( (\LessThan0~4_combout  & (\regval1_ID[7]~DUPLICATE_q  & (!regval2_ID[6] $ (regval1_ID[6])))) ) ) # ( !regval2_ID[7] & ( (\LessThan0~4_combout  & (!\regval1_ID[7]~DUPLICATE_q  & (!regval2_ID[6] $ 
// (regval1_ID[6])))) ) )

	.dataa(!regval2_ID[6]),
	.datab(!regval1_ID[6]),
	.datac(!\LessThan0~4_combout ),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0900090000090009;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( regval1_ID[4] & ( (\regval2_ID[4]~DUPLICATE_q  & (\LessThan0~5_combout  & (!regval1_ID[5] $ (regval2_ID[5])))) ) ) # ( !regval1_ID[4] & ( (!\regval2_ID[4]~DUPLICATE_q  & (\LessThan0~5_combout  & (!regval1_ID[5] $ 
// (regval2_ID[5])))) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval2_ID[5]),
	.datac(!\regval2_ID[4]~DUPLICATE_q ),
	.datad(!\LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0090009000090009;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \regval2_ID[7]~DUPLICATE_q  & ( regval1_ID[6] & ( (\regval1_ID[7]~DUPLICATE_q  & !regval2_ID[6]) ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( regval1_ID[6] & ( (!regval2_ID[6]) # (\regval1_ID[7]~DUPLICATE_q ) ) ) ) # ( 
// !\regval2_ID[7]~DUPLICATE_q  & ( !regval1_ID[6] & ( \regval1_ID[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[7]~DUPLICATE_q ),
	.datac(!regval2_ID[6]),
	.datad(gnd),
	.datae(!\regval2_ID[7]~DUPLICATE_q ),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h33330000F3F33030;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \LessThan1~8_combout  & ( (!regval1_ID[9] & (!\regval2_ID[9]~DUPLICATE_q  & ((!regval2_ID[8]) # (regval1_ID[8])))) # (regval1_ID[9] & ((!regval2_ID[8]) # ((!\regval2_ID[9]~DUPLICATE_q ) # (regval1_ID[8])))) ) ) # ( 
// !\LessThan1~8_combout  & ( (!regval1_ID[9] & (!regval2_ID[8] & (regval1_ID[8] & !\regval2_ID[9]~DUPLICATE_q ))) # (regval1_ID[9] & ((!\regval2_ID[9]~DUPLICATE_q ) # ((!regval2_ID[8] & regval1_ID[8])))) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval1_ID[8]),
	.datac(!regval1_ID[9]),
	.datad(!\regval2_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h2F022F02BF0BBF0B;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( regval1_ID[1] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & regval1_ID[0])) ) ) # ( !regval1_ID[1] & ( (!regval2_ID[1] & (!regval2_ID[0] & regval1_ID[0])) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h08080808AEAEAEAE;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( regval1_ID[2] & ( (!regval2_ID[3] & (((!\regval2_ID[2]~DUPLICATE_q ) # (\LessThan1~6_combout )) # (regval1_ID[3]))) # (regval2_ID[3] & (regval1_ID[3] & ((!\regval2_ID[2]~DUPLICATE_q ) # (\LessThan1~6_combout )))) ) ) # ( 
// !regval1_ID[2] & ( (!regval2_ID[3] & (((\LessThan1~6_combout  & !\regval2_ID[2]~DUPLICATE_q )) # (regval1_ID[3]))) # (regval2_ID[3] & (regval1_ID[3] & (\LessThan1~6_combout  & !\regval2_ID[2]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval1_ID[3]),
	.datac(!\LessThan1~6_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h2B222B22BB2BBB2B;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N39
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( regval1_ID[4] & ( (\LessThan0~5_combout  & ((!regval1_ID[5] & (!regval2_ID[5] & !\regval2_ID[4]~DUPLICATE_q )) # (regval1_ID[5] & ((!regval2_ID[5]) # (!\regval2_ID[4]~DUPLICATE_q ))))) ) ) # ( !regval1_ID[4] & ( (regval1_ID[5] & 
// (!regval2_ID[5] & \LessThan0~5_combout )) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval2_ID[5]),
	.datac(!\LessThan0~5_combout ),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h040404040D040D04;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N9
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \LessThan1~5_combout  & ( \LessThan0~3_combout  ) ) # ( !\LessThan1~5_combout  & ( (\LessThan0~3_combout  & (((\LessThan0~6_combout  & \LessThan1~7_combout )) # (\LessThan1~9_combout ))) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!\LessThan0~6_combout ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\LessThan1~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h0515051555555555;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( \LessThan1~10_combout  & ( (!\LessThan0~1_combout  & (!\LessThan1~21_combout  & \LessThan1~20_combout )) ) ) # ( !\LessThan1~10_combout  & ( (!\LessThan1~21_combout  & (\LessThan1~20_combout  & ((!\LessThan0~1_combout ) # 
// (\LessThan1~18_combout )))) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\LessThan1~21_combout ),
	.datac(!\LessThan1~20_combout ),
	.datad(!\LessThan1~18_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'h080C080C08080808;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \Selector31~24 (
// Equation(s):
// \Selector31~24_combout  = ( \regval1_ID[30]~DUPLICATE_q  & ( regval2_ID[31] & ( (!op2_ID[0] & (regval2_ID[30] & (op2_ID[1] & \regval1_ID[31]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[30]~DUPLICATE_q  & ( regval2_ID[31] & ( (!op2_ID[0] & (op2_ID[1] & 
// \regval1_ID[31]~DUPLICATE_q )) ) ) ) # ( \regval1_ID[30]~DUPLICATE_q  & ( !regval2_ID[31] & ( (!op2_ID[0] & (op2_ID[1] & ((\regval1_ID[31]~DUPLICATE_q ) # (regval2_ID[30])))) ) ) ) # ( !\regval1_ID[30]~DUPLICATE_q  & ( !regval2_ID[31] & ( (!op2_ID[0] & 
// op2_ID[1]) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[30]),
	.datac(!op2_ID[1]),
	.datad(!\regval1_ID[31]~DUPLICATE_q ),
	.datae(!\regval1_ID[30]~DUPLICATE_q ),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~24 .extended_lut = "off";
defparam \Selector31~24 .lut_mask = 64'h0A0A020A000A0002;
defparam \Selector31~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \aluout_EX_r~159 (
// Equation(s):
// \aluout_EX_r~159_combout  = ( \regval1_ID[31]~DUPLICATE_q  & ( !regval2_ID[31] ) ) # ( !\regval1_ID[31]~DUPLICATE_q  & ( regval2_ID[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[31]),
	.datae(gnd),
	.dataf(!\regval1_ID[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~159 .extended_lut = "off";
defparam \aluout_EX_r~159 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \aluout_EX_r~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( !\aluout_EX_r~159_combout  & ( \regval1_ID[30]~DUPLICATE_q  & ( regval2_ID[30] ) ) ) # ( !\aluout_EX_r~159_combout  & ( !\regval1_ID[30]~DUPLICATE_q  & ( !regval2_ID[30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[30]),
	.datad(gnd),
	.datae(!\aluout_EX_r~159_combout ),
	.dataf(!\regval1_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hF0F000000F0F0000;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \Selector31~25 (
// Equation(s):
// \Selector31~25_combout  = ( regval2_ID[29] & ( (\Selector31~24_combout  & (((!\regval1_ID[29]~DUPLICATE_q ) # (!\LessThan1~4_combout )) # (\LessThan1~22_combout ))) ) ) # ( !regval2_ID[29] & ( (\Selector31~24_combout  & ((!\LessThan1~4_combout ) # 
// ((\LessThan1~22_combout  & !\regval1_ID[29]~DUPLICATE_q )))) ) )

	.dataa(!\LessThan1~22_combout ),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!\Selector31~24_combout ),
	.datad(!\LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~25 .extended_lut = "off";
defparam \Selector31~25 .lut_mask = 64'h0F040F040F0D0F0D;
defparam \Selector31~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( regval1_ID[3] & ( (regval2_ID[3] & (!regval1_ID[2] $ (\regval2_ID[2]~DUPLICATE_q ))) ) ) # ( !regval1_ID[3] & ( (!regval2_ID[3] & (!regval1_ID[2] $ (\regval2_ID[2]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[3]),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N48
cyclonev_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = ( regval2_ID[29] & ( \LessThan1~4_combout  & ( (\LessThan0~7_combout  & (regval1_ID[29] & (!regval1_ID[1] $ (regval2_ID[1])))) ) ) ) # ( !regval2_ID[29] & ( \LessThan1~4_combout  & ( (\LessThan0~7_combout  & (!regval1_ID[29] & 
// (!regval1_ID[1] $ (regval2_ID[1])))) ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!regval1_ID[1]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[29]),
	.datae(!regval2_ID[29]),
	.dataf(!\LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~2 .extended_lut = "off";
defparam \Equal9~2 .lut_mask = 64'h0000000041000041;
defparam \Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = ( \LessThan0~6_combout  & ( (\LessThan0~3_combout  & (\LessThan0~1_combout  & \Equal9~2_combout )) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Equal9~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~3 .extended_lut = "off";
defparam \Equal9~3 .lut_mask = 64'h0000000000050005;
defparam \Equal9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \Selector31~28 (
// Equation(s):
// \Selector31~28_combout  = ( regval1_ID[0] & ( (!op2_ID[0] & (regval2_ID[0] & (\Equal9~3_combout  & !op2_ID[1]))) # (op2_ID[0] & (op2_ID[1] & ((!regval2_ID[0]) # (!\Equal9~3_combout )))) ) ) # ( !regval1_ID[0] & ( (!op2_ID[0] & (!regval2_ID[0] & 
// (\Equal9~3_combout  & !op2_ID[1]))) # (op2_ID[0] & (op2_ID[1] & ((!\Equal9~3_combout ) # (regval2_ID[0])))) ) )

	.dataa(!regval2_ID[0]),
	.datab(!\Equal9~3_combout ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~28 .extended_lut = "off";
defparam \Selector31~28 .lut_mask = 64'h200D200D100E100E;
defparam \Selector31~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \Selector31~27 (
// Equation(s):
// \Selector31~27_combout  = ( !\regval1_ID[30]~DUPLICATE_q  & ( regval2_ID[31] & ( (\regval1_ID[31]~DUPLICATE_q  & (!op2_ID[1] & (op2_ID[0] & regval2_ID[30]))) ) ) ) # ( \regval1_ID[30]~DUPLICATE_q  & ( !regval2_ID[31] & ( (\regval1_ID[31]~DUPLICATE_q  & 
// (!op2_ID[1] & op2_ID[0])) ) ) ) # ( !\regval1_ID[30]~DUPLICATE_q  & ( !regval2_ID[31] & ( (!op2_ID[1] & (op2_ID[0] & ((regval2_ID[30]) # (\regval1_ID[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[31]~DUPLICATE_q ),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[30]),
	.datae(!\regval1_ID[30]~DUPLICATE_q ),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~27 .extended_lut = "off";
defparam \Selector31~27 .lut_mask = 64'h040C040400040000;
defparam \Selector31~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \Selector31~26 (
// Equation(s):
// \Selector31~26_combout  = ( !\aluout_EX_r~159_combout  & ( \regval1_ID[30]~DUPLICATE_q  & ( (!op2_ID[1] & (op2_ID[0] & regval2_ID[30])) ) ) ) # ( !\aluout_EX_r~159_combout  & ( !\regval1_ID[30]~DUPLICATE_q  & ( (!op2_ID[1] & (op2_ID[0] & !regval2_ID[30])) 
// ) ) )

	.dataa(gnd),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[30]),
	.datae(!\aluout_EX_r~159_combout ),
	.dataf(!\regval1_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~26 .extended_lut = "off";
defparam \Selector31~26 .lut_mask = 64'h0C000000000C0000;
defparam \Selector31~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N27
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( regval2_ID[13] & ( (!regval1_ID[13]) # ((regval2_ID[12] & !regval1_ID[12])) ) ) # ( !regval2_ID[13] & ( (regval2_ID[12] & (!regval1_ID[12] & !regval1_ID[13])) ) )

	.dataa(!regval2_ID[12]),
	.datab(!regval1_ID[12]),
	.datac(gnd),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h44004400FF44FF44;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[15] & ( (\LessThan1~2_combout  & ((!regval1_ID[15]) # ((\LessThan0~18_combout  & regval2_ID[14])))) ) ) ) # ( !\regval1_ID[14]~DUPLICATE_q  & ( regval2_ID[15] & ( (\LessThan1~2_combout 
//  & ((!regval1_ID[15]) # ((regval2_ID[14]) # (\LessThan0~18_combout )))) ) ) ) # ( \regval1_ID[14]~DUPLICATE_q  & ( !regval2_ID[15] & ( (!regval1_ID[15] & (\LessThan1~2_combout  & (\LessThan0~18_combout  & regval2_ID[14]))) ) ) ) # ( 
// !\regval1_ID[14]~DUPLICATE_q  & ( !regval2_ID[15] & ( (!regval1_ID[15] & (\LessThan1~2_combout  & ((regval2_ID[14]) # (\LessThan0~18_combout )))) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!\LessThan1~2_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!regval2_ID[14]),
	.datae(!\regval1_ID[14]~DUPLICATE_q ),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h0222000223332223;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = (!regval1_ID[19] & (((!regval1_ID[18] & regval2_ID[18])) # (regval2_ID[19]))) # (regval1_ID[19] & (!regval1_ID[18] & (regval2_ID[18] & regval2_ID[19])))

	.dataa(!regval1_ID[18]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[18]),
	.datad(!regval2_ID[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h08CE08CE08CE08CE;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \LessThan0~15_combout  & ( (!regval1_ID[21] & ((!regval1_ID[20]) # ((regval2_ID[20]) # (regval2_ID[21])))) # (regval1_ID[21] & (regval2_ID[21] & ((!regval1_ID[20]) # (regval2_ID[20])))) ) ) # ( !\LessThan0~15_combout  & ( 
// (!regval1_ID[21] & (((!regval1_ID[20] & regval2_ID[20])) # (regval2_ID[21]))) # (regval1_ID[21] & (!regval1_ID[20] & (regval2_ID[21] & regval2_ID[20]))) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval1_ID[20]),
	.datac(!regval2_ID[21]),
	.datad(!regval2_ID[20]),
	.datae(gnd),
	.dataf(!\LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h0A8E0A8E8EAF8EAF;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( regval2_ID[17] & ( !\LessThan0~16_combout  & ( (!\LessThan1~1_combout ) # ((regval1_ID[17] & ((!regval2_ID[16]) # (regval1_ID[16])))) ) ) ) # ( !regval2_ID[17] & ( !\LessThan0~16_combout  & ( ((!\LessThan1~1_combout ) # 
// ((!regval2_ID[16]) # (regval1_ID[17]))) # (regval1_ID[16]) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!\LessThan1~1_combout ),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[16]),
	.datae(!regval2_ID[17]),
	.dataf(!\LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'hFFDFCFCD00000000;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( regval1_ID[6] & ( (!\regval1_ID[7]~DUPLICATE_q  & \regval2_ID[7]~DUPLICATE_q ) ) ) # ( !regval1_ID[6] & ( (!regval2_ID[6] & (!\regval1_ID[7]~DUPLICATE_q  & \regval2_ID[7]~DUPLICATE_q )) # (regval2_ID[6] & 
// ((!\regval1_ID[7]~DUPLICATE_q ) # (\regval2_ID[7]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[6]),
	.datab(gnd),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!\regval2_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h50F550F500F000F0;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( regval2_ID[9] & ( (!regval1_ID[9]) # ((!regval2_ID[8] & (!regval1_ID[8] & \LessThan0~12_combout )) # (regval2_ID[8] & ((!regval1_ID[8]) # (\LessThan0~12_combout )))) ) ) # ( !regval2_ID[9] & ( (!regval1_ID[9] & ((!regval2_ID[8] 
// & (!regval1_ID[8] & \LessThan0~12_combout )) # (regval2_ID[8] & ((!regval1_ID[8]) # (\LessThan0~12_combout ))))) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval1_ID[8]),
	.datac(!\LessThan0~12_combout ),
	.datad(!regval1_ID[9]),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h4D004D00FF4DFF4D;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( regval1_ID[5] & ( (!regval1_ID[4] & (regval2_ID[5] & \regval2_ID[4]~DUPLICATE_q )) ) ) # ( !regval1_ID[5] & ( ((!regval1_ID[4] & \regval2_ID[4]~DUPLICATE_q )) # (regval2_ID[5]) ) )

	.dataa(!regval1_ID[4]),
	.datab(gnd),
	.datac(!regval2_ID[5]),
	.datad(!\regval2_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N9
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( regval1_ID[1] & ( (regval2_ID[1] & (regval2_ID[0] & !regval1_ID[0])) ) ) # ( !regval1_ID[1] & ( ((regval2_ID[0] & !regval1_ID[0])) # (regval2_ID[1]) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h7575757510101010;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \LessThan0~10_combout  & ( (!regval2_ID[3] & (!regval1_ID[3] & ((!regval1_ID[2]) # (\regval2_ID[2]~DUPLICATE_q )))) # (regval2_ID[3] & (((!regval1_ID[2]) # (!regval1_ID[3])) # (\regval2_ID[2]~DUPLICATE_q ))) ) ) # ( 
// !\LessThan0~10_combout  & ( (!regval2_ID[3] & (\regval2_ID[2]~DUPLICATE_q  & (!regval1_ID[2] & !regval1_ID[3]))) # (regval2_ID[3] & ((!regval1_ID[3]) # ((\regval2_ID[2]~DUPLICATE_q  & !regval1_ID[2])))) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval1_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(!\LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h4F044F04DF0DDF0D;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N18
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \LessThan0~11_combout  & ( (!\LessThan0~13_combout  & (!\LessThan0~6_combout  & ((!\LessThan0~9_combout ) # (!\LessThan0~5_combout )))) ) ) # ( !\LessThan0~11_combout  & ( (!\LessThan0~13_combout  & ((!\LessThan0~9_combout ) # 
// (!\LessThan0~5_combout ))) ) )

	.dataa(!\LessThan0~13_combout ),
	.datab(!\LessThan0~9_combout ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'hAA88AA88A080A080;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N24
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( regval1_ID[11] & ( (regval2_ID[11] & (!regval1_ID[10] & regval2_ID[10])) ) ) # ( !regval1_ID[11] & ( ((!regval1_ID[10] & regval2_ID[10])) # (regval2_ID[11]) ) )

	.dataa(!regval2_ID[11]),
	.datab(!regval1_ID[10]),
	.datac(gnd),
	.datad(!regval2_ID[10]),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h55DD55DD00440044;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N12
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~14_combout  & ( \LessThan0~8_combout  & ( (!\LessThan0~19_combout  & (\LessThan0~17_combout  & !\LessThan1~11_combout )) ) ) ) # ( !\LessThan0~14_combout  & ( \LessThan0~8_combout  & ( (!\LessThan0~19_combout  & 
// (\LessThan0~17_combout  & !\LessThan1~11_combout )) ) ) ) # ( \LessThan0~14_combout  & ( !\LessThan0~8_combout  & ( (!\LessThan0~19_combout  & \LessThan0~17_combout ) ) ) ) # ( !\LessThan0~14_combout  & ( !\LessThan0~8_combout  & ( (!\LessThan0~19_combout 
//  & (\LessThan0~17_combout  & ((!\LessThan1~11_combout ) # (!\LessThan0~2_combout )))) ) ) )

	.dataa(!\LessThan0~19_combout ),
	.datab(!\LessThan0~17_combout ),
	.datac(!\LessThan1~11_combout ),
	.datad(!\LessThan0~2_combout ),
	.datae(!\LessThan0~14_combout ),
	.dataf(!\LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h2220222220202020;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( regval2_ID[23] & ( regval1_ID[22] & ( (\Equal9~0_combout  & !\regval1_ID[23]~DUPLICATE_q ) ) ) ) # ( regval2_ID[23] & ( !regval1_ID[22] & ( (\Equal9~0_combout  & ((!\regval1_ID[23]~DUPLICATE_q ) # (\regval2_ID[22]~DUPLICATE_q 
// ))) ) ) ) # ( !regval2_ID[23] & ( !regval1_ID[22] & ( (\Equal9~0_combout  & (!\regval1_ID[23]~DUPLICATE_q  & \regval2_ID[22]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\Equal9~0_combout ),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!\regval2_ID[22]~DUPLICATE_q ),
	.datae(!regval2_ID[23]),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h0030303300003030;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( regval1_ID[26] & ( regval2_ID[26] & ( (!regval1_ID[28] & (((!regval1_ID[27] & regval2_ID[27])) # (\regval2_ID[28]~DUPLICATE_q ))) # (regval1_ID[28] & (!regval1_ID[27] & (\regval2_ID[28]~DUPLICATE_q  & regval2_ID[27]))) ) ) ) # ( 
// !regval1_ID[26] & ( regval2_ID[26] & ( (!regval1_ID[28] & ((!regval1_ID[27]) # ((regval2_ID[27]) # (\regval2_ID[28]~DUPLICATE_q )))) # (regval1_ID[28] & (\regval2_ID[28]~DUPLICATE_q  & ((!regval1_ID[27]) # (regval2_ID[27])))) ) ) ) # ( regval1_ID[26] & ( 
// !regval2_ID[26] & ( (!regval1_ID[28] & (((!regval1_ID[27] & regval2_ID[27])) # (\regval2_ID[28]~DUPLICATE_q ))) # (regval1_ID[28] & (!regval1_ID[27] & (\regval2_ID[28]~DUPLICATE_q  & regval2_ID[27]))) ) ) ) # ( !regval1_ID[26] & ( !regval2_ID[26] & ( 
// (!regval1_ID[28] & (((!regval1_ID[27] & regval2_ID[27])) # (\regval2_ID[28]~DUPLICATE_q ))) # (regval1_ID[28] & (!regval1_ID[27] & (\regval2_ID[28]~DUPLICATE_q  & regval2_ID[27]))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval1_ID[28]),
	.datac(!\regval2_ID[28]~DUPLICATE_q ),
	.datad(!regval2_ID[27]),
	.datae(!regval1_ID[26]),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h0C8E0C8E8ECF0C8E;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( regval1_ID[25] & ( regval2_ID[24] & ( (!\LessThan0~21_combout  & ((!\LessThan0~0_combout ) # ((!regval2_ID[25]) # (regval1_ID[24])))) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[24] & ( (!\LessThan0~21_combout  & 
// ((!\LessThan0~0_combout ) # ((!regval2_ID[25] & regval1_ID[24])))) ) ) ) # ( regval1_ID[25] & ( !regval2_ID[24] & ( !\LessThan0~21_combout  ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[24] & ( (!\LessThan0~21_combout  & ((!\LessThan0~0_combout ) # 
// (!regval2_ID[25]))) ) ) )

	.dataa(!\LessThan0~21_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!regval2_ID[25]),
	.datad(!regval1_ID[24]),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'hA8A8AAAA88A8A8AA;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N39
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( \LessThan0~22_combout  & ( (!\LessThan0~23_combout  & ((!\LessThan0~1_combout ) # (\LessThan0~20_combout ))) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\LessThan0~20_combout ),
	.datad(!\LessThan0~23_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'h00000000AF00AF00;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \Selector31~29 (
// Equation(s):
// \Selector31~29_combout  = ( \LessThan0~24_combout  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\Selector31~28_combout  & !\Selector31~27_combout ) ) ) ) # ( !\LessThan0~24_combout  & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\Selector31~28_combout  & 
// (!\Selector31~27_combout  & ((!\Selector31~26_combout ) # (!regval2_ID[29])))) ) ) ) # ( \LessThan0~24_combout  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!\Selector31~28_combout  & (!\Selector31~27_combout  & ((!\Selector31~26_combout ) # 
// (!regval2_ID[29])))) ) ) ) # ( !\LessThan0~24_combout  & ( !\regval1_ID[29]~DUPLICATE_q  & ( (!\Selector31~28_combout  & (!\Selector31~27_combout  & !\Selector31~26_combout )) ) ) )

	.dataa(!\Selector31~28_combout ),
	.datab(!\Selector31~27_combout ),
	.datac(!\Selector31~26_combout ),
	.datad(!regval2_ID[29]),
	.datae(!\LessThan0~24_combout ),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~29 .extended_lut = "off";
defparam \Selector31~29 .lut_mask = 64'h8080888088808888;
defparam \Selector31~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \Selector31~30 (
// Equation(s):
// \Selector31~30_combout  = ( !op2_ID[5] & ( (!op2_ID[2] & (op2_ID[3] & !op2_ID[4])) ) )

	.dataa(gnd),
	.datab(!op2_ID[2]),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~30 .extended_lut = "off";
defparam \Selector31~30 .lut_mask = 64'h0C000C0000000000;
defparam \Selector31~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( !regval1_ID[6] & ( !\regval1_ID[28]~DUPLICATE_q  & ( (!regval1_ID[9] & (!\regval1_ID[7]~DUPLICATE_q  & (!\regval1_ID[25]~DUPLICATE_q  & !regval1_ID[5]))) ) ) )

	.dataa(!regval1_ID[9]),
	.datab(!\regval1_ID[7]~DUPLICATE_q ),
	.datac(!\regval1_ID[25]~DUPLICATE_q ),
	.datad(!regval1_ID[5]),
	.datae(!regval1_ID[6]),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h8000000000000000;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( !regval1_ID[3] & ( !regval1_ID[1] & ( (!\regval1_ID[29]~DUPLICATE_q  & (!regval1_ID[30] & (!\regval1_ID[4]~DUPLICATE_q  & !regval1_ID[0]))) ) ) )

	.dataa(!\regval1_ID[29]~DUPLICATE_q ),
	.datab(!regval1_ID[30]),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!regval1_ID[0]),
	.datae(!regval1_ID[3]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "off";
defparam \Selector31~13 .lut_mask = 64'h8000000000000000;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \Selector31~14 (
// Equation(s):
// \Selector31~14_combout  = ( !regval1_ID[18] & ( !regval1_ID[8] & ( (!regval1_ID[20] & (!regval1_ID[19] & (op2_ID[3] & !regval1_ID[21]))) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval1_ID[19]),
	.datac(!op2_ID[3]),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[18]),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~14 .extended_lut = "off";
defparam \Selector31~14 .lut_mask = 64'h0800000000000000;
defparam \Selector31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N24
cyclonev_lcell_comb \Selector31~15 (
// Equation(s):
// \Selector31~15_combout  = ( !regval1_ID[2] & ( !regval1_ID[26] & ( (!regval1_ID[27] & (!regval1_ID[24] & (!\regval1_ID[22]~DUPLICATE_q  & !regval1_ID[23]))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval1_ID[24]),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!regval1_ID[23]),
	.datae(!regval1_ID[2]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~15 .extended_lut = "off";
defparam \Selector31~15 .lut_mask = 64'h8000000000000000;
defparam \Selector31~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N0
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( !regval1_ID[17] & ( (!regval1_ID[16] & !\regval1_ID[31]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[16]),
	.datad(!\regval1_ID[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'hF000F00000000000;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( !\regval1_ID[12]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval1_ID[13] & (!regval1_ID[14] & (!regval1_ID[10] & !\regval1_ID[15]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[10]),
	.datad(!\regval1_ID[15]~DUPLICATE_q ),
	.datae(!\regval1_ID[12]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h8000000000000000;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \Selector31~16 (
// Equation(s):
// \Selector31~16_combout  = ( \Selector31~10_combout  & ( \Selector31~11_combout  & ( (\Selector31~12_combout  & (\Selector31~13_combout  & (\Selector31~14_combout  & \Selector31~15_combout ))) ) ) )

	.dataa(!\Selector31~12_combout ),
	.datab(!\Selector31~13_combout ),
	.datac(!\Selector31~14_combout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\Selector31~10_combout ),
	.dataf(!\Selector31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~16 .extended_lut = "off";
defparam \Selector31~16 .lut_mask = 64'h0000000000000001;
defparam \Selector31~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N21
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( regval1_ID[0] & ( !op2_ID[3] ) ) # ( !regval1_ID[0] & ( (regval2_ID[0] & !op2_ID[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h0F000F00FF00FF00;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \Selector31~18 (
// Equation(s):
// \Selector31~18_combout  = ( op2_ID[2] & ( op2_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~18 .extended_lut = "off";
defparam \Selector31~18 .lut_mask = 64'h00000F0F00000F0F;
defparam \Selector31~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \Selector31~17 (
// Equation(s):
// \Selector31~17_combout  = ( !op2_ID[2] & ( (!op2_ID[0] & ((!op2_ID[3] & ((\Add1~113_sumout ))) # (op2_ID[3] & (\Add2~113_sumout )))) ) )

	.dataa(!\Add2~113_sumout ),
	.datab(!op2_ID[3]),
	.datac(!op2_ID[0]),
	.datad(!\Add1~113_sumout ),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~17 .extended_lut = "off";
defparam \Selector31~17 .lut_mask = 64'h10D010D000000000;
defparam \Selector31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \Selector31~19 (
// Equation(s):
// \Selector31~19_combout  = ( \Selector31~17_combout  & ( \Selector31~7_combout  & ( !op2_ID[1] ) ) ) # ( !\Selector31~17_combout  & ( \Selector31~7_combout  & ( (!op2_ID[1] & (\Selector31~18_combout  & ((\Selector31~9_combout ) # (\Selector31~16_combout 
// )))) ) ) ) # ( \Selector31~17_combout  & ( !\Selector31~7_combout  & ( !op2_ID[1] ) ) ) # ( !\Selector31~17_combout  & ( !\Selector31~7_combout  & ( (!op2_ID[1] & (\Selector31~9_combout  & \Selector31~18_combout )) ) ) )

	.dataa(!\Selector31~16_combout ),
	.datab(!op2_ID[1]),
	.datac(!\Selector31~9_combout ),
	.datad(!\Selector31~18_combout ),
	.datae(!\Selector31~17_combout ),
	.dataf(!\Selector31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~19 .extended_lut = "off";
defparam \Selector31~19 .lut_mask = 64'h000CCCCC004CCCCC;
defparam \Selector31~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( regval1_ID[7] & ( regval1_ID[4] & ( (!regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[5]))) # (regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[6])))) ) ) ) # ( !regval1_ID[7] & ( regval1_ID[4] & ( (!regval2_ID[1] & 
// (((!regval2_ID[0])) # (regval1_ID[5]))) # (regval2_ID[1] & (((regval1_ID[6] & !regval2_ID[0])))) ) ) ) # ( regval1_ID[7] & ( !regval1_ID[4] & ( (!regval2_ID[1] & (regval1_ID[5] & ((regval2_ID[0])))) # (regval2_ID[1] & (((regval2_ID[0]) # 
// (regval1_ID[6])))) ) ) ) # ( !regval1_ID[7] & ( !regval1_ID[4] & ( (!regval2_ID[1] & (regval1_ID[5] & ((regval2_ID[0])))) # (regval2_ID[1] & (((regval1_ID[6] & !regval2_ID[0])))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[7]),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( regval1_ID[2] & ( regval1_ID[1] & ( (!regval2_ID[1] & (((regval1_ID[0])) # (regval2_ID[0]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[3])))) ) ) ) # ( !regval1_ID[2] & ( regval1_ID[1] & ( (!regval2_ID[1] & 
// (((regval1_ID[0])) # (regval2_ID[0]))) # (regval2_ID[1] & (regval2_ID[0] & (regval1_ID[3]))) ) ) ) # ( regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[3])))) 
// ) ) ) # ( !regval1_ID[2] & ( !regval1_ID[1] & ( (!regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) # (regval2_ID[1] & (regval2_ID[0] & (regval1_ID[3]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[0]),
	.datae(!regval1_ID[2]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~26_combout  & ( regval2_ID[3] & ( (\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~24_combout ) ) ) ) # ( !\ShiftRight0~26_combout  & ( regval2_ID[3] & ( (\ShiftRight0~24_combout  & !\regval2_ID[2]~DUPLICATE_q ) ) ) 
// ) # ( \ShiftRight0~26_combout  & ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~43_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~33_combout )) ) ) ) # ( !\ShiftRight0~26_combout  & ( !regval2_ID[3] & ( 
// (!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~43_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~33_combout )) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \Selector31~21 (
// Equation(s):
// \Selector31~21_combout  = ( !\regval2_ID[4]~DUPLICATE_q  & ( op2_ID[0] & ( (\ShiftRight0~34_combout  & \ShiftLeft0~14_combout ) ) ) ) # ( \regval2_ID[4]~DUPLICATE_q  & ( !op2_ID[0] & ( \ShiftRight0~40_combout  ) ) ) # ( !\regval2_ID[4]~DUPLICATE_q  & ( 
// !op2_ID[0] & ( \ShiftRight0~44_combout  ) ) )

	.dataa(!\ShiftRight0~44_combout ),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(!\regval2_ID[4]~DUPLICATE_q ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~21 .extended_lut = "off";
defparam \Selector31~21 .lut_mask = 64'h55553333000F0000;
defparam \Selector31~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N45
cyclonev_lcell_comb \Selector31~22 (
// Equation(s):
// \Selector31~22_combout  = ( \Selector30~1_combout  & ( (!op2_ID[1] & (\Selector31~21_combout  & !op2_ID[3])) ) )

	.dataa(!op2_ID[1]),
	.datab(!\Selector31~21_combout ),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~22 .extended_lut = "off";
defparam \Selector31~22 .lut_mask = 64'h0000000020202020;
defparam \Selector31~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \Selector31~20 (
// Equation(s):
// \Selector31~20_combout  = ( op2_ID[2] & ( !op2_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~20 .extended_lut = "off";
defparam \Selector31~20 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Selector31~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N45
cyclonev_lcell_comb \aluout_EX_r~160 (
// Equation(s):
// \aluout_EX_r~160_combout  = ( regval2_ID[0] & ( regval1_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~160 .extended_lut = "off";
defparam \aluout_EX_r~160 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \WideNor0~11 (
// Equation(s):
// \WideNor0~11_combout  = ( regval1_ID[30] & ( (!\aluout_EX_r~160_combout  & (!regval2_ID[30] & ((!regval2_ID[31]) # (!regval1_ID[31])))) ) ) # ( !regval1_ID[30] & ( (!\aluout_EX_r~160_combout  & ((!regval2_ID[31]) # (!regval1_ID[31]))) ) )

	.dataa(!regval2_ID[31]),
	.datab(!regval1_ID[31]),
	.datac(!\aluout_EX_r~160_combout ),
	.datad(!regval2_ID[30]),
	.datae(gnd),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~11 .extended_lut = "off";
defparam \WideNor0~11 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \WideNor0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N6
cyclonev_lcell_comb \WideNor0~13 (
// Equation(s):
// \WideNor0~13_combout  = ( regval2_ID[26] & ( regval1_ID[26] ) ) # ( !regval2_ID[26] & ( regval1_ID[26] & ( (\regval1_ID[25]~DUPLICATE_q  & regval2_ID[25]) ) ) ) # ( regval2_ID[26] & ( !regval1_ID[26] & ( (\regval1_ID[25]~DUPLICATE_q  & regval2_ID[25]) ) ) 
// ) # ( !regval2_ID[26] & ( !regval1_ID[26] & ( (\regval1_ID[25]~DUPLICATE_q  & regval2_ID[25]) ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[25]~DUPLICATE_q ),
	.datac(!regval2_ID[25]),
	.datad(gnd),
	.datae(!regval2_ID[26]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~13 .extended_lut = "off";
defparam \WideNor0~13 .lut_mask = 64'h030303030303FFFF;
defparam \WideNor0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N57
cyclonev_lcell_comb \WideNor0~12 (
// Equation(s):
// \WideNor0~12_combout  = ( regval1_ID[22] & ( ((\regval1_ID[23]~DUPLICATE_q  & \regval2_ID[23]~DUPLICATE_q )) # (\regval2_ID[22]~DUPLICATE_q ) ) ) # ( !regval1_ID[22] & ( (\regval1_ID[23]~DUPLICATE_q  & \regval2_ID[23]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[23]~DUPLICATE_q ),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!\regval2_ID[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~12 .extended_lut = "off";
defparam \WideNor0~12 .lut_mask = 64'h003300330F3F0F3F;
defparam \WideNor0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \WideNor0~14 (
// Equation(s):
// \WideNor0~14_combout  = ( regval1_ID[27] & ( regval2_ID[24] & ( (!regval2_ID[27] & (!regval1_ID[24] & (!\WideNor0~13_combout  & !\WideNor0~12_combout ))) ) ) ) # ( !regval1_ID[27] & ( regval2_ID[24] & ( (!regval1_ID[24] & (!\WideNor0~13_combout  & 
// !\WideNor0~12_combout )) ) ) ) # ( regval1_ID[27] & ( !regval2_ID[24] & ( (!regval2_ID[27] & (!\WideNor0~13_combout  & !\WideNor0~12_combout )) ) ) ) # ( !regval1_ID[27] & ( !regval2_ID[24] & ( (!\WideNor0~13_combout  & !\WideNor0~12_combout ) ) ) )

	.dataa(!regval2_ID[27]),
	.datab(!regval1_ID[24]),
	.datac(!\WideNor0~13_combout ),
	.datad(!\WideNor0~12_combout ),
	.datae(!regval1_ID[27]),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~14 .extended_lut = "off";
defparam \WideNor0~14 .lut_mask = 64'hF000A000C0008000;
defparam \WideNor0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N54
cyclonev_lcell_comb \WideNor0~10 (
// Equation(s):
// \WideNor0~10_combout  = ( regval2_ID[29] & ( ((\regval2_ID[28]~DUPLICATE_q  & regval1_ID[28])) # (regval1_ID[29]) ) ) # ( !regval2_ID[29] & ( (\regval2_ID[28]~DUPLICATE_q  & regval1_ID[28]) ) )

	.dataa(!\regval2_ID[28]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[28]),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~10 .extended_lut = "off";
defparam \WideNor0~10 .lut_mask = 64'h0505050505FF05FF;
defparam \WideNor0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \WideNor0~15 (
// Equation(s):
// \WideNor0~15_combout  = ( !regval2_ID[3] & ( regval1_ID[3] & ( (\WideNor0~11_combout  & (\WideNor0~14_combout  & !\WideNor0~10_combout )) ) ) ) # ( regval2_ID[3] & ( !regval1_ID[3] & ( (\WideNor0~11_combout  & (\WideNor0~14_combout  & 
// !\WideNor0~10_combout )) ) ) ) # ( !regval2_ID[3] & ( !regval1_ID[3] & ( (\WideNor0~11_combout  & (\WideNor0~14_combout  & !\WideNor0~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\WideNor0~11_combout ),
	.datac(!\WideNor0~14_combout ),
	.datad(!\WideNor0~10_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~15 .extended_lut = "off";
defparam \WideNor0~15 .lut_mask = 64'h0300030003000000;
defparam \WideNor0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( regval1_ID[14] & ( ((\regval2_ID[13]~DUPLICATE_q  & regval1_ID[13])) # (regval2_ID[14]) ) ) # ( !regval1_ID[14] & ( (\regval2_ID[13]~DUPLICATE_q  & regval1_ID[13]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[14]),
	.datac(!\regval2_ID[13]~DUPLICATE_q ),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h000F000F333F333F;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \WideNor0~5 (
// Equation(s):
// \WideNor0~5_combout  = ( regval2_ID[7] & ( ((regval2_ID[8] & regval1_ID[8])) # (\regval1_ID[7]~DUPLICATE_q ) ) ) # ( !regval2_ID[7] & ( (regval2_ID[8] & regval1_ID[8]) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval1_ID[8]),
	.datac(gnd),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~5 .extended_lut = "off";
defparam \WideNor0~5 .lut_mask = 64'h1111111111FF11FF;
defparam \WideNor0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \WideNor0~4 (
// Equation(s):
// \WideNor0~4_combout  = ( \regval1_ID[4]~DUPLICATE_q  & ( ((regval1_ID[5] & regval2_ID[5])) # (regval2_ID[4]) ) ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( (regval1_ID[5] & regval2_ID[5]) ) )

	.dataa(!regval1_ID[5]),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(!regval2_ID[5]),
	.datae(gnd),
	.dataf(!\regval1_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~4 .extended_lut = "off";
defparam \WideNor0~4 .lut_mask = 64'h005500550F5F0F5F;
defparam \WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \WideNor0~6 (
// Equation(s):
// \WideNor0~6_combout  = ( !\WideNor0~4_combout  & ( regval1_ID[6] & ( (!regval2_ID[6] & (!\WideNor0~5_combout  & ((!regval2_ID[9]) # (!regval1_ID[9])))) ) ) ) # ( !\WideNor0~4_combout  & ( !regval1_ID[6] & ( (!\WideNor0~5_combout  & ((!regval2_ID[9]) # 
// (!regval1_ID[9]))) ) ) )

	.dataa(!regval2_ID[6]),
	.datab(!\WideNor0~5_combout ),
	.datac(!regval2_ID[9]),
	.datad(!regval1_ID[9]),
	.datae(!\WideNor0~4_combout ),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~6 .extended_lut = "off";
defparam \WideNor0~6 .lut_mask = 64'hCCC0000088800000;
defparam \WideNor0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N18
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( regval1_ID[11] & ( ((regval2_ID[10] & regval1_ID[10])) # (regval2_ID[11]) ) ) # ( !regval1_ID[11] & ( (regval2_ID[10] & regval1_ID[10]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[10]),
	.datac(!regval2_ID[11]),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h003300330F3F0F3F;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N24
cyclonev_lcell_comb \WideNor0~7 (
// Equation(s):
// \WideNor0~7_combout  = ( !\WideNor0~3_combout  & ( (\WideNor0~6_combout  & ((!regval2_ID[12]) # (!regval1_ID[12]))) ) )

	.dataa(!regval2_ID[12]),
	.datab(!regval1_ID[12]),
	.datac(!\WideNor0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~7 .extended_lut = "off";
defparam \WideNor0~7 .lut_mask = 64'h0E0E0E0E00000000;
defparam \WideNor0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \WideNor0~8 (
// Equation(s):
// \WideNor0~8_combout  = ( regval2_ID[15] & ( (!\WideNor0~2_combout  & (\WideNor0~7_combout  & !\regval1_ID[15]~DUPLICATE_q )) ) ) # ( !regval2_ID[15] & ( (!\WideNor0~2_combout  & \WideNor0~7_combout ) ) )

	.dataa(!\WideNor0~2_combout ),
	.datab(gnd),
	.datac(!\WideNor0~7_combout ),
	.datad(!\regval1_ID[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~8 .extended_lut = "off";
defparam \WideNor0~8 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \WideNor0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N45
cyclonev_lcell_comb \WideNor0~9 (
// Equation(s):
// \WideNor0~9_combout  = ( regval2_ID[1] & ( ((\regval2_ID[2]~DUPLICATE_q  & regval1_ID[2])) # (regval1_ID[1]) ) ) # ( !regval2_ID[1] & ( (\regval2_ID[2]~DUPLICATE_q  & regval1_ID[2]) ) )

	.dataa(!\regval2_ID[2]~DUPLICATE_q ),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~9 .extended_lut = "off";
defparam \WideNor0~9 .lut_mask = 64'h111111111F1F1F1F;
defparam \WideNor0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !regval2_ID[17] & ( regval1_ID[17] & ( (!regval1_ID[18] & (((!regval1_ID[16]) # (!regval2_ID[16])))) # (regval1_ID[18] & (!regval2_ID[18] & ((!regval1_ID[16]) # (!regval2_ID[16])))) ) ) ) # ( regval2_ID[17] & ( !regval1_ID[17] & ( 
// (!regval1_ID[18] & (((!regval1_ID[16]) # (!regval2_ID[16])))) # (regval1_ID[18] & (!regval2_ID[18] & ((!regval1_ID[16]) # (!regval2_ID[16])))) ) ) ) # ( !regval2_ID[17] & ( !regval1_ID[17] & ( (!regval1_ID[18] & (((!regval1_ID[16]) # (!regval2_ID[16])))) 
// # (regval1_ID[18] & (!regval2_ID[18] & ((!regval1_ID[16]) # (!regval2_ID[16])))) ) ) )

	.dataa(!regval1_ID[18]),
	.datab(!regval2_ID[18]),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[16]),
	.datae(!regval2_ID[17]),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( regval1_ID[19] & ( regval1_ID[21] & ( (!regval2_ID[21] & (!regval2_ID[19] & ((!regval2_ID[20]) # (!regval1_ID[20])))) ) ) ) # ( !regval1_ID[19] & ( regval1_ID[21] & ( (!regval2_ID[21] & ((!regval2_ID[20]) # (!regval1_ID[20]))) ) ) 
// ) # ( regval1_ID[19] & ( !regval1_ID[21] & ( (!regval2_ID[19] & ((!regval2_ID[20]) # (!regval1_ID[20]))) ) ) ) # ( !regval1_ID[19] & ( !regval1_ID[21] & ( (!regval2_ID[20]) # (!regval1_ID[20]) ) ) )

	.dataa(!regval2_ID[20]),
	.datab(!regval2_ID[21]),
	.datac(!regval2_ID[19]),
	.datad(!regval1_ID[20]),
	.datae(!regval1_ID[19]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  & ( (\WideNor0~15_combout  & (\WideNor0~8_combout  & (!\WideNor0~9_combout  & \WideNor0~1_combout ))) ) )

	.dataa(!\WideNor0~15_combout ),
	.datab(!\WideNor0~8_combout ),
	.datac(!\WideNor0~9_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0000000000100010;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( op2_ID[3] & ( \aluout_EX_r~160_combout  & ( (!op2_ID[1] & (((\WideNor0~combout )))) # (op2_ID[1] & (\Equal9~3_combout  & (!\Add1~113_sumout ))) ) ) ) # ( !op2_ID[3] & ( \aluout_EX_r~160_combout  & ( (!op2_ID[1]) # 
// (\Add1~113_sumout ) ) ) ) # ( op2_ID[3] & ( !\aluout_EX_r~160_combout  & ( (!op2_ID[1] & (((\WideNor0~combout )))) # (op2_ID[1] & (\Equal9~3_combout  & (!\Add1~113_sumout ))) ) ) ) # ( !op2_ID[3] & ( !\aluout_EX_r~160_combout  & ( (op2_ID[1] & 
// \Add1~113_sumout ) ) ) )

	.dataa(!\Equal9~3_combout ),
	.datab(!op2_ID[1]),
	.datac(!\Add1~113_sumout ),
	.datad(!\WideNor0~combout ),
	.datae(!op2_ID[3]),
	.dataf(!\aluout_EX_r~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h030310DCCFCF10DC;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \Selector31~23 (
// Equation(s):
// \Selector31~23_combout  = ( op2_ID[4] & ( \Selector31~8_combout  & ( (\Selector31~22_combout  & op2_ID[5]) ) ) ) # ( !op2_ID[4] & ( \Selector31~8_combout  & ( (op2_ID[5] & (((\Selector31~20_combout ) # (\Selector31~22_combout )) # (\Selector31~19_combout 
// ))) ) ) ) # ( op2_ID[4] & ( !\Selector31~8_combout  & ( (\Selector31~22_combout  & op2_ID[5]) ) ) ) # ( !op2_ID[4] & ( !\Selector31~8_combout  & ( (op2_ID[5] & ((\Selector31~22_combout ) # (\Selector31~19_combout ))) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\Selector31~22_combout ),
	.datac(!\Selector31~20_combout ),
	.datad(!op2_ID[5]),
	.datae(!op2_ID[4]),
	.dataf(!\Selector31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~23 .extended_lut = "off";
defparam \Selector31~23 .lut_mask = 64'h00770033007F0033;
defparam \Selector31~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[0]~162 (
// Equation(s):
// \aluout_EX_r[0]~162_combout  = ( \Selector31~30_combout  & ( \Selector31~23_combout  & ( (\aluout_EX_r[0]~161_combout ) # (\aluout_EX_r[0]~156_combout ) ) ) ) # ( !\Selector31~30_combout  & ( \Selector31~23_combout  & ( (\aluout_EX_r[0]~161_combout ) # 
// (\aluout_EX_r[0]~156_combout ) ) ) ) # ( \Selector31~30_combout  & ( !\Selector31~23_combout  & ( ((\aluout_EX_r[0]~156_combout  & ((!\Selector31~29_combout ) # (\Selector31~25_combout )))) # (\aluout_EX_r[0]~161_combout ) ) ) ) # ( 
// !\Selector31~30_combout  & ( !\Selector31~23_combout  & ( \aluout_EX_r[0]~161_combout  ) ) )

	.dataa(!\aluout_EX_r[0]~156_combout ),
	.datab(!\aluout_EX_r[0]~161_combout ),
	.datac(!\Selector31~25_combout ),
	.datad(!\Selector31~29_combout ),
	.datae(!\Selector31~30_combout ),
	.dataf(!\Selector31~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~162 .extended_lut = "off";
defparam \aluout_EX_r[0]~162 .lut_mask = 64'h3333773777777777;
defparam \aluout_EX_r[0]~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \aluout_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~162_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0] .is_wysiwyg = "true";
defparam \aluout_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N33
cyclonev_lcell_comb \Equal16~3 (
// Equation(s):
// \Equal16~3_combout  = ( !aluout_EX[1] & ( aluout_EX[12] & ( (!aluout_EX[0] & (aluout_EX[27] & (aluout_EX[20] & aluout_EX[13]))) ) ) )

	.dataa(!aluout_EX[0]),
	.datab(!aluout_EX[27]),
	.datac(!aluout_EX[20]),
	.datad(!aluout_EX[13]),
	.datae(!aluout_EX[1]),
	.dataf(!aluout_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~3 .extended_lut = "off";
defparam \Equal16~3 .lut_mask = 64'h0000000000020000;
defparam \Equal16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N56
dffeas \aluout_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~110_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22] .is_wysiwyg = "true";
defparam \aluout_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N44
dffeas \aluout_EX[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~102_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N32
dffeas \aluout_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26] .is_wysiwyg = "true";
defparam \aluout_EX[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N12
cyclonev_lcell_comb \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = ( aluout_EX[25] & ( aluout_EX[26] & ( (aluout_EX[22] & (aluout_EX[16] & (aluout_EX[23] & \aluout_EX[24]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_EX[22]),
	.datab(!aluout_EX[16]),
	.datac(!aluout_EX[23]),
	.datad(!\aluout_EX[24]~DUPLICATE_q ),
	.datae(!aluout_EX[25]),
	.dataf(!aluout_EX[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~1 .extended_lut = "off";
defparam \Equal16~1 .lut_mask = 64'h0000000000000001;
defparam \Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \aluout_EX[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \aluout_EX[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~82_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \aluout_EX[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas \aluout_EX[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~78_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[20]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = ( \aluout_EX[17]~DUPLICATE_q  & ( (\aluout_EX[21]~DUPLICATE_q  & (\aluout_EX[18]~DUPLICATE_q  & \aluout_EX[19]~DUPLICATE_q )) ) )

	.dataa(!\aluout_EX[21]~DUPLICATE_q ),
	.datab(!\aluout_EX[18]~DUPLICATE_q ),
	.datac(!\aluout_EX[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~0 .extended_lut = "off";
defparam \Equal16~0 .lut_mask = 64'h0000000001010101;
defparam \Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N52
dffeas \regval2_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][28]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28] .is_wysiwyg = "true";
defparam \regval2_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[28]~135 (
// Equation(s):
// \aluout_EX_r[28]~135_combout  = ( regval2_ID[28] & ( (!\regval1_ID[28]~DUPLICATE_q  & (\aluout_EX_r[3]~62_combout  & (\aluout_EX_r[3]~47_combout  & \aluout_EX[31]~12_combout ))) # (\regval1_ID[28]~DUPLICATE_q  & (((!\aluout_EX[31]~12_combout )))) ) ) # ( 
// !regval2_ID[28] & ( (\regval1_ID[28]~DUPLICATE_q  & ((!\aluout_EX[31]~12_combout ) # ((\aluout_EX_r[3]~62_combout  & \aluout_EX_r[3]~47_combout )))) ) )

	.dataa(!\aluout_EX_r[3]~62_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\aluout_EX[31]~12_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~135 .extended_lut = "off";
defparam \aluout_EX_r[28]~135 .lut_mask = 64'h0F010F010F100F10;
defparam \aluout_EX_r[28]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \aluout_EX_r[28]~132 (
// Equation(s):
// \aluout_EX_r[28]~132_combout  = ( \ShiftLeft0~31_combout  & ( regval1_ID[26] & ( (!\aluout_EX_r[3]~49_combout ) # ((!\aluout_EX_r[3]~48_combout  & ((regval1_ID[27]))) # (\aluout_EX_r[3]~48_combout  & (\regval1_ID[25]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftLeft0~31_combout  & ( regval1_ID[26] & ( (!\aluout_EX_r[3]~49_combout  & (((\aluout_EX_r[3]~48_combout )))) # (\aluout_EX_r[3]~49_combout  & ((!\aluout_EX_r[3]~48_combout  & ((regval1_ID[27]))) # (\aluout_EX_r[3]~48_combout  & 
// (\regval1_ID[25]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !regval1_ID[26] & ( (!\aluout_EX_r[3]~49_combout  & (((!\aluout_EX_r[3]~48_combout )))) # (\aluout_EX_r[3]~49_combout  & ((!\aluout_EX_r[3]~48_combout  & ((regval1_ID[27]))) # 
// (\aluout_EX_r[3]~48_combout  & (\regval1_ID[25]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !regval1_ID[26] & ( (\aluout_EX_r[3]~49_combout  & ((!\aluout_EX_r[3]~48_combout  & ((regval1_ID[27]))) # (\aluout_EX_r[3]~48_combout  & 
// (\regval1_ID[25]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_ID[25]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[3]~49_combout ),
	.datac(!regval1_ID[27]),
	.datad(!\aluout_EX_r[3]~48_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~132 .extended_lut = "off";
defparam \aluout_EX_r[28]~132 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \aluout_EX_r[28]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \ShiftLeft0~13_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3]) # (\ShiftLeft0~14_combout ) ) ) ) # ( !\ShiftLeft0~13_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (regval2_ID[3] & \ShiftLeft0~14_combout ) ) ) ) # ( 
// \ShiftLeft0~13_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & (\ShiftLeft0~32_combout )) # (regval2_ID[3] & ((\ShiftLeft0~12_combout ))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & 
// (\ShiftLeft0~32_combout )) # (regval2_ID[3] & ((\ShiftLeft0~12_combout ))) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h447744770303CFCF;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[28]~133 (
// Equation(s):
// \aluout_EX_r[28]~133_combout  = ( \ShiftLeft0~29_combout  & ( \aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((\aluout_EX_r[28]~132_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftLeft0~30_combout )) ) ) ) # ( !\ShiftLeft0~29_combout  
// & ( \aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((\aluout_EX_r[28]~132_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftLeft0~30_combout )) ) ) ) # ( \ShiftLeft0~29_combout  & ( !\aluout_EX_r[3]~51_combout  & ( 
// (\ShiftLeft0~39_combout ) # (\aluout_EX_r[3]~52_combout ) ) ) ) # ( !\ShiftLeft0~29_combout  & ( !\aluout_EX_r[3]~51_combout  & ( (!\aluout_EX_r[3]~52_combout  & \ShiftLeft0~39_combout ) ) ) )

	.dataa(!\aluout_EX_r[3]~52_combout ),
	.datab(!\ShiftLeft0~30_combout ),
	.datac(!\aluout_EX_r[28]~132_combout ),
	.datad(!\ShiftLeft0~39_combout ),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\aluout_EX_r[3]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~133 .extended_lut = "off";
defparam \aluout_EX_r[28]~133 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \aluout_EX_r[28]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N21
cyclonev_lcell_comb \aluout_EX_r[28]~134 (
// Equation(s):
// \aluout_EX_r[28]~134_combout  = ( op2_ID[2] & ( (!regval2_ID[28] & (op2_ID[0] & (op2_ID[5] & \regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[28] & (((op2_ID[0] & op2_ID[5])) # (\regval1_ID[28]~DUPLICATE_q ))) ) ) # ( !op2_ID[2] & ( (!regval2_ID[28] & 
// (!op2_ID[0] & (op2_ID[5] & \regval1_ID[28]~DUPLICATE_q ))) # (regval2_ID[28] & (((!op2_ID[0] & op2_ID[5])) # (\regval1_ID[28]~DUPLICATE_q ))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(!regval2_ID[28]),
	.datad(!\regval1_ID[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~134 .extended_lut = "off";
defparam \aluout_EX_r[28]~134 .lut_mask = 64'h022F022F011F011F;
defparam \aluout_EX_r[28]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[28]~181 (
// Equation(s):
// \aluout_EX_r[28]~181_combout  = ( \aluout_EX_r[28]~134_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & (((\aluout_EX_r[28]~133_combout )))) # (\aluout_EX[31]~10_combout  & (((\Add1~89_sumout )) # (\aluout_EX_r[12]~54_combout 
// ))) ) ) ) # ( !\aluout_EX_r[28]~134_combout  & ( \aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & ((\aluout_EX_r[28]~133_combout ))) # (\aluout_EX[31]~10_combout  & (\Add1~89_sumout )) ) ) ) # ( \aluout_EX_r[28]~134_combout  & ( 
// !\aluout_EX_r[3]~115_combout  & ( (!\aluout_EX[31]~10_combout  & ((\aluout_EX_r[28]~133_combout ))) # (\aluout_EX[31]~10_combout  & (\aluout_EX_r[12]~54_combout )) ) ) ) # ( !\aluout_EX_r[28]~134_combout  & ( !\aluout_EX_r[3]~115_combout  & ( 
// (!\aluout_EX[31]~10_combout  & \aluout_EX_r[28]~133_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~54_combout ),
	.datab(!\aluout_EX[31]~10_combout ),
	.datac(!\Add1~89_sumout ),
	.datad(!\aluout_EX_r[28]~133_combout ),
	.datae(!\aluout_EX_r[28]~134_combout ),
	.dataf(!\aluout_EX_r[3]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~181 .extended_lut = "off";
defparam \aluout_EX_r[28]~181 .lut_mask = 64'h00CC11DD03CF13DF;
defparam \aluout_EX_r[28]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N57
cyclonev_lcell_comb \aluout_EX_r[28]~180 (
// Equation(s):
// \aluout_EX_r[28]~180_combout  = ( \ShiftRight0~34_combout  & ( (\aluout_EX_r[31]~116_combout  & \ShiftRight0~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[31]~116_combout ),
	.datad(!\ShiftRight0~21_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~180 .extended_lut = "off";
defparam \aluout_EX_r[28]~180 .lut_mask = 64'h00000000000F000F;
defparam \aluout_EX_r[28]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[28]~184 (
// Equation(s):
// \aluout_EX_r[28]~184_combout  = ( !\aluout_EX_r[3]~47_combout  & ( ((\aluout_EX_r[31]~118_combout  & (((!\aluout_EX[31]~11_combout  & \aluout_EX_r[28]~181_combout )) # (\aluout_EX_r[28]~180_combout )))) # (\aluout_EX_r[28]~135_combout ) ) ) # ( 
// \aluout_EX_r[3]~47_combout  & ( (((\Add2~89_sumout  & (\aluout_EX_r[31]~118_combout )))) # (\aluout_EX_r[28]~135_combout ) ) )

	.dataa(!\aluout_EX_r[28]~135_combout ),
	.datab(!\aluout_EX[31]~11_combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!\aluout_EX_r[31]~118_combout ),
	.datae(!\aluout_EX_r[3]~47_combout ),
	.dataf(!\aluout_EX_r[28]~181_combout ),
	.datag(!\aluout_EX_r[28]~180_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~184 .extended_lut = "on";
defparam \aluout_EX_r[28]~184 .lut_mask = 64'h555F555F55DF555F;
defparam \aluout_EX_r[28]~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \aluout_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[28]~184_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[28] .is_wysiwyg = "true";
defparam \aluout_EX[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N39
cyclonev_lcell_comb \Equal16~2 (
// Equation(s):
// \Equal16~2_combout  = ( \aluout_EX[14]~DUPLICATE_q  & ( aluout_EX[30] & ( (\aluout_EX[15]~DUPLICATE_q  & (aluout_EX[31] & (aluout_EX[28] & aluout_EX[29]))) ) ) )

	.dataa(!\aluout_EX[15]~DUPLICATE_q ),
	.datab(!aluout_EX[31]),
	.datac(!aluout_EX[28]),
	.datad(!aluout_EX[29]),
	.datae(!\aluout_EX[14]~DUPLICATE_q ),
	.dataf(!aluout_EX[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~2 .extended_lut = "off";
defparam \Equal16~2 .lut_mask = 64'h0000000000000001;
defparam \Equal16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N36
cyclonev_lcell_comb \Equal16~4 (
// Equation(s):
// \Equal16~4_combout  = ( \dmem~34_combout  & ( \dmem~33_combout  & ( (\Equal16~3_combout  & (\Equal16~1_combout  & (\Equal16~0_combout  & \Equal16~2_combout ))) ) ) )

	.dataa(!\Equal16~3_combout ),
	.datab(!\Equal16~1_combout ),
	.datac(!\Equal16~0_combout ),
	.datad(!\Equal16~2_combout ),
	.datae(!\dmem~34_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~4 .extended_lut = "off";
defparam \Equal16~4 .lut_mask = 64'h0000000000000001;
defparam \Equal16~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N45
cyclonev_lcell_comb \rd_val_MEM_w[4]~5 (
// Equation(s):
// \rd_val_MEM_w[4]~5_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dmem~5_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~5 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~5 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N43
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[4]~6 (
// Equation(s):
// \rd_val_MEM_w[4]~6_combout  = ( dmem_rtl_0_bypass[38] & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\Equal16~4_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[4]~5_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[37])))) ) ) ) # ( !dmem_rtl_0_bypass[38] & ( 
// \aluout_EX[7]~DUPLICATE_q  & ( (dmem_rtl_0_bypass[37] & !\Equal16~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[38] & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[4]~5_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[37])) ) ) ) 
// # ( !dmem_rtl_0_bypass[38] & ( !\aluout_EX[7]~DUPLICATE_q  & ( dmem_rtl_0_bypass[37] ) ) )

	.dataa(!dmem_rtl_0_bypass[37]),
	.datab(!\Equal16~4_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\rd_val_MEM_w[4]~5_combout ),
	.datae(!dmem_rtl_0_bypass[38]),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~6 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~6 .lut_mask = 64'h555505F5444404C4;
defparam \rd_val_MEM_w[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \regval_MEM[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[4]~6_combout ),
	.asdata(aluout_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[4] .is_wysiwyg = "true";
defparam \regval_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N12
cyclonev_lcell_comb \regs[0][4]~feeder (
// Equation(s):
// \regs[0][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][4]~feeder .extended_lut = "off";
defparam \regs[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \regs[0][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N34
dffeas \regval1_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][4]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[4]~41 (
// Equation(s):
// \aluout_EX_r[4]~41_combout  = ( \ShiftRight0~26_combout  & ( regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~25_combout ) ) ) ) # ( !\ShiftRight0~26_combout  & ( regval2_ID[3] & ( (\ShiftRight0~25_combout  & \regval2_ID[2]~DUPLICATE_q ) ) 
// ) ) # ( \ShiftRight0~26_combout  & ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~33_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~24_combout )) ) ) ) # ( !\ShiftRight0~26_combout  & ( !regval2_ID[3] & ( 
// (!\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~33_combout ))) # (\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~24_combout )) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~41 .extended_lut = "off";
defparam \aluout_EX_r[4]~41 .lut_mask = 64'h0F330F330055FF55;
defparam \aluout_EX_r[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[4]~42 (
// Equation(s):
// \aluout_EX_r[4]~42_combout  = ( \aluout_EX_r[12]~9_combout  & ( (!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~32_combout ))) # (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~18_combout )) ) ) # ( !\aluout_EX_r[12]~9_combout  & ( 
// (\aluout_EX_r[12]~10_combout  & \aluout_EX_r[4]~41_combout ) ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!\aluout_EX_r[12]~10_combout ),
	.datad(!\aluout_EX_r[4]~41_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~42 .extended_lut = "off";
defparam \aluout_EX_r[4]~42 .lut_mask = 64'h000F000F35353535;
defparam \aluout_EX_r[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[4]~43 (
// Equation(s):
// \aluout_EX_r[4]~43_combout  = ( \aluout_EX_r[12]~8_combout  & ( \aluout_EX_r[4]~42_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & (regval1_ID[4] & !\aluout_EX_r[12]~7_combout )) # (\regval2_ID[4]~DUPLICATE_q  & ((!\aluout_EX_r[12]~7_combout ) # 
// (regval1_ID[4]))) ) ) ) # ( !\aluout_EX_r[12]~8_combout  & ( \aluout_EX_r[4]~42_combout  & ( (!\aluout_EX_r[12]~7_combout ) # (\Add1~25_sumout ) ) ) ) # ( \aluout_EX_r[12]~8_combout  & ( !\aluout_EX_r[4]~42_combout  & ( (!\regval2_ID[4]~DUPLICATE_q  & 
// (regval1_ID[4] & !\aluout_EX_r[12]~7_combout )) # (\regval2_ID[4]~DUPLICATE_q  & ((!\aluout_EX_r[12]~7_combout ) # (regval1_ID[4]))) ) ) ) # ( !\aluout_EX_r[12]~8_combout  & ( !\aluout_EX_r[4]~42_combout  & ( (\Add1~25_sumout  & \aluout_EX_r[12]~7_combout 
// ) ) ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!\Add1~25_sumout ),
	.datac(!regval1_ID[4]),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!\aluout_EX_r[12]~8_combout ),
	.dataf(!\aluout_EX_r[4]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~43 .extended_lut = "off";
defparam \aluout_EX_r[4]~43 .lut_mask = 64'h00335F05FF335F05;
defparam \aluout_EX_r[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N33
cyclonev_lcell_comb \aluout_EX_r[4]~44 (
// Equation(s):
// \aluout_EX_r[4]~44_combout  = ( \regval2_ID[4]~DUPLICATE_q  & ( regval1_ID[4] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !\regval2_ID[4]~DUPLICATE_q  & ( regval1_ID[4] & ( ((!op2_ID[3] & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) # 
// (\aluout_EX_r[12]~0_combout ) ) ) ) # ( \regval2_ID[4]~DUPLICATE_q  & ( !regval1_ID[4] & ( (!op2_ID[3] & (op2_ID[1] & (!\aluout_EX_r[12]~0_combout  & \aluout_EX_r[12]~4_combout ))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[1]),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(!\aluout_EX_r[12]~4_combout ),
	.datae(!\regval2_ID[4]~DUPLICATE_q ),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~44 .extended_lut = "off";
defparam \aluout_EX_r[4]~44 .lut_mask = 64'h000000200F2F0F0F;
defparam \aluout_EX_r[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N9
cyclonev_lcell_comb \aluout_EX_r[4]~45 (
// Equation(s):
// \aluout_EX_r[4]~45_combout  = ( \aluout_EX_r[4]~44_combout  ) # ( !\aluout_EX_r[4]~44_combout  & ( (!\aluout_EX_r[15]~5_combout  & (\aluout_EX_r[15]~6_combout  & (\Add2~25_sumout ))) # (\aluout_EX_r[15]~5_combout  & (((\aluout_EX_r[15]~6_combout  & 
// \Add2~25_sumout )) # (\aluout_EX_r[4]~43_combout ))) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\aluout_EX_r[4]~43_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[4]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~45 .extended_lut = "off";
defparam \aluout_EX_r[4]~45 .lut_mask = 64'h03570357FFFFFFFF;
defparam \aluout_EX_r[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N10
dffeas \aluout_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4] .is_wysiwyg = "true";
defparam \aluout_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X13_Y7_N44
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N42
cyclonev_lcell_comb \rd_val_MEM_w[3]~59 (
// Equation(s):
// \rd_val_MEM_w[3]~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\dmem~4_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~59 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~59 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[3]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N27
cyclonev_lcell_comb \rd_val_MEM_w[3]~60 (
// Equation(s):
// \rd_val_MEM_w[3]~60_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[36] & ( (!\dmem~37_combout ) # ((!\dmem~38_combout ) # ((!\dmem~36_combout ) # (!\dmem~39_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[36] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~39_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~60 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~60 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[3]~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N36
cyclonev_lcell_comb \rd_val_MEM_w[3]~61 (
// Equation(s):
// \rd_val_MEM_w[3]~61_combout  = ( \Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( !\KEY[3]~input_o  ) ) ) # ( !\Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[3]~60_combout  & (dmem_rtl_0_bypass[35])) # 
// (\rd_val_MEM_w[3]~60_combout  & ((\rd_val_MEM_w[3]~59_combout ))) ) ) ) # ( \Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[3]~60_combout  & (dmem_rtl_0_bypass[35])) # (\rd_val_MEM_w[3]~60_combout  & ((\rd_val_MEM_w[3]~59_combout 
// ))) ) ) ) # ( !\Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[3]~60_combout  & (dmem_rtl_0_bypass[35])) # (\rd_val_MEM_w[3]~60_combout  & ((\rd_val_MEM_w[3]~59_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\rd_val_MEM_w[3]~59_combout ),
	.datac(!\rd_val_MEM_w[3]~60_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\Equal16~4_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~61 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~61 .lut_mask = 64'h535353535353FF00;
defparam \rd_val_MEM_w[3]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N37
dffeas \regval_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[3]~61_combout ),
	.asdata(\aluout_EX[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3] .is_wysiwyg = "true";
defparam \regval_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N55
dffeas \regs[0][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N4
dffeas \regval1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][3]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[3] .is_wysiwyg = "true";
defparam \regval1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[3]~65 (
// Equation(s):
// \aluout_EX_r[3]~65_combout  = ( \Selector31~7_combout  & ( !\aluout_EX_r[12]~0_combout  & ( (!\Equal8~0_combout ) # ((!\aluout_EX[20]~0_combout ) # ((!\aluout_EX_r[3]~60_combout ) # (op2_ID[0]))) ) ) ) # ( !\Selector31~7_combout  & ( 
// !\aluout_EX_r[12]~0_combout  ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\aluout_EX[20]~0_combout ),
	.datac(!\aluout_EX_r[3]~60_combout ),
	.datad(!op2_ID[0]),
	.datae(!\Selector31~7_combout ),
	.dataf(!\aluout_EX_r[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~65 .extended_lut = "off";
defparam \aluout_EX_r[3]~65 .lut_mask = 64'hFFFFFEFF00000000;
defparam \aluout_EX_r[3]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[3]~66 (
// Equation(s):
// \aluout_EX_r[3]~66_combout  = ( \aluout_EX_r[3]~62_combout  & ( (!\aluout_EX_r[3]~65_combout  & (((regval1_ID[3])))) # (\aluout_EX_r[3]~65_combout  & (\aluout_EX_r[3]~47_combout  & (!regval1_ID[3] $ (!regval2_ID[3])))) ) ) # ( !\aluout_EX_r[3]~62_combout  
// & ( (!\aluout_EX_r[3]~65_combout  & regval1_ID[3]) ) )

	.dataa(!\aluout_EX_r[3]~65_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~66 .extended_lut = "off";
defparam \aluout_EX_r[3]~66 .lut_mask = 64'h0A0A0A0A0B1A0B1A;
defparam \aluout_EX_r[3]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[3]~58 (
// Equation(s):
// \aluout_EX_r[3]~58_combout  = ( op2_ID[5] & ( \Add1~29_sumout  & ( (!op2_ID[2] & (((!op2_ID[0])))) # (op2_ID[2] & ((!regval1_ID[3] & (regval2_ID[3] & op2_ID[0])) # (regval1_ID[3] & ((op2_ID[0]) # (regval2_ID[3]))))) ) ) ) # ( op2_ID[5] & ( 
// !\Add1~29_sumout  & ( (op2_ID[2] & ((!regval1_ID[3] & (regval2_ID[3] & op2_ID[0])) # (regval1_ID[3] & ((op2_ID[0]) # (regval2_ID[3]))))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[3]),
	.datac(!regval2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[5]),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~58 .extended_lut = "off";
defparam \aluout_EX_r[3]~58 .lut_mask = 64'h000001150000AB15;
defparam \aluout_EX_r[3]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( regval1_ID[10] & ( regval2_ID[0] & ( (regval1_ID[8]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[10] & ( regval2_ID[0] & ( (!regval2_ID[1] & regval1_ID[8]) ) ) ) # ( regval1_ID[10] & ( !regval2_ID[0] & ( (!regval2_ID[1] & 
// (\regval1_ID[7]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[9]))) ) ) ) # ( !regval1_ID[10] & ( !regval2_ID[0] & ( (!regval2_ID[1] & (\regval1_ID[7]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[9]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(!regval1_ID[9]),
	.datae(!regval1_ID[10]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h0A5F0A5F22227777;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[3]~50 (
// Equation(s):
// \aluout_EX_r[3]~50_combout  = ( \ShiftRight0~3_combout  & ( \aluout_EX_r[3]~48_combout  & ( (!\aluout_EX_r[3]~49_combout  & (regval1_ID[5])) # (\aluout_EX_r[3]~49_combout  & ((regval1_ID[6]))) ) ) ) # ( !\ShiftRight0~3_combout  & ( 
// \aluout_EX_r[3]~48_combout  & ( (!\aluout_EX_r[3]~49_combout  & (regval1_ID[5])) # (\aluout_EX_r[3]~49_combout  & ((regval1_ID[6]))) ) ) ) # ( \ShiftRight0~3_combout  & ( !\aluout_EX_r[3]~48_combout  & ( (!\aluout_EX_r[3]~49_combout ) # 
// (\regval1_ID[4]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~3_combout  & ( !\aluout_EX_r[3]~48_combout  & ( (\regval1_ID[4]~DUPLICATE_q  & \aluout_EX_r[3]~49_combout ) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(!regval1_ID[6]),
	.datad(!\aluout_EX_r[3]~49_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\aluout_EX_r[3]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~50 .extended_lut = "off";
defparam \aluout_EX_r[3]~50 .lut_mask = 64'h0033FF33550F550F;
defparam \aluout_EX_r[3]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[3]~53 (
// Equation(s):
// \aluout_EX_r[3]~53_combout  = ( \aluout_EX_r[3]~51_combout  & ( \ShiftRight0~5_combout  & ( (\aluout_EX_r[3]~50_combout ) # (\aluout_EX_r[3]~52_combout ) ) ) ) # ( !\aluout_EX_r[3]~51_combout  & ( \ShiftRight0~5_combout  & ( (!\aluout_EX_r[3]~52_combout  
// & ((\ShiftRight0~35_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftRight0~36_combout )) ) ) ) # ( \aluout_EX_r[3]~51_combout  & ( !\ShiftRight0~5_combout  & ( (!\aluout_EX_r[3]~52_combout  & \aluout_EX_r[3]~50_combout ) ) ) ) # ( 
// !\aluout_EX_r[3]~51_combout  & ( !\ShiftRight0~5_combout  & ( (!\aluout_EX_r[3]~52_combout  & ((\ShiftRight0~35_combout ))) # (\aluout_EX_r[3]~52_combout  & (\ShiftRight0~36_combout )) ) ) )

	.dataa(!\aluout_EX_r[3]~52_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\aluout_EX_r[3]~50_combout ),
	.datae(!\aluout_EX_r[3]~51_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~53 .extended_lut = "off";
defparam \aluout_EX_r[3]~53 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \aluout_EX_r[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[3]~55 (
// Equation(s):
// \aluout_EX_r[3]~55_combout  = ( op2_ID[5] & ( (!op2_ID[1] & (!op2_ID[2] & ((!\regval2_ID[4]~DUPLICATE_q ) # (!op2_ID[0])))) ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[1]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~55 .extended_lut = "off";
defparam \aluout_EX_r[3]~55 .lut_mask = 64'h00000000E000E000;
defparam \aluout_EX_r[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[3]~57 (
// Equation(s):
// \aluout_EX_r[3]~57_combout  = ( !op2_ID[0] & ( op2_ID[4] & ( (\aluout_EX_r[3]~55_combout  & \Selector31~5_combout ) ) ) ) # ( op2_ID[0] & ( !op2_ID[4] & ( !op2_ID[1] ) ) ) # ( !op2_ID[0] & ( !op2_ID[4] & ( (!op2_ID[1]) # (\aluout_EX_r[12]~54_combout ) ) ) 
// )

	.dataa(!\aluout_EX_r[3]~55_combout ),
	.datab(!\Selector31~5_combout ),
	.datac(!op2_ID[1]),
	.datad(!\aluout_EX_r[12]~54_combout ),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~57 .extended_lut = "off";
defparam \aluout_EX_r[3]~57 .lut_mask = 64'hF0FFF0F011110000;
defparam \aluout_EX_r[3]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[3]~56 (
// Equation(s):
// \aluout_EX_r[3]~56_combout  = ( op2_ID[0] & ( op2_ID[4] & ( (\aluout_EX_r[3]~55_combout  & \Selector31~5_combout ) ) ) ) # ( op2_ID[0] & ( !op2_ID[4] & ( !op2_ID[1] ) ) ) # ( !op2_ID[0] & ( !op2_ID[4] & ( (!op2_ID[1]) # (\aluout_EX_r[12]~54_combout ) ) ) 
// )

	.dataa(!\aluout_EX_r[3]~55_combout ),
	.datab(!\Selector31~5_combout ),
	.datac(!op2_ID[1]),
	.datad(!\aluout_EX_r[12]~54_combout ),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~56 .extended_lut = "off";
defparam \aluout_EX_r[3]~56 .lut_mask = 64'hF0FFF0F000001111;
defparam \aluout_EX_r[3]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[3]~59 (
// Equation(s):
// \aluout_EX_r[3]~59_combout  = ( \ShiftLeft0~0_combout  & ( \aluout_EX_r[3]~56_combout  & ( (!\aluout_EX_r[3]~57_combout  & (\ShiftRight0~34_combout )) # (\aluout_EX_r[3]~57_combout  & ((\aluout_EX_r[3]~58_combout ))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// \aluout_EX_r[3]~56_combout  & ( (\aluout_EX_r[3]~58_combout  & \aluout_EX_r[3]~57_combout ) ) ) ) # ( \ShiftLeft0~0_combout  & ( !\aluout_EX_r[3]~56_combout  & ( (\aluout_EX_r[3]~53_combout  & \aluout_EX_r[3]~57_combout ) ) ) ) # ( !\ShiftLeft0~0_combout  
// & ( !\aluout_EX_r[3]~56_combout  & ( (\aluout_EX_r[3]~53_combout  & \aluout_EX_r[3]~57_combout ) ) ) )

	.dataa(!\ShiftRight0~34_combout ),
	.datab(!\aluout_EX_r[3]~58_combout ),
	.datac(!\aluout_EX_r[3]~53_combout ),
	.datad(!\aluout_EX_r[3]~57_combout ),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\aluout_EX_r[3]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~59 .extended_lut = "off";
defparam \aluout_EX_r[3]~59 .lut_mask = 64'h000F000F00335533;
defparam \aluout_EX_r[3]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[3]~67 (
// Equation(s):
// \aluout_EX_r[3]~67_combout  = ( \aluout_EX_r[3]~59_combout  & ( ((\aluout_EX_r[3]~64_combout  & ((!\aluout_EX_r[3]~47_combout ) # (\Add2~29_sumout )))) # (\aluout_EX_r[3]~66_combout ) ) ) # ( !\aluout_EX_r[3]~59_combout  & ( ((\aluout_EX_r[3]~64_combout  
// & (\aluout_EX_r[3]~47_combout  & \Add2~29_sumout ))) # (\aluout_EX_r[3]~66_combout ) ) )

	.dataa(!\aluout_EX_r[3]~64_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\Add2~29_sumout ),
	.datad(!\aluout_EX_r[3]~66_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~67 .extended_lut = "off";
defparam \aluout_EX_r[3]~67 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \aluout_EX_r[3]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N49
dffeas \aluout_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3] .is_wysiwyg = "true";
defparam \aluout_EX[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N15
cyclonev_lcell_comb \rd_val_MEM_w[28]~49 (
// Equation(s):
// \rd_val_MEM_w[28]~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~49 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~49 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[28]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \rd_val_MEM_w[28]~50 (
// Equation(s):
// \rd_val_MEM_w[28]~50_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!dmem_rtl_0_bypass[86] & (dmem_rtl_0_bypass[85])) # (dmem_rtl_0_bypass[86] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[28]~49_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[85])))) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[86] & (dmem_rtl_0_bypass[85])) # (dmem_rtl_0_bypass[86] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[28]~49_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[85])))) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!dmem_rtl_0_bypass[86] & (dmem_rtl_0_bypass[85])) # (dmem_rtl_0_bypass[86] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[28]~49_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[85])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[85]),
	.datab(!dmem_rtl_0_bypass[86]),
	.datac(!\dmem~41_combout ),
	.datad(!\rd_val_MEM_w[28]~49_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~50 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~50 .lut_mask = 64'h4575457545750000;
defparam \rd_val_MEM_w[28]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \regval_MEM[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[28]~50_combout ),
	.asdata(aluout_EX[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[28] .is_wysiwyg = "true";
defparam \regval_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N4
dffeas \regs[0][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N53
dffeas \regval2_ID[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][28]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N39
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( !regval2_ID[24] & ( !regval2_ID[29] & ( (!\regval2_ID[28]~DUPLICATE_q  & (!regval2_ID[25] & (!regval2_ID[26] & !regval2_ID[27]))) ) ) )

	.dataa(!\regval2_ID[28]~DUPLICATE_q ),
	.datab(!regval2_ID[25]),
	.datac(!regval2_ID[26]),
	.datad(!regval2_ID[27]),
	.datae(!regval2_ID[24]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h8000000000000000;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( !regval2_ID[3] & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!\regval2_ID[4]~DUPLICATE_q  & (!regval2_ID[0] & !regval2_ID[1])) ) ) )

	.dataa(!\regval2_ID[4]~DUPLICATE_q ),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(!regval2_ID[3]),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h8080000000000000;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector31~0_combout  & ( \Selector31~1_combout  & ( (\Selector31~4_combout  & (\Selector31~2_combout  & (\Selector31~3_combout  & \Selector31~6_combout ))) ) ) )

	.dataa(!\Selector31~4_combout ),
	.datab(!\Selector31~2_combout ),
	.datac(!\Selector31~3_combout ),
	.datad(!\Selector31~6_combout ),
	.datae(!\Selector31~0_combout ),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h0000000000000001;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \aluout_EX_r[3]~64 (
// Equation(s):
// \aluout_EX_r[3]~64_combout  = ( \aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[12]~0_combout  & (\aluout_EX_r[31]~63_combout  & ((!\Selector31~7_combout ) # (op2_ID[0])))) ) ) # ( !\aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[12]~0_combout  & 
// \aluout_EX_r[31]~63_combout ) ) )

	.dataa(!\aluout_EX_r[12]~0_combout ),
	.datab(!\aluout_EX_r[31]~63_combout ),
	.datac(!op2_ID[0]),
	.datad(!\Selector31~7_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~64 .extended_lut = "off";
defparam \aluout_EX_r[3]~64 .lut_mask = 64'h2222222222022202;
defparam \aluout_EX_r[3]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \aluout_EX_r[2]~72 (
// Equation(s):
// \aluout_EX_r[2]~72_combout  = ( \aluout_EX_r[3]~62_combout  & ( (!\aluout_EX_r[3]~65_combout  & (((regval1_ID[2])))) # (\aluout_EX_r[3]~65_combout  & (\aluout_EX_r[3]~47_combout  & (!regval1_ID[2] $ (!\regval2_ID[2]~DUPLICATE_q )))) ) ) # ( 
// !\aluout_EX_r[3]~62_combout  & ( (!\aluout_EX_r[3]~65_combout  & regval1_ID[2]) ) )

	.dataa(!\aluout_EX_r[3]~65_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~72 .extended_lut = "off";
defparam \aluout_EX_r[2]~72 .lut_mask = 64'h0A0A0A0A0B1A0B1A;
defparam \aluout_EX_r[2]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \aluout_EX_r[2]~68 (
// Equation(s):
// \aluout_EX_r[2]~68_combout  = ( regval1_ID[3] & ( \aluout_EX_r[3]~48_combout  & ( (!\aluout_EX_r[3]~49_combout  & (\regval1_ID[4]~DUPLICATE_q )) # (\aluout_EX_r[3]~49_combout  & ((regval1_ID[5]))) ) ) ) # ( !regval1_ID[3] & ( \aluout_EX_r[3]~48_combout  & 
// ( (!\aluout_EX_r[3]~49_combout  & (\regval1_ID[4]~DUPLICATE_q )) # (\aluout_EX_r[3]~49_combout  & ((regval1_ID[5]))) ) ) ) # ( regval1_ID[3] & ( !\aluout_EX_r[3]~48_combout  & ( (\aluout_EX_r[3]~49_combout ) # (\ShiftRight0~10_combout ) ) ) ) # ( 
// !regval1_ID[3] & ( !\aluout_EX_r[3]~48_combout  & ( (\ShiftRight0~10_combout  & !\aluout_EX_r[3]~49_combout ) ) ) )

	.dataa(!\ShiftRight0~10_combout ),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(!regval1_ID[5]),
	.datad(!\aluout_EX_r[3]~49_combout ),
	.datae(!regval1_ID[3]),
	.dataf(!\aluout_EX_r[3]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~68 .extended_lut = "off";
defparam \aluout_EX_r[2]~68 .lut_mask = 64'h550055FF330F330F;
defparam \aluout_EX_r[2]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[2]~69 (
// Equation(s):
// \aluout_EX_r[2]~69_combout  = ( \aluout_EX_r[3]~51_combout  & ( \ShiftRight0~37_combout  & ( (!\aluout_EX_r[3]~52_combout  & (\aluout_EX_r[2]~68_combout )) # (\aluout_EX_r[3]~52_combout  & ((\ShiftRight0~12_combout ))) ) ) ) # ( 
// !\aluout_EX_r[3]~51_combout  & ( \ShiftRight0~37_combout  & ( (!\aluout_EX_r[3]~52_combout ) # (\ShiftRight0~29_combout ) ) ) ) # ( \aluout_EX_r[3]~51_combout  & ( !\ShiftRight0~37_combout  & ( (!\aluout_EX_r[3]~52_combout  & (\aluout_EX_r[2]~68_combout 
// )) # (\aluout_EX_r[3]~52_combout  & ((\ShiftRight0~12_combout ))) ) ) ) # ( !\aluout_EX_r[3]~51_combout  & ( !\ShiftRight0~37_combout  & ( (\aluout_EX_r[3]~52_combout  & \ShiftRight0~29_combout ) ) ) )

	.dataa(!\aluout_EX_r[3]~52_combout ),
	.datab(!\aluout_EX_r[2]~68_combout ),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!\aluout_EX_r[3]~51_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~69 .extended_lut = "off";
defparam \aluout_EX_r[2]~69 .lut_mask = 64'h05052277AFAF2277;
defparam \aluout_EX_r[2]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[2]~70 (
// Equation(s):
// \aluout_EX_r[2]~70_combout  = ( op2_ID[0] & ( \Add1~33_sumout  & ( (op2_ID[5] & (op2_ID[2] & ((\regval2_ID[2]~DUPLICATE_q ) # (regval1_ID[2])))) ) ) ) # ( !op2_ID[0] & ( \Add1~33_sumout  & ( (op2_ID[5] & ((!op2_ID[2]) # ((regval1_ID[2] & 
// \regval2_ID[2]~DUPLICATE_q )))) ) ) ) # ( op2_ID[0] & ( !\Add1~33_sumout  & ( (op2_ID[5] & (op2_ID[2] & ((\regval2_ID[2]~DUPLICATE_q ) # (regval1_ID[2])))) ) ) ) # ( !op2_ID[0] & ( !\Add1~33_sumout  & ( (op2_ID[5] & (op2_ID[2] & (regval1_ID[2] & 
// \regval2_ID[2]~DUPLICATE_q ))) ) ) )

	.dataa(!op2_ID[5]),
	.datab(!op2_ID[2]),
	.datac(!regval1_ID[2]),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!op2_ID[0]),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~70 .extended_lut = "off";
defparam \aluout_EX_r[2]~70 .lut_mask = 64'h0001011144450111;
defparam \aluout_EX_r[2]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[2]~71 (
// Equation(s):
// \aluout_EX_r[2]~71_combout  = ( \ShiftRight0~34_combout  & ( \aluout_EX_r[3]~57_combout  & ( (!\aluout_EX_r[3]~56_combout  & (\aluout_EX_r[2]~69_combout )) # (\aluout_EX_r[3]~56_combout  & ((\aluout_EX_r[2]~70_combout ))) ) ) ) # ( 
// !\ShiftRight0~34_combout  & ( \aluout_EX_r[3]~57_combout  & ( (!\aluout_EX_r[3]~56_combout  & (\aluout_EX_r[2]~69_combout )) # (\aluout_EX_r[3]~56_combout  & ((\aluout_EX_r[2]~70_combout ))) ) ) ) # ( \ShiftRight0~34_combout  & ( 
// !\aluout_EX_r[3]~57_combout  & ( (\ShiftLeft0~6_combout  & \aluout_EX_r[3]~56_combout ) ) ) )

	.dataa(!\aluout_EX_r[2]~69_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\aluout_EX_r[2]~70_combout ),
	.datad(!\aluout_EX_r[3]~56_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\aluout_EX_r[3]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~71 .extended_lut = "off";
defparam \aluout_EX_r[2]~71 .lut_mask = 64'h00000033550F550F;
defparam \aluout_EX_r[2]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \aluout_EX_r[2]~73 (
// Equation(s):
// \aluout_EX_r[2]~73_combout  = ( \aluout_EX_r[2]~71_combout  & ( ((\aluout_EX_r[3]~64_combout  & ((!\aluout_EX_r[3]~47_combout ) # (\Add2~33_sumout )))) # (\aluout_EX_r[2]~72_combout ) ) ) # ( !\aluout_EX_r[2]~71_combout  & ( ((\aluout_EX_r[3]~64_combout  
// & (\aluout_EX_r[3]~47_combout  & \Add2~33_sumout ))) # (\aluout_EX_r[2]~72_combout ) ) )

	.dataa(!\aluout_EX_r[3]~64_combout ),
	.datab(!\aluout_EX_r[3]~47_combout ),
	.datac(!\Add2~33_sumout ),
	.datad(!\aluout_EX_r[2]~72_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[2]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~73 .extended_lut = "off";
defparam \aluout_EX_r[2]~73 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \aluout_EX_r[2]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N11
dffeas \aluout_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2] .is_wysiwyg = "true";
defparam \aluout_EX[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFA0";
// synopsys translate_on

// Location: FF_X21_Y9_N59
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \rd_val_MEM_w[7]~23 (
// Equation(s):
// \rd_val_MEM_w[7]~23_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\dmem~8_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~23 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~23 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N10
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \rd_val_MEM_w[7]~24 (
// Equation(s):
// \rd_val_MEM_w[7]~24_combout  = ( !\Equal16~4_combout  & ( aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & (dmem_rtl_0_bypass[43])) # (dmem_rtl_0_bypass[44] & ((\rd_val_MEM_w[7]~23_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[43])) ) ) ) # ( \Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & (dmem_rtl_0_bypass[43])) # (dmem_rtl_0_bypass[44] & ((\rd_val_MEM_w[7]~23_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[43])) ) ) ) # ( !\Equal16~4_combout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & (dmem_rtl_0_bypass[43])) # (dmem_rtl_0_bypass[44] & ((\rd_val_MEM_w[7]~23_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[43])) ) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dmem~41_combout ),
	.datac(!\rd_val_MEM_w[7]~23_combout ),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(!\Equal16~4_combout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~24 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~24 .lut_mask = 64'h551D551D551D0000;
defparam \rd_val_MEM_w[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \regval_MEM[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[7]~24_combout ),
	.asdata(aluout_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[7] .is_wysiwyg = "true";
defparam \regval_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \regs[0][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N41
dffeas \regval2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][7]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7] .is_wysiwyg = "true";
defparam \regval2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \aluout_EX_r[7]~174 (
// Equation(s):
// \aluout_EX_r[7]~174_combout  = ( regval2_ID[7] & ( \regval1_ID[7]~DUPLICATE_q  & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval2_ID[7] & ( \regval1_ID[7]~DUPLICATE_q  & ( ((!op2_ID[3] & (op2_ID[1] & \aluout_EX_r[12]~4_combout ))) # 
// (\aluout_EX_r[12]~0_combout ) ) ) ) # ( regval2_ID[7] & ( !\regval1_ID[7]~DUPLICATE_q  & ( (!op2_ID[3] & (op2_ID[1] & (!\aluout_EX_r[12]~0_combout  & \aluout_EX_r[12]~4_combout ))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!op2_ID[1]),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(!\aluout_EX_r[12]~4_combout ),
	.datae(!regval2_ID[7]),
	.dataf(!\regval1_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~174 .extended_lut = "off";
defparam \aluout_EX_r[7]~174 .lut_mask = 64'h000000200F2F0F0F;
defparam \aluout_EX_r[7]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[7]~171 (
// Equation(s):
// \aluout_EX_r[7]~171_combout  = ( \ShiftRight0~3_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3]) # (\ShiftRight0~4_combout ) ) ) ) # ( !\ShiftRight0~3_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (regval2_ID[3] & \ShiftRight0~4_combout ) ) ) 
// ) # ( \ShiftRight0~3_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & (\ShiftRight0~36_combout )) # (regval2_ID[3] & ((\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~3_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & 
// (\ShiftRight0~36_combout )) # (regval2_ID[3] & ((\ShiftRight0~5_combout ))) ) ) )

	.dataa(!\ShiftRight0~36_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~171 .extended_lut = "off";
defparam \aluout_EX_r[7]~171 .lut_mask = 64'h474747470033CCFF;
defparam \aluout_EX_r[7]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[7]~172 (
// Equation(s):
// \aluout_EX_r[7]~172_combout  = ( \aluout_EX_r[7]~171_combout  & ( (!\aluout_EX_r[12]~9_combout  & (((\aluout_EX_r[12]~10_combout )))) # (\aluout_EX_r[12]~9_combout  & ((!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~39_combout ))) # 
// (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~33_combout )))) ) ) # ( !\aluout_EX_r[7]~171_combout  & ( (\aluout_EX_r[12]~9_combout  & ((!\aluout_EX_r[12]~10_combout  & ((\ShiftRight0~39_combout ))) # (\aluout_EX_r[12]~10_combout  & (\ShiftLeft0~33_combout 
// )))) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\aluout_EX_r[12]~9_combout ),
	.datad(!\aluout_EX_r[12]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~172 .extended_lut = "off";
defparam \aluout_EX_r[7]~172 .lut_mask = 64'h0305030503F503F5;
defparam \aluout_EX_r[7]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[7]~173 (
// Equation(s):
// \aluout_EX_r[7]~173_combout  = ( \regval2_ID[7]~DUPLICATE_q  & ( \aluout_EX_r[7]~172_combout  & ( (!\aluout_EX_r[12]~7_combout ) # ((!\aluout_EX_r[12]~8_combout  & (\Add1~125_sumout )) # (\aluout_EX_r[12]~8_combout  & ((\regval1_ID[7]~DUPLICATE_q )))) ) ) 
// ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( \aluout_EX_r[7]~172_combout  & ( (!\aluout_EX_r[12]~7_combout  & ((!\aluout_EX_r[12]~8_combout ) # ((\regval1_ID[7]~DUPLICATE_q )))) # (\aluout_EX_r[12]~7_combout  & (!\aluout_EX_r[12]~8_combout  & (\Add1~125_sumout 
// ))) ) ) ) # ( \regval2_ID[7]~DUPLICATE_q  & ( !\aluout_EX_r[7]~172_combout  & ( (!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[12]~8_combout )) # (\aluout_EX_r[12]~7_combout  & ((!\aluout_EX_r[12]~8_combout  & (\Add1~125_sumout )) # 
// (\aluout_EX_r[12]~8_combout  & ((\regval1_ID[7]~DUPLICATE_q ))))) ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( !\aluout_EX_r[7]~172_combout  & ( (!\aluout_EX_r[12]~7_combout  & (\aluout_EX_r[12]~8_combout  & ((\regval1_ID[7]~DUPLICATE_q )))) # 
// (\aluout_EX_r[12]~7_combout  & (!\aluout_EX_r[12]~8_combout  & (\Add1~125_sumout ))) ) ) )

	.dataa(!\aluout_EX_r[12]~7_combout ),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!\Add1~125_sumout ),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(!\regval2_ID[7]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[7]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~173 .extended_lut = "off";
defparam \aluout_EX_r[7]~173 .lut_mask = 64'h042626378CAEAEBF;
defparam \aluout_EX_r[7]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[7]~175 (
// Equation(s):
// \aluout_EX_r[7]~175_combout  = ( \aluout_EX_r[7]~173_combout  & ( (((\aluout_EX_r[15]~6_combout  & \Add2~125_sumout )) # (\aluout_EX_r[7]~174_combout )) # (\aluout_EX_r[15]~5_combout ) ) ) # ( !\aluout_EX_r[7]~173_combout  & ( ((\aluout_EX_r[15]~6_combout 
//  & \Add2~125_sumout )) # (\aluout_EX_r[7]~174_combout ) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\aluout_EX_r[7]~174_combout ),
	.datad(!\Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~175 .extended_lut = "off";
defparam \aluout_EX_r[7]~175 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \aluout_EX_r[7]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N46
dffeas \aluout_EX[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~175_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \regval2_EX[12]~feeder (
// Equation(s):
// \regval2_EX[12]~feeder_combout  = ( regval2_ID[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[12]~feeder .extended_lut = "off";
defparam \regval2_EX[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \regval2_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[12] .is_wysiwyg = "true";
defparam \regval2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N37
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \rd_val_MEM_w[12]~21 (
// Equation(s):
// \rd_val_MEM_w[12]~21_combout  = ( \dmem~13_q  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( !\dmem~13_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( \dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( !\dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\dmem~13_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~21 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~21 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \rd_val_MEM_w[12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[12]~22 (
// Equation(s):
// \rd_val_MEM_w[12]~22_combout  = ( dmem_rtl_0_bypass[54] & ( \rd_val_MEM_w[12]~21_combout  & ( (!\aluout_EX[7]~DUPLICATE_q  & (((!\dmem~41_combout )) # (dmem_rtl_0_bypass[53]))) # (\aluout_EX[7]~DUPLICATE_q  & (!\Equal16~4_combout  & ((!\dmem~41_combout ) 
// # (dmem_rtl_0_bypass[53])))) ) ) ) # ( !dmem_rtl_0_bypass[54] & ( \rd_val_MEM_w[12]~21_combout  & ( (dmem_rtl_0_bypass[53] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout ))) ) ) ) # ( dmem_rtl_0_bypass[54] & ( !\rd_val_MEM_w[12]~21_combout  & ( 
// (dmem_rtl_0_bypass[53] & (\dmem~41_combout  & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[54] & ( !\rd_val_MEM_w[12]~21_combout  & ( (dmem_rtl_0_bypass[53] & ((!\aluout_EX[7]~DUPLICATE_q ) # (!\Equal16~4_combout 
// ))) ) ) )

	.dataa(!\aluout_EX[7]~DUPLICATE_q ),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!\dmem~41_combout ),
	.datad(!\Equal16~4_combout ),
	.datae(!dmem_rtl_0_bypass[54]),
	.dataf(!\rd_val_MEM_w[12]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~22 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~22 .lut_mask = 64'h332203023322F3A2;
defparam \rd_val_MEM_w[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \regval_MEM[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[12]~22_combout ),
	.asdata(aluout_EX[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[12] .is_wysiwyg = "true";
defparam \regval_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N58
dffeas \regs[0][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N46
dffeas \regval1_ID[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][12]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[12]~151 (
// Equation(s):
// \aluout_EX_r[12]~151_combout  = ( \ShiftRight0~22_combout  & ( regval2_ID[3] & ( (\regval2_ID[2]~DUPLICATE_q ) # (\ShiftRight0~27_combout ) ) ) ) # ( !\ShiftRight0~22_combout  & ( regval2_ID[3] & ( (\ShiftRight0~27_combout  & !\regval2_ID[2]~DUPLICATE_q ) 
// ) ) ) # ( \ShiftRight0~22_combout  & ( !regval2_ID[3] & ( (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~26_combout )) # (\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~25_combout ))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !regval2_ID[3] & ( 
// (!\regval2_ID[2]~DUPLICATE_q  & (\ShiftRight0~26_combout )) # (\regval2_ID[2]~DUPLICATE_q  & ((\ShiftRight0~25_combout ))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!\regval2_ID[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~151 .extended_lut = "off";
defparam \aluout_EX_r[12]~151 .lut_mask = 64'h550F550F330033FF;
defparam \aluout_EX_r[12]~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[12]~152 (
// Equation(s):
// \aluout_EX_r[12]~152_combout  = ( \ShiftRight0~34_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[12]~151_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~39_combout ))) ) ) ) # ( 
// !\ShiftRight0~34_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[12]~151_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~39_combout ))) ) ) ) # ( \ShiftRight0~34_combout  & ( 
// !\aluout_EX_r[12]~10_combout  & ( (\aluout_EX_r[12]~9_combout  & \ShiftRight0~21_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~151_combout ),
	.datab(!\aluout_EX_r[12]~9_combout ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\ShiftRight0~21_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\aluout_EX_r[12]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~152 .extended_lut = "off";
defparam \aluout_EX_r[12]~152 .lut_mask = 64'h0000003347474747;
defparam \aluout_EX_r[12]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[12]~153 (
// Equation(s):
// \aluout_EX_r[12]~153_combout  = ( \aluout_EX_r[12]~152_combout  & ( \Add1~105_sumout  & ( (!\aluout_EX_r[12]~8_combout ) # ((!regval2_ID[12] & (regval1_ID[12] & !\aluout_EX_r[12]~7_combout )) # (regval2_ID[12] & ((!\aluout_EX_r[12]~7_combout ) # 
// (regval1_ID[12])))) ) ) ) # ( !\aluout_EX_r[12]~152_combout  & ( \Add1~105_sumout  & ( (!\aluout_EX_r[12]~8_combout  & (((\aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & ((!regval2_ID[12] & (regval1_ID[12] & !\aluout_EX_r[12]~7_combout )) 
// # (regval2_ID[12] & ((!\aluout_EX_r[12]~7_combout ) # (regval1_ID[12]))))) ) ) ) # ( \aluout_EX_r[12]~152_combout  & ( !\Add1~105_sumout  & ( (!regval2_ID[12] & (!\aluout_EX_r[12]~7_combout  & ((!\aluout_EX_r[12]~8_combout ) # (regval1_ID[12])))) # 
// (regval2_ID[12] & ((!\aluout_EX_r[12]~7_combout ) # ((regval1_ID[12] & \aluout_EX_r[12]~8_combout )))) ) ) ) # ( !\aluout_EX_r[12]~152_combout  & ( !\Add1~105_sumout  & ( (\aluout_EX_r[12]~8_combout  & ((!regval2_ID[12] & (regval1_ID[12] & 
// !\aluout_EX_r[12]~7_combout )) # (regval2_ID[12] & ((!\aluout_EX_r[12]~7_combout ) # (regval1_ID[12]))))) ) ) )

	.dataa(!regval2_ID[12]),
	.datab(!regval1_ID[12]),
	.datac(!\aluout_EX_r[12]~8_combout ),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!\aluout_EX_r[12]~152_combout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~153 .extended_lut = "off";
defparam \aluout_EX_r[12]~153 .lut_mask = 64'h0701F70107F1F7F1;
defparam \aluout_EX_r[12]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N3
cyclonev_lcell_comb \aluout_EX_r[12]~154 (
// Equation(s):
// \aluout_EX_r[12]~154_combout  = ( regval1_ID[12] & ( regval2_ID[12] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !regval1_ID[12] & ( regval2_ID[12] & ( (!\aluout_EX_r[12]~0_combout  & (op2_ID[1] & (!op2_ID[3] & \aluout_EX_r[12]~4_combout ))) ) ) ) # ( 
// regval1_ID[12] & ( !regval2_ID[12] & ( ((op2_ID[1] & (!op2_ID[3] & \aluout_EX_r[12]~4_combout ))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~0_combout ),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[12]~4_combout ),
	.datae(!regval1_ID[12]),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~154 .extended_lut = "off";
defparam \aluout_EX_r[12]~154 .lut_mask = 64'h0000557500205555;
defparam \aluout_EX_r[12]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \aluout_EX_r[12]~155 (
// Equation(s):
// \aluout_EX_r[12]~155_combout  = ( \aluout_EX_r[12]~154_combout  ) # ( !\aluout_EX_r[12]~154_combout  & ( (!\aluout_EX_r[15]~5_combout  & (\aluout_EX_r[15]~6_combout  & (\Add2~105_sumout ))) # (\aluout_EX_r[15]~5_combout  & (((\aluout_EX_r[15]~6_combout  & 
// \Add2~105_sumout )) # (\aluout_EX_r[12]~153_combout ))) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~6_combout ),
	.datac(!\Add2~105_sumout ),
	.datad(!\aluout_EX_r[12]~153_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~155 .extended_lut = "off";
defparam \aluout_EX_r[12]~155 .lut_mask = 64'h03570357FFFFFFFF;
defparam \aluout_EX_r[12]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N22
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[12]~155_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[17]~feeder_combout  = ( aluout_EX[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N10
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N40
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N52
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[10]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N8
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N50
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[11]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[20] & ( 
// (!dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) ) ) ) # ( dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ 
// (dmem_rtl_0_bypass[18])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[22]),
	.datab(!dmem_rtl_0_bypass[17]),
	.datac(!dmem_rtl_0_bypass[19]),
	.datad(!dmem_rtl_0_bypass[18]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8020401008020401;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N51
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~39_combout  & ( \dmem~38_combout  & ( (\dmem~37_combout  & (\dmem~36_combout  & \dmem~40_combout )) ) ) )

	.dataa(!\dmem~37_combout ),
	.datab(gnd),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000000005;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N38
dffeas \regval2_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[15] .is_wysiwyg = "true";
defparam \regval2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,aluout_EX[6],\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFD0";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \rd_val_MEM_w[15]~15 (
// Equation(s):
// \rd_val_MEM_w[15]~15_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (((\dmem~16_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (((\dmem~16_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\dmem~16_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~15 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~15 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[59]~feeder_combout  = ( regval2_EX[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N28
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N0
cyclonev_lcell_comb \rd_val_MEM_w[15]~16 (
// Equation(s):
// \rd_val_MEM_w[15]~16_combout  = ( dmem_rtl_0_bypass[59] & ( aluout_EX[7] & ( (!\Equal16~4_combout  & (((!dmem_rtl_0_bypass[60]) # (\rd_val_MEM_w[15]~15_combout )) # (\dmem~41_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[59] & ( aluout_EX[7] & ( 
// (!\dmem~41_combout  & (\rd_val_MEM_w[15]~15_combout  & (!\Equal16~4_combout  & dmem_rtl_0_bypass[60]))) ) ) ) # ( dmem_rtl_0_bypass[59] & ( !aluout_EX[7] & ( ((!dmem_rtl_0_bypass[60]) # (\rd_val_MEM_w[15]~15_combout )) # (\dmem~41_combout ) ) ) ) # ( 
// !dmem_rtl_0_bypass[59] & ( !aluout_EX[7] & ( (!\dmem~41_combout  & (\rd_val_MEM_w[15]~15_combout  & dmem_rtl_0_bypass[60])) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\rd_val_MEM_w[15]~15_combout ),
	.datac(!\Equal16~4_combout ),
	.datad(!dmem_rtl_0_bypass[60]),
	.datae(!dmem_rtl_0_bypass[59]),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~16 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~16 .lut_mask = 64'h0022FF770020F070;
defparam \rd_val_MEM_w[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N4
dffeas \aluout_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~140_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15] .is_wysiwyg = "true";
defparam \aluout_EX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \regval_MEM[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[15]~16_combout ),
	.asdata(aluout_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[15] .is_wysiwyg = "true";
defparam \regval_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N58
dffeas \regs[0][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N52
dffeas \regval1_ID[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][15]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux29~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[15]~139 (
// Equation(s):
// \aluout_EX_r[15]~139_combout  = ( \regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[15] & ( \aluout_EX_r[12]~0_combout  ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[15] & ( (op2_ID[1] & (\aluout_EX_r[12]~4_combout  & (!\aluout_EX_r[12]~0_combout  & 
// !op2_ID[3]))) ) ) ) # ( \regval1_ID[15]~DUPLICATE_q  & ( !regval2_ID[15] & ( ((op2_ID[1] & (\aluout_EX_r[12]~4_combout  & !op2_ID[3]))) # (\aluout_EX_r[12]~0_combout ) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\aluout_EX_r[12]~4_combout ),
	.datac(!\aluout_EX_r[12]~0_combout ),
	.datad(!op2_ID[3]),
	.datae(!\regval1_ID[15]~DUPLICATE_q ),
	.dataf(!regval2_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~139 .extended_lut = "off";
defparam \aluout_EX_r[15]~139 .lut_mask = 64'h00001F0F10000F0F;
defparam \aluout_EX_r[15]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[15]~136 (
// Equation(s):
// \aluout_EX_r[15]~136_combout  = ( \ShiftRight0~0_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (\ShiftRight0~4_combout ) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~0_combout  & ( \regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & \ShiftRight0~4_combout ) ) ) 
// ) # ( \ShiftRight0~0_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & ((\ShiftRight0~5_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout )) ) ) ) # ( !\ShiftRight0~0_combout  & ( !\regval2_ID[2]~DUPLICATE_q  & ( (!regval2_ID[3] & 
// ((\ShiftRight0~5_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout )) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\regval2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~136 .extended_lut = "off";
defparam \aluout_EX_r[15]~136 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \aluout_EX_r[15]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[15]~137 (
// Equation(s):
// \aluout_EX_r[15]~137_combout  = ( \ShiftRight0~34_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[15]~136_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~35_combout ))) ) ) ) # ( 
// !\ShiftRight0~34_combout  & ( \aluout_EX_r[12]~10_combout  & ( (!\aluout_EX_r[12]~9_combout  & (\aluout_EX_r[15]~136_combout )) # (\aluout_EX_r[12]~9_combout  & ((\ShiftLeft0~35_combout ))) ) ) ) # ( \ShiftRight0~34_combout  & ( 
// !\aluout_EX_r[12]~10_combout  & ( (\aluout_EX_r[12]~9_combout  & \ShiftRight0~1_combout ) ) ) )

	.dataa(!\aluout_EX_r[15]~136_combout ),
	.datab(!\aluout_EX_r[12]~9_combout ),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\aluout_EX_r[12]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~137 .extended_lut = "off";
defparam \aluout_EX_r[15]~137 .lut_mask = 64'h0000003347474747;
defparam \aluout_EX_r[15]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[15]~138 (
// Equation(s):
// \aluout_EX_r[15]~138_combout  = ( \aluout_EX_r[15]~137_combout  & ( \Add1~93_sumout  & ( (!\aluout_EX_r[12]~8_combout ) # ((!regval2_ID[15] & (\regval1_ID[15]~DUPLICATE_q  & !\aluout_EX_r[12]~7_combout )) # (regval2_ID[15] & ((!\aluout_EX_r[12]~7_combout 
// ) # (\regval1_ID[15]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[15]~137_combout  & ( \Add1~93_sumout  & ( (!\aluout_EX_r[12]~8_combout  & (((\aluout_EX_r[12]~7_combout )))) # (\aluout_EX_r[12]~8_combout  & ((!regval2_ID[15] & (\regval1_ID[15]~DUPLICATE_q  & 
// !\aluout_EX_r[12]~7_combout )) # (regval2_ID[15] & ((!\aluout_EX_r[12]~7_combout ) # (\regval1_ID[15]~DUPLICATE_q ))))) ) ) ) # ( \aluout_EX_r[15]~137_combout  & ( !\Add1~93_sumout  & ( (!regval2_ID[15] & (!\aluout_EX_r[12]~7_combout  & 
// ((!\aluout_EX_r[12]~8_combout ) # (\regval1_ID[15]~DUPLICATE_q )))) # (regval2_ID[15] & ((!\aluout_EX_r[12]~7_combout ) # ((\aluout_EX_r[12]~8_combout  & \regval1_ID[15]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[15]~137_combout  & ( !\Add1~93_sumout  & ( 
// (\aluout_EX_r[12]~8_combout  & ((!regval2_ID[15] & (\regval1_ID[15]~DUPLICATE_q  & !\aluout_EX_r[12]~7_combout )) # (regval2_ID[15] & ((!\aluout_EX_r[12]~7_combout ) # (\regval1_ID[15]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_ID[15]),
	.datab(!\aluout_EX_r[12]~8_combout ),
	.datac(!\regval1_ID[15]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[12]~7_combout ),
	.datae(!\aluout_EX_r[15]~137_combout ),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~138 .extended_lut = "off";
defparam \aluout_EX_r[15]~138 .lut_mask = 64'h1301DF0113CDDFCD;
defparam \aluout_EX_r[15]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[15]~140 (
// Equation(s):
// \aluout_EX_r[15]~140_combout  = ( \aluout_EX_r[15]~6_combout  & ( (((\aluout_EX_r[15]~5_combout  & \aluout_EX_r[15]~138_combout )) # (\Add2~93_sumout )) # (\aluout_EX_r[15]~139_combout ) ) ) # ( !\aluout_EX_r[15]~6_combout  & ( 
// ((\aluout_EX_r[15]~5_combout  & \aluout_EX_r[15]~138_combout )) # (\aluout_EX_r[15]~139_combout ) ) )

	.dataa(!\aluout_EX_r[15]~5_combout ),
	.datab(!\aluout_EX_r[15]~139_combout ),
	.datac(!\Add2~93_sumout ),
	.datad(!\aluout_EX_r[15]~138_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~140 .extended_lut = "off";
defparam \aluout_EX_r[15]~140 .lut_mask = 64'h337733773F7F3F7F;
defparam \aluout_EX_r[15]~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~140_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[13]~150_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N38
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[14]~145_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[26] & ( (dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[26] & ( 
// (!dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[26] & ( (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[23] $ 
// (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[28]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[23]),
	.datad(!dmem_rtl_0_bypass[24]),
	.datae(!dmem_rtl_0_bypass[27]),
	.dataf(!dmem_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h8008400420021001;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N9
cyclonev_lcell_comb \rd_val_MEM_w[0]~66 (
// Equation(s):
// \rd_val_MEM_w[0]~66_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[30] & ( (!\dmem~36_combout ) # ((!\dmem~38_combout ) # ((!\dmem~39_combout ) # (!\dmem~37_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[30] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~66 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~66 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[0]~66 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X14_Y7_N14
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~140_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],\aluout_EX[7]~DUPLICATE_q ,\aluout_EX[6]~DUPLICATE_q ,\aluout_EX[5]~DUPLICATE_q ,aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~145_combout ,\aluout_EX_r[13]~150_combout ,\aluout_EX_r[12]~155_combout ,\aluout_EX_r[11]~15_combout ,\aluout_EX_r[10]~20_combout ,\aluout_EX_r[9]~25_combout ,\aluout_EX_r[8]~30_combout ,\aluout_EX_r[7]~175_combout ,\aluout_EX_r[6]~35_combout ,
\aluout_EX_r[5]~40_combout ,\aluout_EX_r[4]~45_combout ,\aluout_EX_r[3]~67_combout ,\aluout_EX_r[2]~73_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "tests/test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFB8";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N12
cyclonev_lcell_comb \rd_val_MEM_w[0]~65 (
// Equation(s):
// \rd_val_MEM_w[0]~65_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\dmem~1_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~65 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~65 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[0]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N18
cyclonev_lcell_comb \rd_val_MEM_w[0]~67 (
// Equation(s):
// \rd_val_MEM_w[0]~67_combout  = ( \Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( !\KEY[0]~input_o  ) ) ) # ( !\Equal16~4_combout  & ( \aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[0]~66_combout  & (dmem_rtl_0_bypass[29])) # 
// (\rd_val_MEM_w[0]~66_combout  & ((\rd_val_MEM_w[0]~65_combout ))) ) ) ) # ( \Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[0]~66_combout  & (dmem_rtl_0_bypass[29])) # (\rd_val_MEM_w[0]~66_combout  & ((\rd_val_MEM_w[0]~65_combout 
// ))) ) ) ) # ( !\Equal16~4_combout  & ( !\aluout_EX[7]~DUPLICATE_q  & ( (!\rd_val_MEM_w[0]~66_combout  & (dmem_rtl_0_bypass[29])) # (\rd_val_MEM_w[0]~66_combout  & ((\rd_val_MEM_w[0]~65_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[29]),
	.datab(!\rd_val_MEM_w[0]~66_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\rd_val_MEM_w[0]~65_combout ),
	.datae(!\Equal16~4_combout ),
	.dataf(!\aluout_EX[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~67 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~67 .lut_mask = 64'h447744774477F0F0;
defparam \rd_val_MEM_w[0]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \regval_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[0]~67_combout ),
	.asdata(aluout_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[0] .is_wysiwyg = "true";
defparam \regval_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N57
cyclonev_lcell_comb \regs[0][0]~feeder (
// Equation(s):
// \regs[0][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][0]~feeder .extended_lut = "off";
defparam \regs[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N58
dffeas \regs[0][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlsig_MEM~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \regval2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs[0][0]~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\Mux32~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0] .is_wysiwyg = "true";
defparam \regval2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \regval2_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[0] .is_wysiwyg = "true";
defparam \regval2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \HEX_out[0]~0 (
// Equation(s):
// \HEX_out[0]~0_combout  = !regval2_EX[0]

	.dataa(gnd),
	.datab(!regval2_EX[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[0]~0 .extended_lut = "off";
defparam \HEX_out[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \HEX_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( ctrlsig_EX[1] & ( !aluout_EX[7] ) )

	.dataa(!aluout_EX[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N24
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( \dmem~33_combout  & ( \dmem~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N39
cyclonev_lcell_comb \always9~1 (
// Equation(s):
// \always9~1_combout  = ( \always9~0_combout  & ( \dmem~35_combout  & ( (\Equal16~3_combout  & (\Equal16~1_combout  & (\Equal16~2_combout  & \Equal16~0_combout ))) ) ) )

	.dataa(!\Equal16~3_combout ),
	.datab(!\Equal16~1_combout ),
	.datac(!\Equal16~2_combout ),
	.datad(!\Equal16~0_combout ),
	.datae(!\always9~0_combout ),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~1 .extended_lut = "off";
defparam \always9~1 .lut_mask = 64'h0000000000000001;
defparam \always9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N8
dffeas \HEX_out[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[0]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[0] .is_wysiwyg = "true";
defparam \HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \HEX_out[3]~1 (
// Equation(s):
// \HEX_out[3]~1_combout  = ( !regval2_EX[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~1 .extended_lut = "off";
defparam \HEX_out[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N44
dffeas \HEX_out[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[3]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[3] .is_wysiwyg = "true";
defparam \HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \HEX_out[2]~2 (
// Equation(s):
// \HEX_out[2]~2_combout  = ( !regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[2]~2 .extended_lut = "off";
defparam \HEX_out[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N47
dffeas \HEX_out[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[2]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[2] .is_wysiwyg = "true";
defparam \HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N32
dffeas \HEX_out[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1] .is_wysiwyg = "true";
defparam \HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HEX_out[1] & ( (!HEX_out[0] & (!HEX_out[3] & HEX_out[2])) ) ) # ( !HEX_out[1] & ( (!HEX_out[0] & (!HEX_out[3] $ (HEX_out[2]))) # (HEX_out[0] & (HEX_out[3] & !HEX_out[2])) ) )

	.dataa(!HEX_out[0]),
	.datab(!HEX_out[3]),
	.datac(!HEX_out[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h9292929208080808;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HEX_out[1] & ( (!HEX_out[0] & (!HEX_out[3])) # (HEX_out[0] & ((!HEX_out[2]))) ) ) # ( !HEX_out[1] & ( (!HEX_out[2] & (!HEX_out[3] $ (!HEX_out[0]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[3]),
	.datac(!HEX_out[0]),
	.datad(!HEX_out[2]),
	.datae(gnd),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h3C003C00CFC0CFC0;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N3
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HEX_out[1] & ( (!HEX_out[2] & ((HEX_out[3]))) # (HEX_out[2] & ((!HEX_out[0]) # (!HEX_out[3]))) ) ) # ( !HEX_out[1] & ( (!HEX_out[0]) # ((HEX_out[3]) # (HEX_out[2])) ) )

	.dataa(!HEX_out[0]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'hBFBFBFBF3E3E3E3E;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HEX_out[0] & ( HEX_out[1] & ( (!HEX_out[3] & HEX_out[2]) ) ) ) # ( !HEX_out[0] & ( HEX_out[1] & ( !HEX_out[2] ) ) ) # ( HEX_out[0] & ( !HEX_out[1] & ( (HEX_out[3] & !HEX_out[2]) ) ) ) # ( !HEX_out[0] & ( !HEX_out[1] & ( (HEX_out[3] 
// & HEX_out[2]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[3]),
	.datac(gnd),
	.datad(!HEX_out[2]),
	.datae(!HEX_out[0]),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h00333300FF0000CC;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( !HEX_out[0] & ( HEX_out[1] & ( HEX_out[3] ) ) ) # ( HEX_out[0] & ( !HEX_out[1] & ( (!HEX_out[2] & HEX_out[3]) ) ) ) # ( !HEX_out[0] & ( !HEX_out[1] & ( (HEX_out[3]) # (HEX_out[2]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[3]),
	.datad(gnd),
	.datae(!HEX_out[0]),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3F3F0C0C0F0F0000;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HEX_out[1] & ( (HEX_out[3] & ((!HEX_out[0]) # (HEX_out[2]))) ) ) # ( !HEX_out[1] & ( (!HEX_out[0] & (!HEX_out[3] $ (HEX_out[2]))) ) )

	.dataa(!HEX_out[0]),
	.datab(!HEX_out[3]),
	.datac(gnd),
	.datad(!HEX_out[2]),
	.datae(gnd),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h8822882222332233;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N33
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HEX_out[0] & ( HEX_out[1] ) ) # ( !HEX_out[0] & ( HEX_out[1] & ( (!HEX_out[3]) # (HEX_out[2]) ) ) ) # ( HEX_out[0] & ( !HEX_out[1] & ( !HEX_out[2] $ (!HEX_out[3]) ) ) ) # ( !HEX_out[0] & ( !HEX_out[1] & ( (!HEX_out[2]) # 
// (!HEX_out[3]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[3]),
	.datad(gnd),
	.datae(!HEX_out[0]),
	.dataf(!HEX_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hFCFC3C3CF3F3FFFF;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N45
cyclonev_lcell_comb \HEX_out[5]~4 (
// Equation(s):
// \HEX_out[5]~4_combout  = ( !regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[5]~4 .extended_lut = "off";
defparam \HEX_out[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \HEX_out[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[5]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[5] .is_wysiwyg = "true";
defparam \HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \HEX_out[6]~feeder (
// Equation(s):
// \HEX_out[6]~feeder_combout  = ( regval2_EX[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[6]~feeder .extended_lut = "off";
defparam \HEX_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \HEX_out[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[6] .is_wysiwyg = "true";
defparam \HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \HEX_out[7]~3 (
// Equation(s):
// \HEX_out[7]~3_combout  = ( !regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~3 .extended_lut = "off";
defparam \HEX_out[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \HEX_out[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[7]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[7] .is_wysiwyg = "true";
defparam \HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \HEX_out[4]~feeder (
// Equation(s):
// \HEX_out[4]~feeder_combout  = ( regval2_EX[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[4]~feeder .extended_lut = "off";
defparam \HEX_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \HEX_out[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[4] .is_wysiwyg = "true";
defparam \HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HEX_out[4] & ( (!HEX_out[5] & (!HEX_out[6] & !HEX_out[7])) # (HEX_out[5] & (!HEX_out[6] $ (!HEX_out[7]))) ) ) # ( !HEX_out[4] & ( (HEX_out[5] & (HEX_out[6] & HEX_out[7])) ) )

	.dataa(!HEX_out[5]),
	.datab(gnd),
	.datac(!HEX_out[6]),
	.datad(!HEX_out[7]),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h00050005A550A550;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HEX_out[5] & ( HEX_out[4] & ( (HEX_out[6] & HEX_out[7]) ) ) ) # ( !HEX_out[5] & ( HEX_out[4] & ( !HEX_out[7] ) ) ) # ( HEX_out[5] & ( !HEX_out[4] & ( (HEX_out[6] & !HEX_out[7]) ) ) ) # ( !HEX_out[5] & ( !HEX_out[4] & ( HEX_out[6] ) 
// ) )

	.dataa(gnd),
	.datab(!HEX_out[6]),
	.datac(!HEX_out[7]),
	.datad(gnd),
	.datae(!HEX_out[5]),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h33333030F0F00303;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HEX_out[6] & ( (!HEX_out[7] & ((!HEX_out[4]) # (!HEX_out[5]))) ) ) # ( !HEX_out[6] & ( (!HEX_out[4] & (HEX_out[7] & !HEX_out[5])) ) )

	.dataa(gnd),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[7]),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0C000C00F0C0F0C0;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HEX_out[4] & ( (!HEX_out[6] & (HEX_out[5] & HEX_out[7])) # (HEX_out[6] & (!HEX_out[5])) ) ) # ( !HEX_out[4] & ( (!HEX_out[6] & (!HEX_out[5] & !HEX_out[7])) # (HEX_out[6] & (HEX_out[5] & HEX_out[7])) ) )

	.dataa(gnd),
	.datab(!HEX_out[6]),
	.datac(!HEX_out[5]),
	.datad(!HEX_out[7]),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'hC003C003303C303C;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HEX_out[6] & ( (HEX_out[7] & ((HEX_out[5]) # (HEX_out[4]))) ) ) # ( !HEX_out[6] & ( (HEX_out[4] & ((HEX_out[5]) # (HEX_out[7]))) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h1133113311551155;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HEX_out[6] & ( (HEX_out[4] & (!HEX_out[7] $ (!HEX_out[5]))) ) ) # ( !HEX_out[6] & ( (HEX_out[7] & ((!HEX_out[5]) # (HEX_out[4]))) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h5511551111221122;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HEX_out[6] & ( (!HEX_out[4] & ((!HEX_out[5]) # (HEX_out[7]))) # (HEX_out[4] & ((!HEX_out[7]) # (HEX_out[5]))) ) ) # ( !HEX_out[6] & ( (!HEX_out[7]) # (!HEX_out[5]) ) )

	.dataa(gnd),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[7]),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hFFF0FFF0FC3FFC3F;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \HEX_out[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[8] .is_wysiwyg = "true";
defparam \HEX_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \HEX_out[9]~7 (
// Equation(s):
// \HEX_out[9]~7_combout  = ( !regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[9]~7 .extended_lut = "off";
defparam \HEX_out[9]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \HEX_out[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[9]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9] .is_wysiwyg = "true";
defparam \HEX_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N39
cyclonev_lcell_comb \HEX_out[11]~6 (
// Equation(s):
// \HEX_out[11]~6_combout  = ( !regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[11]~6 .extended_lut = "off";
defparam \HEX_out[11]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \HEX_out[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[11]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[11] .is_wysiwyg = "true";
defparam \HEX_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N27
cyclonev_lcell_comb \HEX_out[10]~5 (
// Equation(s):
// \HEX_out[10]~5_combout  = ( !regval2_EX[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[10]~5 .extended_lut = "off";
defparam \HEX_out[10]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \HEX_out[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[10]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[10] .is_wysiwyg = "true";
defparam \HEX_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HEX_out[10] & ( (HEX_out[8] & (!HEX_out[9] $ (HEX_out[11]))) ) ) # ( !HEX_out[10] & ( (HEX_out[9] & (!HEX_out[8] $ (!HEX_out[11]))) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[9]),
	.datad(!HEX_out[11]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h050A050A50055005;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( !HEX_out[11] & ( HEX_out[10] & ( (HEX_out[8] & !HEX_out[9]) ) ) ) # ( HEX_out[11] & ( !HEX_out[10] & ( !HEX_out[8] $ (HEX_out[9]) ) ) ) # ( !HEX_out[11] & ( !HEX_out[10] & ( (!HEX_out[8]) # (!HEX_out[9]) ) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[9]),
	.datad(gnd),
	.datae(!HEX_out[11]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hFAFAA5A550500000;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HEX_out[11] & ( HEX_out[10] & ( (HEX_out[9]) # (HEX_out[8]) ) ) ) # ( !HEX_out[11] & ( HEX_out[10] ) ) # ( HEX_out[11] & ( !HEX_out[10] ) ) # ( !HEX_out[11] & ( !HEX_out[10] & ( (HEX_out[8] & HEX_out[9]) ) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[9]),
	.datad(gnd),
	.datae(!HEX_out[11]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h0505FFFFFFFF5F5F;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HEX_out[10] & ( (!HEX_out[9] & (!HEX_out[8] & !HEX_out[11])) # (HEX_out[9] & (HEX_out[8] & HEX_out[11])) ) ) # ( !HEX_out[10] & ( (!HEX_out[9] & (HEX_out[8])) # (HEX_out[9] & (!HEX_out[8] & HEX_out[11])) ) )

	.dataa(gnd),
	.datab(!HEX_out[9]),
	.datac(!HEX_out[8]),
	.datad(!HEX_out[11]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h0C3C0C3CC003C003;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HEX_out[11] & ( HEX_out[10] & ( HEX_out[8] ) ) ) # ( !HEX_out[11] & ( HEX_out[10] & ( (HEX_out[8] & HEX_out[9]) ) ) ) # ( HEX_out[11] & ( !HEX_out[10] & ( (HEX_out[9]) # (HEX_out[8]) ) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[9]),
	.datad(gnd),
	.datae(!HEX_out[11]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h00005F5F05055555;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HEX_out[10] & ( (HEX_out[11] & ((!HEX_out[9]) # (HEX_out[8]))) ) ) # ( !HEX_out[10] & ( (HEX_out[8] & (!HEX_out[11] $ (!HEX_out[9]))) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(!HEX_out[9]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h055005500F050F05;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( HEX_out[10] & ( (!HEX_out[9]) # (!HEX_out[11]) ) ) # ( !HEX_out[10] & ( (!HEX_out[8] & ((!HEX_out[9]) # (HEX_out[11]))) # (HEX_out[8] & ((!HEX_out[11]) # (HEX_out[9]))) ) )

	.dataa(!HEX_out[8]),
	.datab(!HEX_out[9]),
	.datac(gnd),
	.datad(!HEX_out[11]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hDDBBDDBBFFCCFFCC;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \HEX_out[15]~8 (
// Equation(s):
// \HEX_out[15]~8_combout  = ( !regval2_EX[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[15]~8 .extended_lut = "off";
defparam \HEX_out[15]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \HEX_out[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[15] .is_wysiwyg = "true";
defparam \HEX_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \HEX_out[14]~9 (
// Equation(s):
// \HEX_out[14]~9_combout  = !regval2_EX[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[14]~9 .extended_lut = "off";
defparam \HEX_out[14]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \HEX_out[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[14]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \HEX_out[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[13] .is_wysiwyg = "true";
defparam \HEX_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \HEX_out[12]~10 (
// Equation(s):
// \HEX_out[12]~10_combout  = ( !regval2_EX[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[12]~10 .extended_lut = "off";
defparam \HEX_out[12]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \HEX_out[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[12]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[12] .is_wysiwyg = "true";
defparam \HEX_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HEX_out[12] & ( (HEX_out[15] & (!\HEX_out[14]~DUPLICATE_q  & !HEX_out[13])) ) ) # ( !HEX_out[12] & ( (!HEX_out[15] & (!\HEX_out[14]~DUPLICATE_q  $ (HEX_out[13]))) # (HEX_out[15] & (\HEX_out[14]~DUPLICATE_q  & !HEX_out[13])) ) )

	.dataa(!HEX_out[15]),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!HEX_out[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h9292929240404040;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \HEX_out[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HEX_out[15] & ( HEX_out[12] & ( (\HEX_out[13]~DUPLICATE_q  & !\HEX_out[14]~DUPLICATE_q ) ) ) ) # ( !HEX_out[15] & ( HEX_out[12] & ( !\HEX_out[14]~DUPLICATE_q  ) ) ) # ( HEX_out[15] & ( !HEX_out[12] & ( (!\HEX_out[13]~DUPLICATE_q  & 
// !\HEX_out[14]~DUPLICATE_q ) ) ) ) # ( !HEX_out[15] & ( !HEX_out[12] & ( \HEX_out[13]~DUPLICATE_q  ) ) )

	.dataa(!\HEX_out[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\HEX_out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!HEX_out[15]),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h5555A0A0F0F05050;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HEX_out[12] & ( (!HEX_out[15] & (!\HEX_out[14]~DUPLICATE_q )) # (HEX_out[15] & (\HEX_out[14]~DUPLICATE_q  & HEX_out[13])) ) ) # ( !HEX_out[12] & ( (!HEX_out[15] & (!\HEX_out[14]~DUPLICATE_q  & HEX_out[13])) ) )

	.dataa(!HEX_out[15]),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!HEX_out[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0808080889898989;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HEX_out[12] & ( (!HEX_out[15] & (\HEX_out[14]~DUPLICATE_q  & \HEX_out[13]~DUPLICATE_q )) # (HEX_out[15] & (!\HEX_out[14]~DUPLICATE_q  & !\HEX_out[13]~DUPLICATE_q )) ) ) # ( !HEX_out[12] & ( (!\HEX_out[14]~DUPLICATE_q  & 
// ((\HEX_out[13]~DUPLICATE_q ))) # (\HEX_out[14]~DUPLICATE_q  & (HEX_out[15] & !\HEX_out[13]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[15]),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!\HEX_out[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h1C1C1C1C42424242;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HEX_out[15] & ( HEX_out[12] & ( (!\HEX_out[13]~DUPLICATE_q  & !\HEX_out[14]~DUPLICATE_q ) ) ) ) # ( HEX_out[15] & ( !HEX_out[12] ) ) # ( !HEX_out[15] & ( !HEX_out[12] & ( (!\HEX_out[13]~DUPLICATE_q  & \HEX_out[14]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\HEX_out[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\HEX_out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!HEX_out[15]),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h0A0AFFFF0000A0A0;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HEX_out[12] & ( (HEX_out[15] & (\HEX_out[14]~DUPLICATE_q  & \HEX_out[13]~DUPLICATE_q )) ) ) # ( !HEX_out[12] & ( !HEX_out[15] $ (((\HEX_out[13]~DUPLICATE_q ) # (\HEX_out[14]~DUPLICATE_q ))) ) )

	.dataa(!HEX_out[15]),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!\HEX_out[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h9595959501010101;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \HEX_out[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[14]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14] .is_wysiwyg = "true";
defparam \HEX_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HEX_out[12] & ( (!HEX_out[15] $ (!HEX_out[14])) # (HEX_out[13]) ) ) # ( !HEX_out[12] & ( (!HEX_out[15]) # (!HEX_out[13] $ (HEX_out[14])) ) )

	.dataa(gnd),
	.datab(!HEX_out[13]),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[14]),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hFCF3FCF33FF33FF3;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \HEX_out[19]~12 (
// Equation(s):
// \HEX_out[19]~12_combout  = ( !regval2_EX[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[19]~12 .extended_lut = "off";
defparam \HEX_out[19]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \HEX_out[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[19]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[19] .is_wysiwyg = "true";
defparam \HEX_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N20
dffeas \HEX_out[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[16] .is_wysiwyg = "true";
defparam \HEX_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \HEX_out[17]~13 (
// Equation(s):
// \HEX_out[17]~13_combout  = ( !regval2_EX[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[17]~13 .extended_lut = "off";
defparam \HEX_out[17]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N14
dffeas \HEX_out[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[17]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[17] .is_wysiwyg = "true";
defparam \HEX_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \HEX_out[18]~11 (
// Equation(s):
// \HEX_out[18]~11_combout  = ( !regval2_EX[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[18]~11 .extended_lut = "off";
defparam \HEX_out[18]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \HEX_out[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[18]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[18] .is_wysiwyg = "true";
defparam \HEX_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HEX_out[18] & ( (HEX_out[16] & (!HEX_out[19] $ (HEX_out[17]))) ) ) # ( !HEX_out[18] & ( (HEX_out[17] & (!HEX_out[19] $ (!HEX_out[16]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[16]),
	.datad(!HEX_out[17]),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h003C003C0C030C03;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HEX_out[18] & ( (!HEX_out[17] & (!HEX_out[19] & HEX_out[16])) ) ) # ( !HEX_out[18] & ( (!HEX_out[17] & ((!HEX_out[19]) # (!HEX_out[16]))) # (HEX_out[17] & (!HEX_out[19] $ (HEX_out[16]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[17]),
	.datac(!HEX_out[19]),
	.datad(!HEX_out[16]),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'hFCC3FCC300C000C0;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N21
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HEX_out[16] & ( ((HEX_out[19]) # (HEX_out[18])) # (HEX_out[17]) ) ) # ( !HEX_out[16] & ( (!HEX_out[18] & ((HEX_out[19]))) # (HEX_out[18] & ((!HEX_out[19]) # (HEX_out[17]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[17]),
	.datac(!HEX_out[18]),
	.datad(!HEX_out[19]),
	.datae(gnd),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h0FF30FF33FFF3FFF;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HEX_out[17] & ( (HEX_out[19] & (!HEX_out[18] $ (HEX_out[16]))) ) ) # ( !HEX_out[17] & ( (!HEX_out[18] & ((HEX_out[16]))) # (HEX_out[18] & (!HEX_out[19] & !HEX_out[16])) ) )

	.dataa(!HEX_out[19]),
	.datab(!HEX_out[18]),
	.datac(!HEX_out[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h2C2C2C2C41414141;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N15
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HEX_out[16] & ( ((HEX_out[17] & HEX_out[18])) # (HEX_out[19]) ) ) # ( !HEX_out[16] & ( (HEX_out[19] & (HEX_out[17] & !HEX_out[18])) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[17]),
	.datad(!HEX_out[18]),
	.datae(gnd),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h03000300333F333F;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HEX_out[16] & ( !HEX_out[19] $ (((!HEX_out[17]) # (HEX_out[18]))) ) ) # ( !HEX_out[16] & ( (HEX_out[19] & (HEX_out[18] & !HEX_out[17])) ) )

	.dataa(!HEX_out[19]),
	.datab(!HEX_out[18]),
	.datac(!HEX_out[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h1010101059595959;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N57
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HEX_out[17] & ( (!HEX_out[18] & ((HEX_out[19]) # (HEX_out[16]))) # (HEX_out[18] & ((!HEX_out[19]))) ) ) # ( !HEX_out[17] & ( (!HEX_out[16]) # ((!HEX_out[19]) # (HEX_out[18])) ) )

	.dataa(!HEX_out[16]),
	.datab(gnd),
	.datac(!HEX_out[18]),
	.datad(!HEX_out[19]),
	.datae(gnd),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFFAFFFAF5FF05FF0;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \HEX_out[20]~17 (
// Equation(s):
// \HEX_out[20]~17_combout  = ( !regval2_EX[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[20]~17 .extended_lut = "off";
defparam \HEX_out[20]~17 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \HEX_out[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[20] .is_wysiwyg = "true";
defparam \HEX_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \HEX_out[23]~14 (
// Equation(s):
// \HEX_out[23]~14_combout  = ( !regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[23]~14 .extended_lut = "off";
defparam \HEX_out[23]~14 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \HEX_out[23]~feeder (
// Equation(s):
// \HEX_out[23]~feeder_combout  = ( \HEX_out[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[23]~feeder .extended_lut = "off";
defparam \HEX_out[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \HEX_out[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[23] .is_wysiwyg = "true";
defparam \HEX_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N48
cyclonev_lcell_comb \HEX_out[22]~16 (
// Equation(s):
// \HEX_out[22]~16_combout  = ( !regval2_EX[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[22]~16 .extended_lut = "off";
defparam \HEX_out[22]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \HEX_out[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[22]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22] .is_wysiwyg = "true";
defparam \HEX_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \HEX_out[21]~15 (
// Equation(s):
// \HEX_out[21]~15_combout  = ( !regval2_EX[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[21]~15 .extended_lut = "off";
defparam \HEX_out[21]~15 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \HEX_out[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[21]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[21] .is_wysiwyg = "true";
defparam \HEX_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HEX_out[21] & ( (!HEX_out[20] & (!HEX_out[23] $ (HEX_out[22]))) # (HEX_out[20] & (HEX_out[23] & !HEX_out[22])) ) ) # ( !HEX_out[21] & ( (!HEX_out[20] & (!HEX_out[23] & HEX_out[22])) ) )

	.dataa(!HEX_out[20]),
	.datab(gnd),
	.datac(!HEX_out[23]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h00A000A0A50AA50A;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \HEX_out[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[22]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HEX_out[21] & ( (!\HEX_out[22]~DUPLICATE_q  & (!HEX_out[20] $ (!HEX_out[23]))) ) ) # ( !HEX_out[21] & ( (!HEX_out[20] & ((!HEX_out[23]))) # (HEX_out[20] & (!\HEX_out[22]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[20]),
	.datab(!\HEX_out[22]~DUPLICATE_q ),
	.datac(!HEX_out[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'hE4E4E4E448484848;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HEX_out[21] & ( (HEX_out[20] & (!HEX_out[23] & !\HEX_out[22]~DUPLICATE_q )) ) ) # ( !HEX_out[21] & ( (!HEX_out[23] & ((!\HEX_out[22]~DUPLICATE_q ))) # (HEX_out[23] & (HEX_out[20] & \HEX_out[22]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[20]),
	.datab(!HEX_out[23]),
	.datac(!\HEX_out[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'hC1C1C1C140404040;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HEX_out[21] & ( (HEX_out[23] & (!HEX_out[20] $ (!HEX_out[22]))) ) ) # ( !HEX_out[21] & ( (!HEX_out[20] & ((!HEX_out[22]))) # (HEX_out[20] & (!HEX_out[23] & HEX_out[22])) ) )

	.dataa(gnd),
	.datab(!HEX_out[23]),
	.datac(!HEX_out[20]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hF00CF00C03300330;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HEX_out[23] & ( (!HEX_out[20]) # ((HEX_out[21] & !\HEX_out[22]~DUPLICATE_q )) ) ) # ( !HEX_out[23] & ( (HEX_out[21] & (\HEX_out[22]~DUPLICATE_q  & !HEX_out[20])) ) )

	.dataa(!HEX_out[21]),
	.datab(gnd),
	.datac(!\HEX_out[22]~DUPLICATE_q ),
	.datad(!HEX_out[20]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h05000500FF50FF50;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HEX_out[23] & ( (!HEX_out[21] & ((!HEX_out[20]) # (\HEX_out[22]~DUPLICATE_q ))) # (HEX_out[21] & (\HEX_out[22]~DUPLICATE_q  & !HEX_out[20])) ) ) # ( !HEX_out[23] & ( (HEX_out[21] & (!\HEX_out[22]~DUPLICATE_q  & !HEX_out[20])) ) )

	.dataa(!HEX_out[21]),
	.datab(gnd),
	.datac(!\HEX_out[22]~DUPLICATE_q ),
	.datad(!HEX_out[20]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h50005000AF0AAF0A;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HEX_out[23] & ( (!\HEX_out[22]~DUPLICATE_q  & ((HEX_out[21]) # (HEX_out[20]))) # (\HEX_out[22]~DUPLICATE_q  & ((!HEX_out[21]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20]) # ((!HEX_out[21]) # (\HEX_out[22]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[20]),
	.datab(!\HEX_out[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!HEX_out[21]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hFFBBFFBB77CC77CC;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
