/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_38z;
  wire [24:0] celloutsig_0_39z;
  wire [16:0] celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[2] & celloutsig_1_0z[2]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[5] & celloutsig_0_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_20z & celloutsig_0_5z);
  assign celloutsig_1_18z = celloutsig_1_1z[6] ^ celloutsig_1_17z[1];
  reg [5:0] _06_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_1_2z[4:1], celloutsig_1_6z, celloutsig_1_9z };
  assign out_data[101:96] = _06_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_4z[6:2];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 6'h00;
    else _01_ <= { in_data[47:44], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_23z[5:2], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_21z } & { celloutsig_0_18z[11:3], celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_4z = { in_data[90:65], celloutsig_0_0z } & { in_data[66:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[102:98] / { 1'h1, in_data[165:162] };
  assign celloutsig_0_21z = { _01_[5:3], celloutsig_0_9z, _01_, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_19z } == in_data[86:74];
  assign celloutsig_0_25z = in_data[58:40] == celloutsig_0_18z[18:0];
  assign celloutsig_0_27z = { celloutsig_0_17z[2:1], celloutsig_0_0z, celloutsig_0_10z } == { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_5z = in_data[59:43] === { in_data[54:39], celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z } === { in_data[23:19], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_4z[15:2] >= { celloutsig_0_4z[25:22], _00_, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_4z[14:2] >= { in_data[35:34], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[173] ? { in_data[185:174], 1'h1, in_data[172:167] } : { in_data[191:179], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[17:2] != { in_data[116:112], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_7z[11:1] != { _00_[1:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[88:79] != { in_data[74:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[164:162];
  assign celloutsig_0_15z = ~ celloutsig_0_3z[6:3];
  assign celloutsig_0_0z = in_data[10] & in_data[86];
  assign celloutsig_1_10z = celloutsig_1_1z[6] & celloutsig_1_2z[0];
  assign celloutsig_1_3z = ^ in_data[145:143];
  assign celloutsig_0_20z = ^ { _01_[4:3], celloutsig_0_17z, celloutsig_0_17z, _00_ };
  assign celloutsig_1_5z = celloutsig_1_2z[2:0] >> in_data[101:99];
  assign celloutsig_1_7z = { celloutsig_1_1z[14:3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_2z[3:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_8z = celloutsig_0_4z[11:8] >> { celloutsig_0_4z[15:13], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_15z[2:0] >> celloutsig_0_15z[3:1];
  assign celloutsig_0_34z = celloutsig_0_32z[10:6] >> { celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_16z = celloutsig_1_1z[6:0] >> { celloutsig_1_14z[11], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_8z[2], celloutsig_1_0z } <<< { celloutsig_1_8z[1], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_23z = celloutsig_0_3z[6:1] <<< { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[28:20], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> in_data[66:50];
  assign celloutsig_0_18z = { celloutsig_0_3z[16:7], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_14z } >>> { in_data[23:11], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_38z = { _01_[3], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_8z } - { in_data[54:50], celloutsig_0_34z };
  assign celloutsig_0_39z = { in_data[44:31], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_8z } - { celloutsig_0_3z[6:3], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_31z };
  assign celloutsig_1_17z = { in_data[179:164], celloutsig_1_3z, celloutsig_1_4z } - { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_4z[10:8] - { _00_[3:2], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_7z[11:9] ~^ celloutsig_1_1z[9:7];
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_13z } ~^ { in_data[108:98], celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_3z[14:2], celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_3z[13:0], celloutsig_0_0z };
  assign celloutsig_1_11z = ~((celloutsig_1_8z[2] & celloutsig_1_2z[1]) | in_data[172]);
  assign celloutsig_0_19z = ~((celloutsig_0_10z[2] & celloutsig_0_1z) | celloutsig_0_14z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[10] & celloutsig_1_5z[1]) | (celloutsig_1_1z[18] & celloutsig_1_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_4z[17]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[128], out_data[41:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
