Command: pr_verify -full_check -initial ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp -additional ./Implement/Config_left_right_implement/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
Restored from archive | CPU: 0.060000 secs | Memory: 0.150978 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.488 ; gain = 0.000 ; free physical = 530 ; free virtual = 5384
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
INFO: [Vivado 12-3501] pr_verify ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp ./Implement/Config_left_right_implement/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
Restored from archive | CPU: 0.050000 secs | Memory: 0.164482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.117 ; gain = 0.000 ; free physical = 387 ; free virtual = 5241
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 0
  Number of static tiles compared           = 37562
  Number of static sites compared           = 16
  Number of static cells compared           = 55
  Number of static routed nodes compared    = 708
  Number of static routed pips compared     = 650

DCP2: ./Implement/Config_left_right_implement/top_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 0
  Number of static tiles compared           = 37562
  Number of static sites compared           = 16
  Number of static cells compared           = 55
  Number of static routed nodes compared    = 708
  Number of static routed pips compared     = 650
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/Config_left_slow_right_slow_import/top_route_design.dcp and ./Implement/Config_left_right_implement/top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3676.117 ; gain = 12.629 ; free physical = 627 ; free virtual = 5481
