{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:47:39 2013 " "Info: Processing started: Thu Sep 12 19:47:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register deslocador_uc:inst4\|sreg.a 74165:inst2\|84 500.0 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 500.0 MHz between source register \"deslocador_uc:inst4\|sreg.a\" and destination register \"74165:inst2\|84\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.690 ns + Longest register register " "Info: + Longest register to register delay is 1.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y4_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.746 ns) 1.690 ns 74165:inst2\|84 2 REG LCFF_X23_Y6_N1 1 " "Info: 2: + IC(0.944 ns) + CELL(0.746 ns) = 1.690 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2\|84'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 44.14 % ) " "Info: Total cell delay = 0.746 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 55.86 % ) " "Info: Total interconnect delay = 0.944 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.690 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|84 {} } { 0.000ns 0.944ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns 74165:inst2\|84 3 REG LCFF_X23_Y6_N1 1 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2\|84'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.690 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|84 {} } { 0.000ns 0.944ns } { 0.000ns 0.746ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "" { 74165:inst2|84 {} } {  } {  } "" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "deslocador_uc:inst4\|sreg.init PARTIDA CLOCK 2.804 ns register " "Info: tsu for register \"deslocador_uc:inst4\|sreg.init\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is 2.804 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.195 ns + Longest pin register " "Info: + Longest pin to register delay is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns PARTIDA 1 PIN PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.827 ns) + CELL(0.366 ns) 5.040 ns deslocador_uc:inst4\|snext.init~0 2 COMB LCCOMB_X30_Y4_N24 1 " "Info: 2: + IC(3.827 ns) + CELL(0.366 ns) = 5.040 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|snext.init~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.195 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X30_Y4_N25 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.195 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 26.33 % ) " "Info: Total cell delay = 1.368 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 73.67 % ) " "Info: Total interconnect delay = 3.827 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.827ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X30_Y4_N25 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.827ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DSERIAL deslocador_uc:inst4\|sreg.a 8.109 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DSERIAL\" through register \"deslocador_uc:inst4\|sreg.a\" is 8.109 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.534 ns + Longest register pin " "Info: + Longest register to pin delay is 5.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y4_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 0.874 ns inst5 2 COMB LCCOMB_X27_Y6_N16 1 " "Info: 2: + IC(0.821 ns) + CELL(0.053 ns) = 0.874 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { deslocador_uc:inst4|sreg.a inst5 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 184 840 904 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(1.952 ns) 5.534 ns DSERIAL 3 PIN PIN_E12 0 " "Info: 3: + IC(2.708 ns) + CELL(1.952 ns) = 5.534 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'DSERIAL'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { inst5 DSERIAL } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 36.23 % ) " "Info: Total cell delay = 2.005 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.529 ns ( 63.77 % ) " "Info: Total interconnect delay = 3.529 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.821ns 2.708ns } { 0.000ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.821ns 2.708ns } { 0.000ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK CLOCK2 6.612 ns Longest " "Info: Longest tpd from source pin \"CLOCK\" to destination pin \"CLOCK2\" is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.614 ns) + CELL(2.144 ns) 6.612 ns CLOCK2 2 PIN PIN_N22 0 " "Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'CLOCK2'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { CLOCK CLOCK2 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 632 920 1096 648 "CLOCK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.34 % ) " "Info: Total cell delay = 2.998 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.614 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { CLOCK CLOCK2 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { CLOCK {} CLOCK~combout {} CLOCK2 {} } { 0.000ns 0.000ns 3.614ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "deslocador_uc:inst4\|sreg.a PARTIDA CLOCK -2.564 ns register " "Info: th for register \"deslocador_uc:inst4\|sreg.a\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is -2.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns PARTIDA 1 PIN PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.366 ns) 5.039 ns deslocador_uc:inst4\|Selector0~1 2 COMB LCCOMB_X30_Y4_N6 1 " "Info: 2: + IC(3.826 ns) + CELL(0.366 ns) = 5.039 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.194 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.194 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 26.34 % ) " "Info: Total cell delay = 1.368 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.826 ns ( 73.66 % ) " "Info: Total interconnect delay = 3.826 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.826ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.826ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:47:43 2013 " "Info: Processing ended: Thu Sep 12 19:47:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
