// Seed: 985380472
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire  id_3;
  logic id_4;
  ;
  assign id_3 = id_3;
  wire [-1 'b0 : ""] id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd65,
    parameter id_10 = 32'd51,
    parameter id_13 = 32'd16,
    parameter id_2  = 32'd61
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    _id_13
);
  output wire _id_13;
  input wire id_12;
  inout wire id_11;
  inout wire _id_10;
  output wire id_9;
  output wire id_8;
  or primCall (id_9, id_4, id_6, id_7, id_11);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_12
  );
  wire [id_2  !=  id_1 : id_13] id_14;
  wire id_15[id_10  ==  -1 'b0 : -1];
endmodule
