<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BCD2SEG.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BCD2SEG.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCD2SEG.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCD2SEG.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD2SEG.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCD2SEG.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BCD2SEG.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCD2SEG.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BCD2SEG.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BCD2SEG.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BCD2SEG.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD2SEG.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BCD2SEG.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD2SEG.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCD2SEG.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BCD2SEG.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BCD2SEG.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BCD2SEG.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="BCD2SEG.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BCD2SEG.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCD2SEG.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BCD2SEG_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD2SEG_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD2SEG_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD2SEG_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BCD2SEG_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD2SEG_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD2SEG_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BCD2SEG_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BCD2SEG_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD2SEG_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCD2SEG_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BCD2SEG_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BCD2SEG_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD2SEG_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bcd2seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bcd2seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bcd2seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_BCD2SEG_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_BCD2SEG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_BCD2SEG_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1745214209" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1745214209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745260781" xil_pn:in_ck="-2369306737940935703" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1745260781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.vhd"/>
      <outfile xil_pn:name="tb_BCD2SEG.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1745214486" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-111497977153093435" xil_pn:start_ts="1745214486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214486" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7016750978896117949" xil_pn:start_ts="1745214486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214209" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5434248855202503294" xil_pn:start_ts="1745214209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745260781" xil_pn:in_ck="-2369306737940935703" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1745260781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.vhd"/>
      <outfile xil_pn:name="tb_BCD2SEG.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1745260786" xil_pn:in_ck="-2369306737940935703" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4318683744913643862" xil_pn:start_ts="1745260781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_BCD2SEG_beh.prj"/>
      <outfile xil_pn:name="tb_BCD2SEG_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1745342206" xil_pn:in_ck="4709786364523271326" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5765141861280804713" xil_pn:start_ts="1745342206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_BCD2SEG_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6408361214235693905" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5434248855202503294" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3152035594427749519" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214437" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8205981039612758520" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214443" xil_pn:in_ck="104291659168742794" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8517100192024917289" xil_pn:start_ts="1745214437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD2SEG.lso"/>
      <outfile xil_pn:name="BCD2SEG.ngc"/>
      <outfile xil_pn:name="BCD2SEG.ngr"/>
      <outfile xil_pn:name="BCD2SEG.prj"/>
      <outfile xil_pn:name="BCD2SEG.stx"/>
      <outfile xil_pn:name="BCD2SEG.syr"/>
      <outfile xil_pn:name="BCD2SEG.xst"/>
      <outfile xil_pn:name="BCD2SEG_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1745214443" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4524167367819268474" xil_pn:start_ts="1745214443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1745214448" xil_pn:in_ck="104291659168734048" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6185429833551233175" xil_pn:start_ts="1745214443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.bld"/>
      <outfile xil_pn:name="BCD2SEG.ngd"/>
      <outfile xil_pn:name="BCD2SEG_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1745214454" xil_pn:in_ck="104291659168734049" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1745214448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD2SEG.pcf"/>
      <outfile xil_pn:name="BCD2SEG_map.map"/>
      <outfile xil_pn:name="BCD2SEG_map.mrp"/>
      <outfile xil_pn:name="BCD2SEG_map.ncd"/>
      <outfile xil_pn:name="BCD2SEG_map.ngm"/>
      <outfile xil_pn:name="BCD2SEG_map.xrpt"/>
      <outfile xil_pn:name="BCD2SEG_summary.xml"/>
      <outfile xil_pn:name="BCD2SEG_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1745214465" xil_pn:in_ck="-3750279091498028294" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1745214454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.ncd"/>
      <outfile xil_pn:name="BCD2SEG.pad"/>
      <outfile xil_pn:name="BCD2SEG.par"/>
      <outfile xil_pn:name="BCD2SEG.ptwx"/>
      <outfile xil_pn:name="BCD2SEG.unroutes"/>
      <outfile xil_pn:name="BCD2SEG.xpi"/>
      <outfile xil_pn:name="BCD2SEG_pad.csv"/>
      <outfile xil_pn:name="BCD2SEG_pad.txt"/>
      <outfile xil_pn:name="BCD2SEG_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1745214472" xil_pn:in_ck="104291659168733917" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1745214465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="BCD2SEG.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bcd2seg.bgn"/>
      <outfile xil_pn:name="bcd2seg.bit"/>
      <outfile xil_pn:name="bcd2seg.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1745214465" xil_pn:in_ck="104291659168733917" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1745214460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.twr"/>
      <outfile xil_pn:name="BCD2SEG.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
