INFO:HDLCompiler:1845 - Analyzing Verilog file "/keith/syncfpga/src/hvsync_generator.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1845 - Analyzing Verilog file "/keith/syncfpga/src/hvsync_generator.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
