{"vcs1":{"timestamp_begin":1681300694.455579796, "rt":0.71, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1681300695.203174111, "rt":1.12, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681300696.347358177, "rt":1.11, "ut":0.05, "st":0.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681300694.158608643}
{"VCS_COMP_START_TIME": 1681300694.158608643}
{"VCS_COMP_END_TIME": 1681300698.163772139}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
