# v0.0.4: Added the Diassembler
In this version, we add a functional disassembler, in which can disassemble an simple instrutions like this:
```bash
echo "0xB3 0x00 0x31 0x00" | ./llvm-mc --disassemble -arch=tbd
```
The "0xB3 0x00 0x31 0x00" is the **ADD** instruction defined in RISC-V. The bits represention is:
```text
 7b      5b      5b     3b     5b       7b
----------------------------------------------
0000000 00011   00010   000   00001    0110011
----------------------------------------------
funct7   rs2     rs1  funct3   rd       opcode
```
The output is the disassembled **ADD** instruction:
```asm
.text
ADD     x1, x2, x3
```
### Diassembler/TBDDisassembler.cpp
```c++
class TBDDisassembler : public MCDisassembler {
public:
  TBDDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx)
      : MCDisassembler(STI, Ctx) {}
  virtual ~TBDDisassembler() {}

  DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
                              ArrayRef<uint8_t> Bytes, uint64_t Address,
                              raw_ostream &VStream,
                              raw_ostream &CStream) const override;
};
```

TBDDisassmbler is inherited from the **MCDisassembler**. We only have to overide one function, that is **getInstruction**.
But the make the disassembler work, we also need to implement following functions:

1. **decodeGPRRegisterClass( MCInst Inst& ):** This is the function called in the generated file **TBDGenDisassemblerTables.inc** 
In this funciton, we need to decode the GPR register ID, and add all of the decode GPR registers to the **MCInst Inst**.

2. **readInstruction32():** Forms the 32bit instruction from the bytes stream.

3. **getInstruction():** We call the **decodeInstruction** which is generated in **TBDGenDisassemblerTables.inc**.

```c++
DecodeStatus TBDDisassembler::getInstruction(MCInst &Instr ... )  const {

    ..
    Result = readInstruction32(Bytes, Address, Size, Insn);
    ...
    Result = decodeInstruction(getDecoderTable(Size), Instr, Insn,
                              Address, this, STI);
    ...
}
```
#### Register and Initialize the disassembler

1. *createTBDDisassembler(...)*
2. *LLVMInitializeTBDDisassembler(...)*


### TBD/CMakelist.txt
```diff
@@ -3,6 +3,7 @@ set(LLVM_TARGET_DEFINITIONS TBD.td)
 tablegen(LLVM TBDGenRegisterInfo.inc -gen-register-info)
 tablegen(LLVM TBDGenInstrInfo.inc -gen-instr-info)
 tablegen(LLVM TBDGenAsmWriter.inc -gen-asm-writer)
+tablegen(LLVM TBDGenDisassemblerTables.inc -gen-disassembler)
 
 add_public_tablegen_target(TBDCommonTableGen)
 add_llvm_target(TBDCodeGen
@@ -12,3 +13,4 @@ add_llvm_target(TBDCodeGen
 add_subdirectory(InstPrinter)
 add_subdirectory(TargetInfo)
 add_subdirectory(MCTargetDesc)
+add_subdirectory(Disassembler)
```
### TBD/LLVMBuild.txt
```diff
@@ -16,7 +16,7 @@
 
 [common]
-subdirectories = TargetInfo MCTargetDesc InstPrinter
+subdirectories = TargetInfo MCTargetDesc InstPrinter Disassembler
 
 [component_0]
 type = TargetGroup
@@ -24,7 +24,7 @@ name = TBD
 parent = Target
 has_asmprinter = 1
 has_asmparser = 0
-has_disassembler = 0
+has_disassembler = 1
 
 [component_1]
 type = Library
```
