// Seed: 416617081
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    output uwire id_4,
    output wor id_5,
    input tri1 id_6,
    output wand id_7
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output logic id_4,
    output wand  id_5
);
  module_0(
      id_2, id_2, id_2, id_1, id_0, id_3, id_2, id_5
  );
  initial begin
    id_4 = #1 1'b0;
  end
  wire id_7;
endmodule
