{C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/data_memory.v} {2 {vlog -work work -stats=none {C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/data_memory.v}
Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module data_memory
** Warning: C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/data_memory.v(8): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.

** Warning: C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/data_memory.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.


Top level modules:
	data_memory

} {} {}} {C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/file_reg.v} {0 {vlog -work work -stats=none {C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/file_reg.v}
Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module file_reg
** Error: C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/file_reg.v(13): (vlog-2730) Undefined variable: 'des_addr'.

** Error: C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/file_reg.v(13): (vlog-2730) Undefined variable: 'restul'.

** Error: C:/Modeltech_pe_edu_10.3c/examples/Procesor Risc/Procesor-RISC/file_reg.v(23): near "EOF": syntax error, unexpected end of source code

} {4.0 5.0 6.0 7.0 8.0 9.0} {}}
