INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:11:09 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.823ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 1.547ns (18.170%)  route 6.967ns (81.830%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 5.282 - 4.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4279, unset)         1.394     1.394    c_LSQ_A/loadQ/clk
    SLICE_X48Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.269     1.663 f  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=123, routed)         0.710     2.373    c_LSQ_A/loadQ/Q[0]
    SLICE_X49Y112        LUT4 (Prop_lut4_I0_O)        0.053     2.426 f  c_LSQ_A/loadQ/loadCompleted_5_i_2/O
                         net (fo=10, routed)          0.423     2.850    c_LSQ_A/loadQ/loadCompleted_5_i_2_n_0
    SLICE_X49Y113        LUT6 (Prop_lut6_I5_O)        0.053     2.903 f  c_LSQ_A/loadQ/reg_value_i_7__2/O
                         net (fo=3, routed)           0.480     3.383    c_LSQ_A/loadQ/reg_value_i_7__2_n_0
    SLICE_X50Y113        LUT5 (Prop_lut5_I3_O)        0.053     3.436 r  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_32/O
                         net (fo=128, routed)         0.788     4.225    c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_32_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.053     4.278 f  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.000     4.278    c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_35_n_0
    SLICE_X50Y117        MUXF7 (Prop_muxf7_I0_O)      0.121     4.399 f  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.456     4.855    c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_22_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.150     5.005 r  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_6/O
                         net (fo=10, routed)          0.491     5.495    Buffer_2/fifo/dataOutArray[0]0_carry__1
    SLICE_X52Y117        LUT5 (Prop_lut5_I4_O)        0.053     5.548 r  Buffer_2/fifo/dataOutArray[0]0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.548    icmp_8/dataOutArray[0]0_carry__2_1[0]
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.861 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.861    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.919 f  icmp_8/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=29, routed)          0.612     6.531    Buffer_7/fifo/CO[0]
    SLICE_X49Y119        LUT3 (Prop_lut3_I0_O)        0.053     6.584 f  Buffer_7/fifo/cnt[4]_i_7/O
                         net (fo=6, routed)           0.256     6.840    Buffer_7/fifo/cnt[4]_i_7_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I4_O)        0.053     6.893 f  Buffer_7/fifo/validArray[0]_i_2__0/O
                         net (fo=9, routed)           0.614     7.507    c_LSQ_A/loadQ/Empty_reg_1
    SLICE_X46Y118        LUT6 (Prop_lut6_I2_O)        0.053     7.560 f  c_LSQ_A/loadQ/Empty_i_3/O
                         net (fo=5, routed)           0.235     7.795    fork_8/generateBlocks[2].regblock/reg_value_reg_7
    SLICE_X46Y118        LUT6 (Prop_lut6_I1_O)        0.053     7.848 f  fork_8/generateBlocks[2].regblock/reg_value_i_4__1/O
                         net (fo=3, routed)           0.468     8.315    fork_8/generateBlocks[1].regblock/reg_value_i_4_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.053     8.368 f  fork_8/generateBlocks[1].regblock/reg_value_i_5/O
                         net (fo=1, routed)           0.455     8.824    fork_8/generateBlocks[1].regblock/reg_value_i_5_n_0
    SLICE_X47Y117        LUT6 (Prop_lut6_I0_O)        0.053     8.877 f  fork_8/generateBlocks[1].regblock/reg_value_i_4/O
                         net (fo=19, routed)          0.480     9.357    c_LSQ_A/loadQ/loadCompleted_0_reg_0
    SLICE_X48Y111        LUT4 (Prop_lut4_I1_O)        0.053     9.410 r  c_LSQ_A/loadQ/head[3]_i_1__0/O
                         net (fo=4, routed)           0.498     9.908    c_LSQ_A/loadQ/_T_98230
    SLICE_X51Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4279, unset)         1.282     5.282    c_LSQ_A/loadQ/clk
    SLICE_X51Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
                         clock pessimism              0.082     5.364    
                         clock uncertainty           -0.035     5.329    
    SLICE_X51Y111        FDRE (Setup_fdre_C_CE)      -0.244     5.085    c_LSQ_A/loadQ/head_reg[1]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -4.823    




