import JK as jk1
import JK as jk2
import JK as jk3
import JK as jk4
create output TC
create input CLK
create input H
create input CTEN
create input CLR
create output Q1
create output Q2
create output Q3
create output Q4
create ANDGate ctenand1
create ANDGate ctenand2
create ANDGate ctenand3
create ANDGate ctenand4
create ANDGate tcand
wire CTEN ctenand1
wire CTEN ctenand2
wire CTEN ctenand3
wire CTEN ctenand4
wire jk1.Q tcand
wire jk2.NQ tcand
wire jk3.NQ tcand
wire jk4.Q tcand
wire tcand TC
setinput H 1
wire H ctenand1
wire ctenand1 jk1.K
wire ctenand1 jk1.J
wire CLK jk1.CLK
wire CLK jk2.CLK
wire CLK jk3.CLK
wire CLK jk4.CLK
wire jk1.Q ctenand2
wire jk4.NQ ctenand2
wire ctenand2 jk2.J
wire ctenand2 jk2.K
wire jk1.Q ctenand3
wire jk2.Q ctenand3
wire ctenand3 jk3.J
wire ctenand3 jk3.K
create ANDGate and1
wire ctenand3 and1
wire jk3.Q and1
wire jk1.Q ctenand4
wire jk4.Q ctenand4
create ORGate or1
wire and1 or1
wire ctenand4 or1
wire or1 jk4.K
wire or1 jk4.J
wire jk1.Q Q1
wire jk2.Q Q2
wire jk3.Q Q3
wire jk4.Q Q4
wire CLR jk1.CLR
wire CLR jk2.CLR
wire CLR jk3.CLR
wire CLR jk4.CLR