// Automatically generated by https://github.com/DualTachyon/rk3588-svd

/* Copyright 2024 Dual Tachyon
 * https://github.com/DualTachyon
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 *     Unless required by applicable law or agreed to in writing, software
 *     distributed under the License is distributed on an "AS IS" BASIS,
 *     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *     See the License for the specific language governing permissions and
 *     limitations under the License.
 */

#ifndef RK3588_IOC_PMU2_H
#define RK3588_IOC_PMU2_H

#include <stdint.h>

#define IOC_PMU2_BASE                                                            0x0FD5F4000U
#define IOC_PMU2_SIZE                                                            0x000004000U
#define IOC_PMU2                                                                 ((volatile IOC_PMU2_t *)IOC_PMU2_BASE)

#define IOC_PMU2_ENUM_EQUALS(r, b, e)                                            (IOC_PMU2_##r##_GET_##b(IOC_PMU2->r) == IOC_PMU2_##r##_##b##_VALUE_##e)
#define IOC_PMU2_ENUM_BITS(r, b, e)                                              (IOC_PMU2_##r##_SET_##b(IOC_PMU2_##r##_##b##_VALUE_##e))
#define IOC_PMU2_ENUM_BITS_WM(r, b, e)                                           (IOC_PMU2_##r##_SET_##b(IOC_PMU2_##r##_##b##_VALUE_##e) | (IOC_PMU2_##r##_##b##_MASK << 16))
#define IOC_PMU2_ENUM_BITS_VALUE(r, b, v)                                        (IOC_PMU2_##r##_SET_##b(v))
#define IOC_PMU2_ENUM_BITS_VALUE_WM(r, b, v)                                     (IOC_PMU2_##r##_SET_##b(v) | (IOC_PMU2_##r##_##b##_MASK << 16))
#define IOC_PMU2_ENUM_GET(r, b)                                                  (IOC_PMU2_##r##_GET_##b(IOC_PMU2->r))
#define IOC_PMU2_ENUM_VALUE(r, b, e)                                             (IOC_PMU2_##r##_##b##_VALUE_##e)

#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT                            12U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK                             (((1U << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GET_GPIO0B7_SEL(v)                           (((v) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK) >> IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_SET_GPIO0B7_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_I2S1_LRCK_M1               0x1U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_PWM0_M0                    0x3U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_BUS_IOC_GPIO0B_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT                            8U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK                             (((1U << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GET_GPIO0B6_SEL(v)                           (((v) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK) >> IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_SET_GPIO0B6_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_I2S1_SCLK_M1               0x1U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_JTAG_TMS_M2                0x2U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_BUS_IOC_GPIO0B_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT                            4U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK                             (((1U << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GET_GPIO0B5_SEL(v)                           (((v) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK) >> IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_SET_GPIO0B5_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT) & IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK)
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_I2S1_MCLK_M1               0x1U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_JTAG_TCK_M2                0x2U
#define IOC_PMU2_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_BUS_IOC_GPIO0B_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT                            12U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GET_GPIO0C3_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_SET_GPIO0C3_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_VALUE_PMIC_SLEEP5                0x1U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT                            8U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GET_GPIO0C2_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_SET_GPIO0C2_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_VALUE_PMIC_SLEEP4                0x1U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GET_GPIO0C1_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_SET_GPIO0C1_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_VALUE_PMIC_SLEEP3                0x1U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT                            0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GET_GPIO0C0_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_SET_GPIO0C0_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_PDM0_CLK0_M1               0x2U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_PWM1_M0                    0x3U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_BUS_IOC_GPIO0C_IOMUX_SEL_L 0x8U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT                            12U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GET_GPIO0C7_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_SET_GPIO0C7_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_I2S1_SDI2_M1               0x1U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_PDM0_SDI0_M1               0x2U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_BUS_IOC_GPIO0C_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT                            8U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GET_GPIO0C6_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_SET_GPIO0C6_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_I2S1_SDI1_M1               0x1U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_NPU_AVS                    0x2U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_UART0_RTSN                 0x4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_BUS_IOC_GPIO0C_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GET_GPIO0C5_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_SET_GPIO0C5_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_I2S1_SDI0_M1               0x1U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_GPU_AVS                    0x2U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_UART0_TX_M0                0x4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_BUS_IOC_GPIO0C_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT                            0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK                             (((1U << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GET_GPIO0C4_SEL(v)                           (((v) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK) >> IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_SET_GPIO0C4_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT) & IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK)
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_PDM0_CLK1_M1               0x2U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_PWM2_M0                    0x3U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_UART0_RX_M0                0x4U
#define IOC_PMU2_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_BUS_IOC_GPIO0C_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT                            12U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GET_GPIO0D3_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_SET_GPIO0D3_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_VALUE_LITCPU_AVS                 0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_L 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT                            8U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GET_GPIO0D2_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_SET_GPIO0D2_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_I2S1_SDO1_M1               0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_I2C0_SDA_M2                0x3U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_L 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GET_GPIO0D1_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_SET_GPIO0D1_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_I2S1_SDO0_M1               0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_CPU_BIG0_AVS               0x2U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_I2C0_SCL_M2                0x3U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_UART0_CTSN                 0x4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_L 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT                            0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GET_GPIO0D0_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_SET_GPIO0D0_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_I2S1_SDI3_M1               0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_PDM0_SDI1_M1               0x2U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_L 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT                            8U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GET_GPIO0D6_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_SET_GPIO0D6_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_VALUE_PMIC_SLEEP6                0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_VALUE_PDM0_SDI3_M1               0x2U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GET_GPIO0D5_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_SET_GPIO0D5_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_I2S1_SDO3_M1               0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_CPU_BIG1_AVS               0x2U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT                            0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_WIDTH                            4U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK                             (((1U << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GET_GPIO0D4_SEL(v)                           (((v) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK) >> IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_SET_GPIO0D4_SEL(v)                           (((uint32_t)(v) << IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT) & IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK)
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_GPIO                       0x0U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_I2S1_SDO2_M1               0x1U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_PDM0_SDI2_M1               0x2U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_PWM3_IR_M0                 0x3U
#define IOC_PMU2_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_BUS_IOC_GPIO0D_IOMUX_SEL_H 0x8U

#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_SHIFT                                    12U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_MASK                                     (((1U << IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_GET_GPIO0B7_DS(v)                                   (((v) & IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_MASK) >> IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_SET_GPIO0B7_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_SHIFT) & IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_MASK)
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B7_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_SHIFT                                    8U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_MASK                                     (((1U << IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_GET_GPIO0B6_DS(v)                                   (((v) & IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_MASK) >> IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_SET_GPIO0B6_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_SHIFT) & IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_MASK)
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B6_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_SHIFT                                    4U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_MASK                                     (((1U << IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_GET_GPIO0B5_DS(v)                                   (((v) & IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_MASK) >> IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_SHIFT)
#define IOC_PMU2_GPIO0B_DS_H_SET_GPIO0B5_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_SHIFT) & IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_MASK)
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0B_DS_H_GPIO0B5_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_SHIFT                                    12U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_GET_GPIO0C3_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_MASK) >> IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_SET_GPIO0C3_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C3_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_SHIFT                                    8U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_GET_GPIO0C2_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_MASK) >> IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_SET_GPIO0C2_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C2_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_SHIFT                                    4U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_GET_GPIO0C1_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_MASK) >> IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_SET_GPIO0C1_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C1_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_SHIFT                                    0U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_GET_GPIO0C0_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_MASK) >> IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_L_SET_GPIO0C0_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_L_GPIO0C0_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_SHIFT                                    12U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_GET_GPIO0C7_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_MASK) >> IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_SET_GPIO0C7_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C7_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_SHIFT                                    8U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_GET_GPIO0C6_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_MASK) >> IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_SET_GPIO0C6_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C6_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_SHIFT                                    4U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_GET_GPIO0C5_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_MASK) >> IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_SET_GPIO0C5_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C5_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_SHIFT                                    0U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_MASK                                     (((1U << IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_GET_GPIO0C4_DS(v)                                   (((v) & IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_MASK) >> IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_SHIFT)
#define IOC_PMU2_GPIO0C_DS_H_SET_GPIO0C4_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_SHIFT) & IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_MASK)
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0C_DS_H_GPIO0C4_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_SHIFT                                    12U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_GET_GPIO0D3_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_MASK) >> IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_SET_GPIO0D3_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D3_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_SHIFT                                    8U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_GET_GPIO0D2_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_MASK) >> IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_SET_GPIO0D2_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D2_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_SHIFT                                    4U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_GET_GPIO0D1_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_MASK) >> IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_SET_GPIO0D1_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D1_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_SHIFT                                    0U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_GET_GPIO0D0_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_MASK) >> IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_L_SET_GPIO0D0_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_L_GPIO0D0_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_SHIFT                                    8U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_GET_GPIO0D6_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_MASK) >> IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_SET_GPIO0D6_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D6_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_SHIFT                                    4U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_GET_GPIO0D5_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_MASK) >> IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_SET_GPIO0D5_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D5_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_SHIFT                                    0U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_WIDTH                                    3U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_MASK                                     (((1U << IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_GET_GPIO0D4_DS(v)                                   (((v) & IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_MASK) >> IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_SHIFT)
#define IOC_PMU2_GPIO0D_DS_H_SET_GPIO0D4_DS(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_SHIFT) & IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_MASK)
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_100OHM                             0x0U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_66OHM                              0x4U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_50OHM                              0x2U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_40OHM                              0x6U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_33OHM                              0x1U
#define IOC_PMU2_GPIO0D_DS_H_GPIO0D4_DS_VALUE_25OHM                              0x5U

#define IOC_PMU2_GPIO0B_P_GPIO0B7_PS_SHIFT                                       15U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PS_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B7_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B7_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B7_PS(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B7_PS_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B7_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B7_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B7_PS_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B7_PS_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0B_P_GPIO0B7_PE_SHIFT                                       14U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PE_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B7_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B7_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B7_PE(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B7_PE_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B7_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B7_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B7_PE_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B7_PE_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B7_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0B_P_GPIO0B6_PS_SHIFT                                       13U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PS_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B6_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B6_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B6_PS(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B6_PS_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B6_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B6_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B6_PS_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B6_PS_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0B_P_GPIO0B6_PE_SHIFT                                       12U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PE_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B6_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B6_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B6_PE(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B6_PE_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B6_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B6_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B6_PE_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B6_PE_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B6_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0B_P_GPIO0B5_PS_SHIFT                                       11U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PS_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B5_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B5_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B5_PS(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B5_PS_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B5_PS_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B5_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B5_PS_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B5_PS_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0B_P_GPIO0B5_PE_SHIFT                                       10U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PE_MASK                                        (((1U << IOC_PMU2_GPIO0B_P_GPIO0B5_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_P_GPIO0B5_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_GET_GPIO0B5_PE(v)                                      (((v) & IOC_PMU2_GPIO0B_P_GPIO0B5_PE_MASK) >> IOC_PMU2_GPIO0B_P_GPIO0B5_PE_SHIFT)
#define IOC_PMU2_GPIO0B_P_SET_GPIO0B5_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0B_P_GPIO0B5_PE_SHIFT) & IOC_PMU2_GPIO0B_P_GPIO0B5_PE_MASK)
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0B_P_GPIO0B5_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C7_PS_SHIFT                                       15U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C7_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C7_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C7_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C7_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C7_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C7_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C7_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C7_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C7_PE_SHIFT                                       14U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C7_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C7_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C7_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C7_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C7_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C7_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C7_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C7_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C7_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C6_PS_SHIFT                                       13U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C6_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C6_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C6_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C6_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C6_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C6_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C6_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C6_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C6_PE_SHIFT                                       12U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C6_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C6_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C6_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C6_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C6_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C6_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C6_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C6_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C6_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C5_PS_SHIFT                                       11U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C5_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C5_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C5_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C5_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C5_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C5_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C5_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C5_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C5_PE_SHIFT                                       10U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C5_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C5_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C5_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C5_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C5_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C5_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C5_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C5_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C5_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C4_PS_SHIFT                                       9U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C4_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C4_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C4_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C4_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C4_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C4_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C4_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C4_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C4_PE_SHIFT                                       8U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C4_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C4_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C4_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C4_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C4_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C4_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C4_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C4_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C4_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C3_PS_SHIFT                                       7U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C3_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C3_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C3_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C3_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C3_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C3_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C3_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C3_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C3_PE_SHIFT                                       6U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C3_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C3_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C3_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C3_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C3_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C3_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C3_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C3_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C3_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C2_PS_SHIFT                                       5U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C2_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C2_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C2_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C2_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C2_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C2_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C2_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C2_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C2_PE_SHIFT                                       4U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C2_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C2_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C2_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C2_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C2_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C2_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C2_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C2_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C2_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C1_PS_SHIFT                                       3U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C1_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C1_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C1_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C1_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C1_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C1_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C1_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C1_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C1_PE_SHIFT                                       2U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C1_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C1_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C1_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C1_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C1_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C1_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C1_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C1_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C1_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C0_PS_SHIFT                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PS_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C0_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C0_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C0_PS(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C0_PS_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C0_PS_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C0_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C0_PS_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C0_PS_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0C_P_GPIO0C0_PE_SHIFT                                       0U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PE_MASK                                        (((1U << IOC_PMU2_GPIO0C_P_GPIO0C0_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_P_GPIO0C0_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_GET_GPIO0C0_PE(v)                                      (((v) & IOC_PMU2_GPIO0C_P_GPIO0C0_PE_MASK) >> IOC_PMU2_GPIO0C_P_GPIO0C0_PE_SHIFT)
#define IOC_PMU2_GPIO0C_P_SET_GPIO0C0_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0C_P_GPIO0C0_PE_SHIFT) & IOC_PMU2_GPIO0C_P_GPIO0C0_PE_MASK)
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0C_P_GPIO0C0_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D6_PS_SHIFT                                       13U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D6_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D6_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D6_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D6_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D6_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D6_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D6_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D6_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D6_PE_SHIFT                                       12U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D6_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D6_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D6_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D6_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D6_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D6_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D6_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D6_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D6_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D5_PS_SHIFT                                       11U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D5_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D5_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D5_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D5_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D5_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D5_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D5_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D5_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D5_PE_SHIFT                                       10U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D5_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D5_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D5_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D5_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D5_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D5_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D5_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D5_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D5_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D4_PS_SHIFT                                       9U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D4_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D4_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D4_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D4_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D4_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D4_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D4_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D4_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D4_PE_SHIFT                                       8U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D4_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D4_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D4_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D4_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D4_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D4_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D4_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D4_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D4_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D3_PS_SHIFT                                       7U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D3_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D3_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D3_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D3_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D3_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D3_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D3_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D3_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D3_PE_SHIFT                                       6U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D3_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D3_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D3_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D3_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D3_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D3_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D3_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D3_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D3_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D2_PS_SHIFT                                       5U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D2_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D2_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D2_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D2_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D2_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D2_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D2_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D2_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D2_PE_SHIFT                                       4U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D2_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D2_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D2_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D2_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D2_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D2_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D2_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D2_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D2_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D1_PS_SHIFT                                       3U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D1_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D1_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D1_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D1_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D1_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D1_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D1_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D1_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D1_PE_SHIFT                                       2U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D1_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D1_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D1_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D1_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D1_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D1_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D1_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D1_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D1_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D0_PS_SHIFT                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PS_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PS_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D0_PS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D0_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D0_PS(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D0_PS_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D0_PS_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D0_PS(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D0_PS_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D0_PS_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PS_VALUE_PD_SELECTION                          0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PS_VALUE_PU_SELECTION                          0x1U

#define IOC_PMU2_GPIO0D_P_GPIO0D0_PE_SHIFT                                       0U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PE_WIDTH                                       1U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PE_MASK                                        (((1U << IOC_PMU2_GPIO0D_P_GPIO0D0_PE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_P_GPIO0D0_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_GET_GPIO0D0_PE(v)                                      (((v) & IOC_PMU2_GPIO0D_P_GPIO0D0_PE_MASK) >> IOC_PMU2_GPIO0D_P_GPIO0D0_PE_SHIFT)
#define IOC_PMU2_GPIO0D_P_SET_GPIO0D0_PE(v)                                      (((uint32_t)(v) << IOC_PMU2_GPIO0D_P_GPIO0D0_PE_SHIFT) & IOC_PMU2_GPIO0D_P_GPIO0D0_PE_MASK)
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PE_VALUE_PU_PD_DISABLE                         0x0U
#define IOC_PMU2_GPIO0D_P_GPIO0D0_PE_VALUE_PU_PD_ENABLE                          0x1U

#define IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_SHIFT                                      7U
#define IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_MASK                                       (((1U << IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_GET_GPIO0B7_IE(v)                                     (((v) & IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_MASK) >> IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_SET_GPIO0B7_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_SHIFT) & IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_MASK)
#define IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B7_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_SHIFT                                      6U
#define IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_MASK                                       (((1U << IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_GET_GPIO0B6_IE(v)                                     (((v) & IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_MASK) >> IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_SET_GPIO0B6_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_SHIFT) & IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_MASK)
#define IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B6_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_SHIFT                                      5U
#define IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_MASK                                       (((1U << IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_GET_GPIO0B5_IE(v)                                     (((v) & IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_MASK) >> IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_SHIFT)
#define IOC_PMU2_GPIO0B_IE_SET_GPIO0B5_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_SHIFT) & IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_MASK)
#define IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0B_IE_GPIO0B5_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_SHIFT                                      7U
#define IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C7_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C7_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C7_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_SHIFT                                      6U
#define IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C6_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C6_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C6_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_SHIFT                                      5U
#define IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C5_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C5_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C5_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_SHIFT                                      4U
#define IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C4_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C4_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C4_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_SHIFT                                      3U
#define IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C3_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C3_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C3_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_SHIFT                                      2U
#define IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C2_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C2_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C2_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_SHIFT                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C1_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C1_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C1_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_SHIFT                                      0U
#define IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_MASK                                       (((1U << IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_GET_GPIO0C0_IE(v)                                     (((v) & IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_MASK) >> IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_SHIFT)
#define IOC_PMU2_GPIO0C_IE_SET_GPIO0C0_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_SHIFT) & IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_MASK)
#define IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0C_IE_GPIO0C0_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_SHIFT                                      6U
#define IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D6_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D6_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D6_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_SHIFT                                      5U
#define IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D5_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D5_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D5_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_SHIFT                                      4U
#define IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D4_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D4_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D4_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_SHIFT                                      3U
#define IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D3_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D3_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D3_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_SHIFT                                      2U
#define IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D2_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D2_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D2_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_SHIFT                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D1_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D1_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D1_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_SHIFT                                      0U
#define IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_WIDTH                                      1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_MASK                                       (((1U << IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_WIDTH) - 1U) << IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_GET_GPIO0D0_IE(v)                                     (((v) & IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_MASK) >> IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_SHIFT)
#define IOC_PMU2_GPIO0D_IE_SET_GPIO0D0_IE(v)                                     (((uint32_t)(v) << IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_SHIFT) & IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_MASK)
#define IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_VALUE_ENABLE                               0x1U
#define IOC_PMU2_GPIO0D_IE_GPIO0D0_IE_VALUE_DISABLE                              0x0U

#define IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_SHIFT                                    7U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_GET_GPIO0B7_SMT(v)                                   (((v) & IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_MASK) >> IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_SET_GPIO0B7_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_SHIFT) & IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_MASK)
#define IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B7_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_SHIFT                                    6U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_GET_GPIO0B6_SMT(v)                                   (((v) & IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_MASK) >> IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_SET_GPIO0B6_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_SHIFT) & IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_MASK)
#define IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B6_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_SHIFT                                    5U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_GET_GPIO0B5_SMT(v)                                   (((v) & IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_MASK) >> IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_SHIFT)
#define IOC_PMU2_GPIO0B_SMT_SET_GPIO0B5_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_SHIFT) & IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_MASK)
#define IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0B_SMT_GPIO0B5_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_SHIFT                                    7U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C7_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C7_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C7_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_SHIFT                                    6U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C6_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C6_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C6_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_SHIFT                                    5U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C5_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C5_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C5_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_SHIFT                                    4U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C4_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C4_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C4_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_SHIFT                                    3U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C3_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C3_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C3_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_SHIFT                                    2U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C2_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C2_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C2_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_SHIFT                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C1_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C1_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C1_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_SHIFT                                    0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_GET_GPIO0C0_SMT(v)                                   (((v) & IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_MASK) >> IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_SHIFT)
#define IOC_PMU2_GPIO0C_SMT_SET_GPIO0C0_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_SHIFT) & IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_MASK)
#define IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0C_SMT_GPIO0C0_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_SHIFT                                    6U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D6_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D6_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D6_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_SHIFT                                    5U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D5_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D5_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D5_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_SHIFT                                    4U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D4_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D4_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D4_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_SHIFT                                    3U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D3_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D3_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D3_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_SHIFT                                    2U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D2_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D2_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D2_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_SHIFT                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D1_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D1_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D1_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_SHIFT                                    0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_WIDTH                                    1U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_MASK                                     (((1U << IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_WIDTH) - 1U) << IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_GET_GPIO0D0_SMT(v)                                   (((v) & IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_MASK) >> IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_SHIFT)
#define IOC_PMU2_GPIO0D_SMT_SET_GPIO0D0_SMT(v)                                   (((uint32_t)(v) << IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_SHIFT) & IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_MASK)
#define IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_VALUE_CMOS                               0x0U
#define IOC_PMU2_GPIO0D_SMT_GPIO0D0_SMT_VALUE_SCHMITT_TRIGGER                    0x1U

#define IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT                              7U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_GET_GPIO0B7_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_MASK) >> IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_SET_GPIO0B7_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B7_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT                              6U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_GET_GPIO0B6_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_MASK) >> IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_SET_GPIO0B6_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B6_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT                              5U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_GET_GPIO0B5_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_MASK) >> IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0B_PDIS_SET_GPIO0B5_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0B_PDIS_GPIO0B5_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT                              7U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C7_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C7_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C7_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT                              6U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C6_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C6_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C6_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT                              5U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C5_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C5_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C5_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT                              4U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C4_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C4_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C4_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT                              3U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C3_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C3_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C3_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT                              2U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C2_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C2_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C2_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C1_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C1_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C1_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT                              0U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_GET_GPIO0C0_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_MASK) >> IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0C_PDIS_SET_GPIO0C0_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0C_PDIS_GPIO0C0_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT                              6U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D6_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D6_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D6_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT                              5U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D5_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D5_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D5_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT                              4U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D4_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D4_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D4_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT                              3U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D3_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D3_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D3_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT                              2U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D2_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D2_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D2_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D1_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D1_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D1_PULL_DIS_VALUE_DISABLE                      0x1U

#define IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT                              0U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_WIDTH                              1U
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_MASK                               (((1U << IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_WIDTH) - 1U) << IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_GET_GPIO0D0_PULL_DIS(v)                             (((v) & IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_MASK) >> IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT)
#define IOC_PMU2_GPIO0D_PDIS_SET_GPIO0D0_PULL_DIS(v)                             (((uint32_t)(v) << IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT) & IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_MASK)
#define IOC_PMU2_GPIO0D_PDIS_GPIO0D0_PULL_DIS_VALUE_DISABLE                      0x1U

#pragma pack(push)
#pragma pack(1)

typedef struct {
	uint32_t GPIO0B_IOMUX_SEL_H;
	uint32_t GPIO0C_IOMUX_SEL_L;
	uint32_t GPIO0C_IOMUX_SEL_H;
	uint32_t GPIO0D_IOMUX_SEL_L;
	uint32_t GPIO0D_IOMUX_SEL_H;
	uint32_t GPIO0B_DS_H;
	uint32_t GPIO0C_DS_L;
	uint32_t GPIO0C_DS_H;
	uint32_t GPIO0D_DS_L;
	uint32_t GPIO0D_DS_H;
	uint32_t GPIO0B_P;
	uint32_t GPIO0C_P;
	uint32_t GPIO0D_P;
	uint32_t GPIO0B_IE;
	uint32_t GPIO0C_IE;
	uint32_t GPIO0D_IE;
	uint32_t GPIO0B_SMT;
	uint32_t GPIO0C_SMT;
	uint32_t GPIO0D_SMT;
	uint32_t GPIO0B_PDIS;
	uint32_t GPIO0C_PDIS;
	uint32_t GPIO0D_PDIS;
} IOC_PMU2_t;

#pragma pack(pop)

#endif

