EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32L433CC
#
DEF STM32L433CC U 0 40 Y Y 1 F N
F0 "U" 0 -100 50 H V C CNN
F1 "STM32L433CC" 0 100 50 H V C CNN
F2 "MODULE" 0 0 50 H I C CNN
F3 "DOCUMENTATION" 0 0 50 H I C CNN
DRAW
S 3000 1100 -3200 -4100 0 1 0 N
X VBAT 1 -3500 150 300 R 50 50 1 1 I
X PC13/RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 2 -3500 250 300 R 50 50 1 1 I
X PC14/OSC32_IN 3 -3500 350 300 R 50 50 1 1 I
X PC15/OSC32_OUT 4 -3500 450 300 R 50 50 1 1 I
X PH0/OSC_IN 5 -3500 550 300 R 50 50 1 1 I
X PH1/OSC_OUT 6 -3500 650 300 R 50 50 1 1 I
X NRST 7 3300 200 300 L 50 50 1 1 I
X VSSA/VREF- 8 3300 300 300 L 50 50 1 1 I
X VDDA/VREF+ 9 3300 400 300 L 50 50 1 1 I
X PA0/TIM2_CH1/USART2_CTS/COMP1_OUT/SAI1_EXTCLK/TIM2_ETR/EVENTOUT 10 3300 -350 300 L 50 50 1 1 I
X PB2/RTC_OUT/LPTIM1_OUT/I2C3_SMBA/LCD_VLCD/EVENTOUT 20 3300 -1450 300 L 50 50 1 1 I
X PA9/IM1_CH2/I2C1_SCL/USART1_TX/LCD_COM1/SAI1_FS_A/TIM15_BKIN/EVENTOUT 30 3300 -2350 300 L 50 50 1 1 I
X PB4/NJTRST/I2C3_SDA/SPI1_MISO/SPI3_MISO/USART1_CTS/TSC_G2_IO1/LCD_SEG8/SAI1_MCLK_B/EVENTOUT 40 3300 -3300 300 L 50 50 1 1 I
X PA1/TIM2_CH2/I2C1_SMBA/SPI1_SCK/USART2_RTS_DE/LCD_SEG0/TIM15_CH1N/EVENTOUT 11 3300 -450 300 L 50 50 1 1 I
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/USART3_TX/LPUART1_RX/TSC_SYNC/QUADSPI_CLK/LCD_SEG10/COMP1_OUT/SAI1_SCK_A/EVENTOUT 21 3300 -1550 300 L 50 50 1 1 I
X PA10/TIM1_CH3/I2C1_SDA/USART1_RX/USB_CRS_SYNC/LCD_COM2/SAI1_SD_A/EVENTOUT 31 3300 -2450 300 L 50 50 1 1 I
X PB5/PTIM1_IN1/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/USART1_CK/TSC_G2_IO2/LCD_SEG9/COMP2_OUT/SAI1_SD_B/TIM16_BKIN/EVENTOUT 41 3300 -3400 300 L 50 50 1 1 I
X PA2/TIM2_CH3/USART2_TX/LPUART1_TX/QUADSPI_BK1_NCS/LCD_SEG1/COMP2_OUT/TIM15_CH1/EVENTOUT 12 3300 -550 300 L 50 50 1 1 I
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/LPUART1_TX/QUADSPI_BK1_NC/LCD_SEG11/COMP2_OUT/EVENTOUT 22 3300 -1650 300 L 50 50 1 1 I
X PA11/TIM1_CH4/TIM1_BKIN2/SPI1_MISO/USART1_CTS/CAN1_RX/USB_DM/TIM1_BKIN2_COMP1/EVENTOUT 32 3300 -2550 300 L 50 50 1 1 I
X PB6/LPTIM1_ETR/I2C1_SCL/USART1_TX/TSC_G2_IO3/SAI1_FS_B/TIM16_CH1N/EVENTOUT 42 3300 -3500 300 L 50 50 1 1 I
X PA3/TIM2_CH4/USART2_RX/LPUART1_RX/QUADSPI_CLK/LCD_SEG2/SAI1_MCLK_A/TIM15_CH2/EVENTOUT 13 3300 -750 300 L 50 50 1 1 I
X VSS 23 3300 800 300 L 50 50 1 1 I
X PA12/TIM1_ETR/SPI1_MOSI/USART1_RTS_DE/CAN1_TX/USB_DP/EVENTOUT 33 3300 -2650 300 L 50 50 1 1 I
X PB7/LPTIM1_IN2/I2C1_SDA/USART1_RX/TSC_G2_IO4/LCD_SEG21/EVENTOUT 43 3300 -3600 300 L 50 50 1 1 I
X PA4/SPI1_NSS/SPI3_NSS/USART2_CK/SAI1_FS_B/LPTIM2_OUT/EVENTOUT 14 3300 -850 300 L 50 50 1 1 I
X VDD 24 3300 600 300 L 50 50 1 1 I
X PA13/TMS-SWDIO/IR_OUT/USB_NOE/SWPMI1_TX/SAI1_SD_B/EVENTOUT 34 3300 -2750 300 L 50 50 1 1 I
X PH3/BOOT0 44 3300 -100 300 L 50 50 1 1 I
X PA5/TIM2_CH1/TIM2_ETR/SPI1_SCK/LPTIM2_ETR/EVENTOUT 15 3300 -950 300 L 50 50 1 1 I
X PB12/TIM1_BKIN/TIM1_BKIN_COMP2/I2C2_SMBA/SPI2_NSS/USART3_CK/LPUART1_RTS_DE/TSC_G1_IO1/LCD_SEG12/SWPMI1_IO/SAI1_FS_A/TIM15_BKIN/EVENTOUT 25 3300 -1850 300 L 50 50 1 1 I
X VSS 35 3300 900 300 L 50 50 1 1 I
X PB8/I2C1_SCL/CAN1_RX/LCD_SEG16/SDMMC1_D4/SAI1_MCLK_A/TIM16_CH1/EVENTOUT 45 3300 -3700 300 L 50 50 1 1 I
X PA6/TIM1_BKIN/SPI1_MISO/USART3_CTS/LPUART1_CTS/QUADSPI_BK1_IO3/LCD_SEG3/COMP1_OUT/TIM1_BKIN_COMP2/TIM16_CH1/EVENTOUT 16 3300 -1050 300 L 50 50 1 1 I
X PB13/TIM1_CH1N/I2C2_SCL/SPI2_SCK/USART3_CTS/LPUART1_CTS/TSC_G1_IO2/LCD_SEG13/SWPMI1_TX/SAI1_SCK_A/TIM15_CH1N/EVENTOUT 26 3300 -1950 300 L 50 50 1 1 I
X VDD_USB 36 3300 500 300 L 50 50 1 1 I
X PB9/R_OUT/I2C1_SDA/SPI2_NSS/CAN1_TX/LCD_COM3/SDMMC1_D5/SAI1_FS_A/EVENTOUT 46 3300 -3800 300 L 50 50 1 1 I
X PA7/TIM1_CH1N/I2C3_SCL/SPI1_MOSI/QUADSPI_BK1_IO2/LCD_SEG4/COMP2_OUT/EVENTOUT 17 3300 -1150 300 L 50 50 1 1 I
X PB14/TIM1_CH2N/I2C2_SDA/SPI2_MISO/USART3_RTS_DE/TSC_G1_IO3/LCD_SEG14/SWPMI1_RX/SAI1_MCLK_A/TIM15_CH1/EVENTOUT 27 3300 -2050 300 L 50 50 1 1 I
X PA14/JTCK-SWCLK/LPTIM1_OUT/I2C1_SMBA/SWPMI1_RX/SAI1_FS_B/EVENTOUT 37 3300 -3000 300 L 50 50 1 1 I
X VSS 47 3300 1000 300 L 50 50 1 1 I
X PB0/TIM1_CH2N/SPI1_NSS/USART3_CK/QUADSPI_BK1_IO1/LCD_SEG5/COMP1_OUT/SAI1_EXTCLK/EVENTOUT 18 3300 -1250 300 L 50 50 1 1 I
X PB15/RTC_REFIN/TIM1_CH3N/SPI2_MOSI/TSC_G1_IO4/LCD_SEG15/SWPMI1_SUSPEND/SAI1_SD_A/TIM15_CH2/EVENTOUT 28 3300 -2150 300 L 50 50 1 1 I
X PA15/JTDI/TIM2_CH1/TIM2_ETR/USART2_RX/SPI1_NSS/SPI3_NSS/USART3_RTS_DE/TSC_G3_IO1/LCD_SEG17/SWPMI1_SUSPEND/EVENTOUT 38 3300 -3100 300 L 50 50 1 1 I
X VDD 48 3300 700 300 L 50 50 1 1 I
X PB1/TIM1_CH3N/USART3_RTS_DE/LPUART1_RTS_DE/QUADSPI_BK1_IO0/LCD_SEG6/LPTIM2_IN1/EVENTOUT 19 3300 -1350 300 L 50 50 1 1 I
X PA8/MCO/TIM1_CH1/USART1_CK/LCD_COM0/SWPMI1_IO/SAI1_SCK_A/LPTIM2_OUT/EVENTOUT 29 3300 -2250 300 L 50 50 1 1 I
X PB3/JTDO-TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/USART1_RTS_DE/LCD_SEG7/SAI1_SCK_B/EVENTOUT 39 3300 -3200 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
