
---------- Begin Simulation Statistics ----------
final_tick                               560740683799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879144                       # Number of bytes of host memory used
host_op_rate                                    91673                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   245.19                       # Real time elapsed on the host
host_tick_rate                               27147734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006656                       # Number of seconds simulated
sim_ticks                                  6656349000                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            37436                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   14                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               37482                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1898                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        193154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35131                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          793                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40216                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28195                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35131                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6936                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45705                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5115                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196512                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329314                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          793                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1552521                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469090                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13217317                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.700597                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.813464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8539615     64.61%     64.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       680300      5.15%     69.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       824976      6.24%     76.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       264251      2.00%     78.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       566479      4.29%     82.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261162      1.98%     84.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333659      2.52%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194354      1.47%     88.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1552521     11.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13217317                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.331268                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.331268                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9428411                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108432                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           743048                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2481073                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6075                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        620000                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786191                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1498                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367328                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45705                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084041                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12163161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473363                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12150                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003433                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33310                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.786721                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13278949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.754998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.147646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9801429     73.81%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103823      0.78%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215298      1.62%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           168909      1.27%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178281      1.34%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           144012      1.08%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217444      1.64%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72484      0.55%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377269     17.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13278949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989001                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172421                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          824                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.736617                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10301452                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367328                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          353527                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789903                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418883                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042546                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7934124                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4757                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23119016                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2781533                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6075                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2790741                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       580035                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138750                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167276                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28876518                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919569                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606179                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17504335                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.721635                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962613                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21276061                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345178                       # number of integer regfile writes
system.switch_cpus.ipc                       0.751164                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.751164                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237434     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2677      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47767      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476935     23.69%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002400     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759679      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94684      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176151     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272803      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23123779                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22503944                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44068871                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443435                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671198                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038666                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044918                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             411      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121982     11.74%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       264932     25.51%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87003      8.38%     45.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11718      1.13%     46.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498717     48.02%     94.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        53903      5.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1617350                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16496893                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936761                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23123779                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          597                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       275999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13278949                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.741386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.522337                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7897246     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       687969      5.18%     64.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       711353      5.36%     70.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       627301      4.72%     74.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       890873      6.71%     81.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       707335      5.33%     86.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776698      5.85%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       470546      3.54%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       509628      3.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13278949                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.736974                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084041                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24092                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10609196                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13312677                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3227098                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025256                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2160237                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         36318                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937105                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064349                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905974                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2810674                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3825794                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6075                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6209504                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514996                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040120                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167834                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3800612                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34544657                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954539                       # The number of ROB writes
system.switch_cpus.timesIdled                     365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222746                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47344                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              80124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27895                       # Transaction distribution
system.membus.trans_dist::CleanEvict            66388                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18747                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       292025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       292025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 292025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8113024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8113024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8113024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98871                       # Request fanout histogram
system.membus.reqLayer2.occupancy           323205627                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          529785806                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6656349000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151789                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            55444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9706176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9739328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          164559                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1785280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           276585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376661                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 229241     82.88%     82.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47344     17.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             276585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151521500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167434500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            597000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        44706                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44739                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        44706                       # number of overall hits
system.l2.overall_hits::total                   44739                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          365                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        66917                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67287                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          365                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        66917                       # number of overall misses
system.l2.overall_misses::total                 67287                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6845758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6874220500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28462500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6845758000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6874220500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112026                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112026                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.599491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.600637                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.599491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.600637                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77979.452055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102302.225145                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102162.683728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77979.452055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102302.225145                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102162.683728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      6769                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               27895                       # number of writebacks
system.l2.writebacks::total                     27895                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        66913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        31731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        66913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6176274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6201087000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2759489483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6176274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8960576483                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.599455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.600557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.599455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.883804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67979.452055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92303.057702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92171.096049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86965.096688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67979.452055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92303.057702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90502.646052                       # average overall mshr miss latency
system.l2.replacements                         109115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40033                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40033                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          118                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        32369                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32369                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        31731                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          31731                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2759489483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2759489483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86965.096688                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86965.096688                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        18745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18747                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1857842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1857842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.606654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.606679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99111.363030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99100.789460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        18745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1670392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1670392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.606654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.606615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89111.363030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89111.363030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77979.452055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77554.495913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67979.452055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67979.452055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        48172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4987915500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4987915500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.596749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.596754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103543.874035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103541.724618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        48168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4505882000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4505882000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.596700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.596692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93545.133699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93545.133699                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4013.580285                       # Cycle average of tags in use
system.l2.tags.total_refs                      204919                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.878009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     160.006586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.021806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.153707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2106.969761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.518108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1735.910316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.039064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.423806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.507080                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.492920                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1004195                       # Number of tag accesses
system.l2.tags.data_accesses                  1004195                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2021632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6327744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1785280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1785280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        31588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               98871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             28845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    303714844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3509431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    643360497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             950632847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3509431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3528661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      268207091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            268207091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      268207091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            28845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    303714844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3509431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    643360497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1218839938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     31569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     66879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109321750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              184726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27895                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1854                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3320057249                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  494065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5172800999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33599.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52349.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.901071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.619112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.482551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47001     69.52%     69.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9920     14.67%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8296     12.27%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1557      2.30%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          603      0.89%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      0.21%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.929005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.926468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.707505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1630     98.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.97%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.908981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.855593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.393529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1064     64.56%     64.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      2.43%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              333     20.21%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      6.80%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      3.64%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      1.46%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.61%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6324032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1783424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6327424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1785280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       950.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    950.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    268.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6655968500                       # Total gap between requests
system.mem_ctrls.avgGap                      52508.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2020416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4280256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1783424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 303532161.549822568893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3509431.371462043375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 643033590.937013745308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 267928259.170304924250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        31588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27895                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1759511539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9792751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3403496709                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 158782560611                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55701.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26829.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50864.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5692151.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            250685400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            133212090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           358199520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           75997980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     524902560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2975551050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         50283840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4368832440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.340652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    106491506                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    222040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6327806994                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            232121400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123345090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           347325300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69462540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     524902560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2976727530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49291680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4323176100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.481585                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    103897511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    222040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6330400989                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6656338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083634                       # number of overall hits
system.cpu.icache.overall_hits::total         1083645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          407                       # number of overall misses
system.cpu.icache.overall_misses::total           409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30197000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30197000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30197000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30197000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084054                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74194.103194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73831.295844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74194.103194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73831.295844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29419500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29419500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73918.341709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73918.341709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73918.341709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73918.341709                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74194.103194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73831.295844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29419500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29419500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73918.341709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73918.341709                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.584746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9277847                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9277850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9291767                       # number of overall hits
system.cpu.dcache.overall_hits::total         9291770                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       165792                       # number of overall misses
system.cpu.dcache.overall_misses::total        165795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10372910042                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10372910042                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10372910042                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10372910042                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9440185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9440191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9457559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9457565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63896.992953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63895.812161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62565.805600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62564.673494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1297149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.704838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40033                       # number of writebacks
system.cpu.dcache.writebacks::total             40033                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        51993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        51993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51993                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7378695542                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7378695542                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7492193042                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7492193042                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66869.323866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66869.323866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67120.513174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67120.513174                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7057189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7057190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8308130500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8308130500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7188605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7188607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63220.083551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63219.602487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        51970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5345078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5345078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67279.391033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67279.391033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30922                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2064779542                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2064779542                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66773.803182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66769.484607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2033617042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2033617042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65814.979190                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65814.979190                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13920                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13920                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3454                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3454                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.198803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.198803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113497500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113497500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88808.685446                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88808.685446                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560740683799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.012054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7941147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.799307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.012053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19026756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19026756                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560761042234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898772                       # Number of bytes of host memory used
host_op_rate                                   127785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   702.80                       # Real time elapsed on the host
host_tick_rate                               28967782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020358                       # Number of seconds simulated
sim_ticks                                 20358435500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           104707                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              104722                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5394                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        592573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       203985                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         8402                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       231656                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126004                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       203985                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        77981                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          274867                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28656                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4709                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1114423                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272765                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8552                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4639869                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1739633                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     40378920                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.667437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.793207                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26323294     65.19%     65.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2063317      5.11%     70.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2482764      6.15%     76.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       817567      2.02%     78.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1691901      4.19%     82.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       781241      1.93%     84.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       997780      2.47%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       581187      1.44%     88.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4639869     11.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40378920                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.357229                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.357229                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28940044                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69671511                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2284503                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7494861                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25699                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1865181                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23266359                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4798                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7110992                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1864                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              274867                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3291025                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37196351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31702796                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1073                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           51398                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006751                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3386910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154660                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.778616                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     40610288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.732369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.132557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30106121     74.13%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           317321      0.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642334      1.58%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           512425      1.26%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           544836      1.34%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           438876      1.08%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658600      1.62%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           230803      0.57%     82.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7158972     17.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     40610288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106674490                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56833205                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        11281                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           213265                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.706601                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30799374                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7110992                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1108435                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23289230                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7282972                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69376508                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23688382                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        28536                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69487458                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8391223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25699                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8420021                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82260                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1723967                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          782                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       480197                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       551862                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          782                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86648974                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68893070                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606246                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52530608                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.692003                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69034978                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64489607                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4738732                       # number of integer regfile writes
system.switch_cpus.ipc                       0.736795                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.736795                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137549      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10284586     14.79%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8730      0.01%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          786      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152299      0.22%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4997      0.01%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5128      0.01%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           89      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216540     23.33%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860233     17.06%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2415025      3.47%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320947      0.46%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21281545     30.61%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6791586      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69515991                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66757461                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130726835                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63623693                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64365165                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099857                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044592                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14295      0.46%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            715      0.02%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              4      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       361246     11.65%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       780739     25.19%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         257630      8.31%     45.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37954      1.22%     46.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1481778     47.80%     94.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       165131      5.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5720838                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52020917                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5269377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7059341                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69364008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69515991                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2047227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5622                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1168072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     40610288                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.711783                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.507544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24384201     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2089663      5.15%     65.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2166476      5.33%     70.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1901545      4.68%     75.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2670252      6.58%     81.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2123855      5.23%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2344246      5.77%     92.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1417418      3.49%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1512632      3.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     40610288                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.707302                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3291204                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   248                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68420                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306126                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23289230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7282972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31926475                       # number of misc regfile reads
system.switch_cpus.numCycles                 40716871                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9772878                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         457291                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3132098                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6562575                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        113375                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204336885                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69499994                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63181931                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8485561                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11961607                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25699                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19193989                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1956905                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106839974                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64473669                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           63                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11409112                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104591660                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138369516                       # The number of ROB writes
system.switch_cpus.timesIdled                    1298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       152281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         152281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             237550                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92626                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203535                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58862                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        237550                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       888985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       888985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 888985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24898432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24898432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24898432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            296412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  296412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              296412                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1019596480                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1591175173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20358435500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463978                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           157311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2239                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       272000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29601600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29873600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          501978                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5928064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           841448                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 689166     81.90%     81.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 152282     18.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             841448                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          466661000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505846999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3358500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          924                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       131755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   132679                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          924                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       131755                       # number of overall hits
system.l2.overall_hits::total                  132679                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1315                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       205476                       # number of demand (read+write) misses
system.l2.demand_misses::total                 206791                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1315                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       205476                       # number of overall misses
system.l2.overall_misses::total                206791                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    107925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  21067364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21175289000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    107925000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  21067364000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21175289000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339470                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339470                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.587316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.609303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.609158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.587316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.609303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.609158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82072.243346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102529.560630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102399.470963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82072.243346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102529.560630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102399.470963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     13155                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               92626                       # number of writebacks
system.l2.writebacks::total                     92626                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       205469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            206784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        89902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       205469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           296686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     94775000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19012063500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19106838500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7848920306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     94775000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19012063500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26955758806                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.587316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.609283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.609138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.587316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.609283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873968                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72072.243346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92530.082397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92399.985009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87305.291384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72072.243346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92530.082397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90856.187370                       # average overall mshr miss latency
system.l2.replacements                         344667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125294                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125294                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2010                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2010                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2010                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2010                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       103501                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        103501                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        89902                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          89902                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7848920306                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7848920306                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87305.291384                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87305.291384                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        37978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        58862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58862                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5822918000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5822918000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.607827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98924.909109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98924.909109                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        58862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5234298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5234298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.607827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88924.909109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88924.909109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    107925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.587316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.587316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82072.243346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82072.243346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     94775000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94775000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.587316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.587316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72072.243346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72072.243346                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        93777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       146614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15244446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15244446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.609898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.609898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103976.741648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103976.741648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       146607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13777765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13777765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.609869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.609869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93977.542000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93977.542000                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      681873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    348763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.955119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     210.412034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2269.171920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.983650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1610.432396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.553997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.393172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2352                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.574219                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3059511                       # Number of tag accesses
system.l2.tags.data_accesses                  3059511                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20358435500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      5736192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        84160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13150016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18970368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5928064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5928064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        89628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       205469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              296412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        92626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    281759961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      4133913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    645924683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             931818557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4133913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4133913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291184654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291184654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291184654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    281759961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4133913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    645924683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1223003212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     92626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     89551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    205303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149530750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              568561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      296412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10002381624                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1480845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15555550374                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33772.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52522.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   122026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56171                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   17617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       210616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    118.148517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.843717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.876168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       146881     69.74%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32013     15.20%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24277     11.53%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5108      2.43%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1773      0.84%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      0.17%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          113      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       210616                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.044700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.303755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.556115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              3      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            63      1.15%      1.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           338      6.17%      7.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           736     13.43%     20.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1014     18.50%     39.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1019     18.59%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           857     15.64%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           623     11.37%     84.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           371      6.77%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           238      4.34%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           104      1.90%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           58      1.06%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           28      0.51%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           18      0.33%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.902025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.850244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.370997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3522     64.26%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              137      2.50%     66.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1132     20.65%     87.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              407      7.43%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              160      2.92%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               77      1.40%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.58%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18954816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5928960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18970368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5928064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       931.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    931.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20358445000                       # Total gap between requests
system.mem_ctrls.avgGap                      52330.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      5731264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        84160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13139392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5928960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 281517899.545866370201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4133912.942377129104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 645402835.596084952354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291228665.385412335396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        89628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       205469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        92626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5013531376                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40620500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10501398498                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 493156356881                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55937.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30890.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51109.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5324167.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            788470200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            419089440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1093726620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          252089460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1607283600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9105143520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        150149760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13415952600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.987406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    315504017                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    679900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19363031483                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            715299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            380198280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1020920040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          231491340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1607283600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9093396390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        160042080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13208631210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.803844                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    341131276                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    679900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19337404224                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27014774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4372131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4372142                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4372131                       # number of overall hits
system.cpu.icache.overall_hits::total         4372142                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2934                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2934                       # number of overall misses
system.cpu.icache.overall_misses::total          2936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    167248500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    167248500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167248500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4375065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4375078                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4375065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4375078                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57003.578732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56964.747956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57003.578732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56964.747956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          634                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.294118                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2129                       # number of writebacks
system.cpu.icache.writebacks::total              2129                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2637                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2637                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2637                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2637                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150475000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150475000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150475000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150475000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57062.950322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57062.950322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57062.950322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57062.950322                       # average overall mshr miss latency
system.cpu.icache.replacements                   2129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4372131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4372142                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2934                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    167248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4375065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4375078                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57003.578732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56964.747956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150475000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150475000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57062.950322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57062.950322                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018397                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4374781                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1657.741948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8752795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8752795                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37004544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37004547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37063671                       # number of overall hits
system.cpu.dcache.overall_hits::total        37063674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       651875                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       666340                       # number of overall misses
system.cpu.dcache.overall_misses::total        666343                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42425817305                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42425817305                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42425817305                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42425817305                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37656419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37656425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37730011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37730017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017661                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65082.749461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65082.449945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63669.924220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63669.637567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5260037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          153                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.949622                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       165327                       # number of writebacks
system.cpu.dcache.writebacks::total            165327                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       208460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       208460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       208460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       208460                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448854                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29980482305                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29980482305                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30476059305                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30476059305                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011775                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67612.693087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67612.693087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67897.488504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67897.488504                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28149661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28149662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       524041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        524042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33891125500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33891125500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28673702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28673704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64672.660154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64672.536743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       208365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       208365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21574910500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21574910500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68345.108592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68345.108592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8534691805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8534691805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66763.864113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66762.819589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8405571805                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8405571805                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65802.705556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65802.705556                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        59127                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         59127                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14465                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14465                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.196557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.196557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    495577000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    495577000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91115.462401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91115.462401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560761042234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.049230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37512531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.573457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.049229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75908891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75908891                       # Number of data accesses

---------- End Simulation Statistics   ----------
