INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:56:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 fork65/control/generateBlocks[10].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer145/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.732ns (17.146%)  route 3.537ns (82.854%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2713, unset)         0.508     0.508    fork65/control/generateBlocks[10].regblock/clk
    SLICE_X24Y84         FDSE                                         r  fork65/control/generateBlocks[10].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork65/control/generateBlocks[10].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.522     1.246    buffer181/control/transmitValue_27
    SLICE_X26Y82         LUT6 (Prop_lut6_I2_O)        0.043     1.289 r  buffer181/control/memEnd_valid_i_5__1/O
                         net (fo=4, routed)           0.246     1.535    fork67/control/generateBlocks[7].regblock/dataReg[0]_i_2__4_0
    SLICE_X27Y83         LUT5 (Prop_lut5_I4_O)        0.043     1.578 r  fork67/control/generateBlocks[7].regblock/memEnd_valid_i_3__1/O
                         net (fo=9, routed)           0.347     1.924    control_merge5/tehb/control/transmitValue_reg_12
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.043     1.967 r  control_merge5/tehb/control/transmitValue_i_2__63/O
                         net (fo=10, routed)          0.316     2.284    control_merge5/tehb/control/transmitValue_i_2__63_n_0
    SLICE_X26Y83         LUT4 (Prop_lut4_I1_O)        0.043     2.327 r  control_merge5/tehb/control/dataReg[4]_i_4/O
                         net (fo=14, routed)          0.259     2.585    buffer185/control/transmitValue_reg_7
    SLICE_X27Y83         LUT6 (Prop_lut6_I4_O)        0.043     2.628 r  buffer185/control/transmitValue_i_2__62/O
                         net (fo=3, routed)           0.328     2.957    buffer185/control/transmitValue_i_2__62_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I1_O)        0.043     3.000 r  buffer185/control/outputValid_i_2__17/O
                         net (fo=6, routed)           0.254     3.254    control_merge6/tehb/control/outputValid_i_2__16_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.043     3.297 r  control_merge6/tehb/control/outputValid_i_5__1/O
                         net (fo=1, routed)           0.167     3.464    fork66/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X25Y82         LUT6 (Prop_lut6_I4_O)        0.043     3.507 r  fork66/control/generateBlocks[0].regblock/outputValid_i_2__16/O
                         net (fo=5, routed)           0.304     3.811    buffer181/control/outs_reg[5]
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.043     3.854 r  buffer181/control/transmitValue_i_5__3/O
                         net (fo=2, routed)           0.241     4.095    buffer181/control/fork65/control/blockStopArray[2]
    SLICE_X23Y82         LUT6 (Prop_lut6_I4_O)        0.043     4.138 f  buffer181/control/transmitValue_i_2__100/O
                         net (fo=18, routed)          0.186     4.324    fork64/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X23Y81         LUT4 (Prop_lut4_I1_O)        0.043     4.367 r  fork64/control/generateBlocks[0].regblock/fullReg_i_3__14/O
                         net (fo=8, routed)           0.195     4.562    fork53/control/generateBlocks[1].regblock/dataReg_reg[4]_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.043     4.605 r  fork53/control/generateBlocks[1].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.173     4.777    buffer145/E[0]
    SLICE_X23Y79         FDRE                                         r  buffer145/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2713, unset)         0.483     4.683    buffer145/clk
    SLICE_X23Y79         FDRE                                         r  buffer145/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X23Y79         FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer145/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                 -0.324    




