-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/25/2016 01:08:20"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	g31_Breakout_Game IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clock : IN std_logic;
	rst_n : IN std_logic;
	continue_n : IN std_logic;
	paddle_right_n : IN std_logic;
	paddle_left_n : IN std_logic;
	cheats : IN std_logic;
	r : OUT std_logic_vector(7 DOWNTO 0);
	g : OUT std_logic_vector(7 DOWNTO 0);
	b : OUT std_logic_vector(7 DOWNTO 0);
	hsync : OUT std_logic;
	vsync : OUT std_logic;
	clock_vga : OUT std_logic
	);
END g31_Breakout_Game;

-- Design Ports Information
-- r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_vga	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cheats	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_right_n	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_left_n	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- continue_n	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF g31_Breakout_Game IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_continue_n : std_logic;
SIGNAL ww_paddle_right_n : std_logic;
SIGNAL ww_paddle_left_n : std_logic;
SIGNAL ww_cheats : std_logic;
SIGNAL ww_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_hsync : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_clock_vga : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~8_AX_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~49\ : std_logic;
SIGNAL \Mult0~50\ : std_logic;
SIGNAL \Mult0~51\ : std_logic;
SIGNAL \Mult0~52\ : std_logic;
SIGNAL \Mult0~53\ : std_logic;
SIGNAL \Mult0~54\ : std_logic;
SIGNAL \Mult0~55\ : std_logic;
SIGNAL \Mult0~56\ : std_logic;
SIGNAL \Mult0~57\ : std_logic;
SIGNAL \Mult0~58\ : std_logic;
SIGNAL \Mult0~59\ : std_logic;
SIGNAL \Mult0~60\ : std_logic;
SIGNAL \Mult0~61\ : std_logic;
SIGNAL \Mult0~62\ : std_logic;
SIGNAL \Mult0~63\ : std_logic;
SIGNAL \Mult0~64\ : std_logic;
SIGNAL \Mult0~65\ : std_logic;
SIGNAL \Mult0~66\ : std_logic;
SIGNAL \Mult0~67\ : std_logic;
SIGNAL \Mult0~68\ : std_logic;
SIGNAL \Mult0~69\ : std_logic;
SIGNAL \Mult0~70\ : std_logic;
SIGNAL \Mult0~71\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[5]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~18\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[1]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~10\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~14\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[3]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~6\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~2\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~30\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~38\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~26\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~34\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[6]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[7]~2_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \pause_set~5_combout\ : std_logic;
SIGNAL \pause_set~1_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \clear_ball_row_update~0_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \life[0]~4_combout\ : std_logic;
SIGNAL \reset_score~2_combout\ : std_logic;
SIGNAL \cheats~input_o\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[5]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[6]~feeder_combout\ : std_logic;
SIGNAL \Update_Game~1_combout\ : std_logic;
SIGNAL \Equal10~0_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \Equal3~5_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal3~6_combout\ : std_logic;
SIGNAL \Update_Game~0_combout\ : std_logic;
SIGNAL \life~2_combout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \level~2_combout\ : std_logic;
SIGNAL \message_id_set[2]~0_combout\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mult0~8_resulta\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \Equal0~11_combout\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \Equal0~12_combout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~13_combout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|_~0_combout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Add1~26_cout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add2~1_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Add2~3_combout\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \Add3~6\ : std_logic;
SIGNAL \Add3~10\ : std_logic;
SIGNAL \Add3~13_sumout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \blocks_t~51_combout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Add4~2\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \Add6~1_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \blocks_t~50_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \Add3~14\ : std_logic;
SIGNAL \Add3~1_sumout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal4~1_combout\ : std_logic;
SIGNAL \find_block_index~0_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \find_block_index~2_combout\ : std_logic;
SIGNAL \Add3~5_sumout\ : std_logic;
SIGNAL \blocks_t~286_combout\ : std_logic;
SIGNAL \Add20~2_combout\ : std_logic;
SIGNAL \Add20~3_combout\ : std_logic;
SIGNAL \Add13~26_cout\ : std_logic;
SIGNAL \Add13~1_sumout\ : std_logic;
SIGNAL \Add13~2\ : std_logic;
SIGNAL \Add13~5_sumout\ : std_logic;
SIGNAL \Add13~6\ : std_logic;
SIGNAL \Add13~9_sumout\ : std_logic;
SIGNAL \Add16~1_combout\ : std_logic;
SIGNAL \Equal6~0_combout\ : std_logic;
SIGNAL \find_block_index~4_combout\ : std_logic;
SIGNAL \Add13~10\ : std_logic;
SIGNAL \Add13~13_sumout\ : std_logic;
SIGNAL \find_block_index~12_combout\ : std_logic;
SIGNAL \Add13~14\ : std_logic;
SIGNAL \Add13~17_sumout\ : std_logic;
SIGNAL \Add13~18\ : std_logic;
SIGNAL \Add13~21_sumout\ : std_logic;
SIGNAL \find_block_index~13_combout\ : std_logic;
SIGNAL \Add16~2_combout\ : std_logic;
SIGNAL \Add16~3_combout\ : std_logic;
SIGNAL \Add16~4_combout\ : std_logic;
SIGNAL \Add20~1_combout\ : std_logic;
SIGNAL \blocks_t~9_combout\ : std_logic;
SIGNAL \blocks_t~10_combout\ : std_logic;
SIGNAL \blocks_t~7_combout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \Add6~3_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \Add8~6\ : std_logic;
SIGNAL \Add8~9_sumout\ : std_logic;
SIGNAL \blocks_t~8_combout\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \find_block_index~1_combout\ : std_logic;
SIGNAL \Equal6~1_combout\ : std_logic;
SIGNAL \blocks_t~292_combout\ : std_logic;
SIGNAL \blocks_t~4_combout\ : std_logic;
SIGNAL \blocks_t~98_combout\ : std_logic;
SIGNAL \blocks_t~291_combout\ : std_logic;
SIGNAL \Add8~10\ : std_logic;
SIGNAL \Add8~14\ : std_logic;
SIGNAL \Add8~1_sumout\ : std_logic;
SIGNAL \blocks_t~37_combout\ : std_logic;
SIGNAL \blocks_t~38_combout\ : std_logic;
SIGNAL \blocks_t~35_combout\ : std_logic;
SIGNAL \blocks_t~39_combout\ : std_logic;
SIGNAL \blocks_t~1_combout\ : std_logic;
SIGNAL \blocks_t~36_combout\ : std_logic;
SIGNAL \blocks_t~199_combout\ : std_logic;
SIGNAL \blocks_t~200_combout\ : std_logic;
SIGNAL \Add18~2\ : std_logic;
SIGNAL \Add18~6\ : std_logic;
SIGNAL \Add18~10\ : std_logic;
SIGNAL \Add18~14\ : std_logic;
SIGNAL \Add18~18\ : std_logic;
SIGNAL \Add18~21_sumout\ : std_logic;
SIGNAL \Add18~17_sumout\ : std_logic;
SIGNAL \Add18~5_sumout\ : std_logic;
SIGNAL \Add18~13_sumout\ : std_logic;
SIGNAL \Add18~9_sumout\ : std_logic;
SIGNAL \Add18~1_sumout\ : std_logic;
SIGNAL \find_block_index~5_combout\ : std_logic;
SIGNAL \find_block_index~6_combout\ : std_logic;
SIGNAL \Add22~2_combout\ : std_logic;
SIGNAL \Add22~3_combout\ : std_logic;
SIGNAL \Add22~4_combout\ : std_logic;
SIGNAL \Add22~1_combout\ : std_logic;
SIGNAL \Add22~0_combout\ : std_logic;
SIGNAL \Add20~0_combout\ : std_logic;
SIGNAL \blocks_t~90_combout\ : std_logic;
SIGNAL \blocks_t~58_combout\ : std_logic;
SIGNAL \blocks_t~91_combout\ : std_logic;
SIGNAL \find_block_index~18_combout\ : std_logic;
SIGNAL \find_block_index~14_combout\ : std_logic;
SIGNAL \find_block_index~19_combout\ : std_logic;
SIGNAL \find_block_index~15_combout\ : std_logic;
SIGNAL \Add16~0_combout\ : std_logic;
SIGNAL \find_block_index~16_combout\ : std_logic;
SIGNAL \Decoder2~25_combout\ : std_logic;
SIGNAL \blocks_t~54_combout\ : std_logic;
SIGNAL \blocks_t~171_combout\ : std_logic;
SIGNAL \blocks_t~188_combout\ : std_logic;
SIGNAL \find_block_index~10_combout\ : std_logic;
SIGNAL \find_block_index~11_combout\ : std_logic;
SIGNAL \find_block_index~7_combout\ : std_logic;
SIGNAL \find_block_index~8_combout\ : std_logic;
SIGNAL \find_block_index~9_combout\ : std_logic;
SIGNAL \points_per_block~0_combout\ : std_logic;
SIGNAL \Decoder3~25_combout\ : std_logic;
SIGNAL \blocks_t~189_combout\ : std_logic;
SIGNAL \blocks_t~122_combout\ : std_logic;
SIGNAL \blocks_t~87_combout\ : std_logic;
SIGNAL \blocks_t~88_combout\ : std_logic;
SIGNAL \blocks_t~192_combout\ : std_logic;
SIGNAL \Decoder3~27_combout\ : std_logic;
SIGNAL \Decoder2~27_combout\ : std_logic;
SIGNAL \blocks_t~193_combout\ : std_logic;
SIGNAL \blocks_t~121_combout\ : std_logic;
SIGNAL \blocks_t~2_combout\ : std_logic;
SIGNAL \blocks_t~81_combout\ : std_logic;
SIGNAL \blocks_t~82_combout\ : std_logic;
SIGNAL \blocks_t~194_combout\ : std_logic;
SIGNAL \Decoder3~28_combout\ : std_logic;
SIGNAL \Decoder2~28_combout\ : std_logic;
SIGNAL \blocks_t~195_combout\ : std_logic;
SIGNAL \blocks[59]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~119_combout\ : std_logic;
SIGNAL \blocks_t~85_combout\ : std_logic;
SIGNAL \blocks_t~190_combout\ : std_logic;
SIGNAL \Decoder2~26_combout\ : std_logic;
SIGNAL \Decoder3~26_combout\ : std_logic;
SIGNAL \blocks_t~191_combout\ : std_logic;
SIGNAL \blocks_t~120_combout\ : std_logic;
SIGNAL \rtl~51_combout\ : std_logic;
SIGNAL \blocks_t~103_combout\ : std_logic;
SIGNAL \blocks_t~76_combout\ : std_logic;
SIGNAL \blocks_t~104_combout\ : std_logic;
SIGNAL \Decoder2~23_combout\ : std_logic;
SIGNAL \blocks_t~184_combout\ : std_logic;
SIGNAL \Decoder3~23_combout\ : std_logic;
SIGNAL \blocks_t~185_combout\ : std_logic;
SIGNAL \blocks_t~117_combout\ : std_logic;
SIGNAL \blocks_t~112_combout\ : std_logic;
SIGNAL \blocks_t~113_combout\ : std_logic;
SIGNAL \blocks_t~182_combout\ : std_logic;
SIGNAL \Decoder3~22_combout\ : std_logic;
SIGNAL \Decoder2~22_combout\ : std_logic;
SIGNAL \blocks_t~183_combout\ : std_logic;
SIGNAL \blocks_t~118_combout\ : std_logic;
SIGNAL \blocks_t~101_combout\ : std_logic;
SIGNAL \blocks_t~100_combout\ : std_logic;
SIGNAL \blocks_t~186_combout\ : std_logic;
SIGNAL \Decoder3~24_combout\ : std_logic;
SIGNAL \Decoder2~24_combout\ : std_logic;
SIGNAL \blocks_t~187_combout\ : std_logic;
SIGNAL \blocks_t~116_combout\ : std_logic;
SIGNAL \blocks_t~97_combout\ : std_logic;
SIGNAL \blocks_t~238_combout\ : std_logic;
SIGNAL \Decoder3~47_combout\ : std_logic;
SIGNAL \Decoder2~47_combout\ : std_logic;
SIGNAL \blocks_t~239_combout\ : std_logic;
SIGNAL \blocks_t~283_combout\ : std_logic;
SIGNAL \blocks_t~115_combout\ : std_logic;
SIGNAL \rtl~53_combout\ : std_logic;
SIGNAL \blocks_t~106_combout\ : std_logic;
SIGNAL \blocks_t~107_combout\ : std_logic;
SIGNAL \blocks_t~74_combout\ : std_logic;
SIGNAL \blocks_t~232_combout\ : std_logic;
SIGNAL \Decoder3~44_combout\ : std_logic;
SIGNAL \Decoder2~44_combout\ : std_logic;
SIGNAL \blocks_t~233_combout\ : std_logic;
SIGNAL \blocks_t~282_combout\ : std_logic;
SIGNAL \blocks_t~126_combout\ : std_logic;
SIGNAL \Decoder2~42_combout\ : std_logic;
SIGNAL \Decoder3~42_combout\ : std_logic;
SIGNAL \blocks_t~143_combout\ : std_logic;
SIGNAL \blocks_t~228_combout\ : std_logic;
SIGNAL \blocks_t~229_combout\ : std_logic;
SIGNAL \blocks_t~280_combout\ : std_logic;
SIGNAL \blocks_t~125_combout\ : std_logic;
SIGNAL \blocks_t~123_combout\ : std_logic;
SIGNAL \blocks_t~230_combout\ : std_logic;
SIGNAL \Decoder3~43_combout\ : std_logic;
SIGNAL \Decoder2~43_combout\ : std_logic;
SIGNAL \blocks_t~231_combout\ : std_logic;
SIGNAL \blocks_t~281_combout\ : std_logic;
SIGNAL \blocks_t~124_combout\ : std_logic;
SIGNAL \rtl~52_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \blocks_t~28_combout\ : std_logic;
SIGNAL \blocks_t~26_combout\ : std_logic;
SIGNAL \blocks_t~27_combout\ : std_logic;
SIGNAL \blocks_t~127_combout\ : std_logic;
SIGNAL \blocks_t~128_combout\ : std_logic;
SIGNAL \Decoder3~0_combout\ : std_logic;
SIGNAL \Decoder2~0_combout\ : std_logic;
SIGNAL \blocks_t~129_combout\ : std_logic;
SIGNAL \blocks[3]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~29_combout\ : std_logic;
SIGNAL \Decoder2~29_combout\ : std_logic;
SIGNAL \blocks_t~33_combout\ : std_logic;
SIGNAL \blocks_t~196_combout\ : std_logic;
SIGNAL \blocks_t~32_combout\ : std_logic;
SIGNAL \blocks_t~31_combout\ : std_logic;
SIGNAL \blocks_t~197_combout\ : std_logic;
SIGNAL \Decoder3~29_combout\ : std_logic;
SIGNAL \blocks_t~198_combout\ : std_logic;
SIGNAL \blocks_t~34_combout\ : std_logic;
SIGNAL \blocks_t~40_combout\ : std_logic;
SIGNAL \Decoder3~46_combout\ : std_logic;
SIGNAL \blocks_t~236_combout\ : std_logic;
SIGNAL \Decoder2~46_combout\ : std_logic;
SIGNAL \blocks_t~237_combout\ : std_logic;
SIGNAL \blocks_t~264_combout\ : std_logic;
SIGNAL \blocks_t~30_combout\ : std_logic;
SIGNAL \rtl~41_combout\ : std_logic;
SIGNAL \blocks_t~16_combout\ : std_logic;
SIGNAL \Decoder3~37_combout\ : std_logic;
SIGNAL \blocks_t~17_combout\ : std_logic;
SIGNAL \blocks_t~15_combout\ : std_logic;
SIGNAL \blocks_t~217_combout\ : std_logic;
SIGNAL \blocks_t~218_combout\ : std_logic;
SIGNAL \Decoder2~37_combout\ : std_logic;
SIGNAL \blocks_t~219_combout\ : std_logic;
SIGNAL \blocks_t~18_combout\ : std_logic;
SIGNAL \Decoder3~33_combout\ : std_logic;
SIGNAL \blocks_t~207_combout\ : std_logic;
SIGNAL \Decoder2~33_combout\ : std_logic;
SIGNAL \blocks_t~208_combout\ : std_logic;
SIGNAL \blocks_t~248_combout\ : std_logic;
SIGNAL \Decoder3~52_combout\ : std_logic;
SIGNAL \Decoder2~52_combout\ : std_logic;
SIGNAL \blocks_t~249_combout\ : std_logic;
SIGNAL \blocks_t~276_combout\ : std_logic;
SIGNAL \blocks_t~205_combout\ : std_logic;
SIGNAL \Decoder3~32_combout\ : std_logic;
SIGNAL \Decoder2~32_combout\ : std_logic;
SIGNAL \blocks_t~206_combout\ : std_logic;
SIGNAL \blocks[18]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~202_combout\ : std_logic;
SIGNAL \blocks_t~203_combout\ : std_logic;
SIGNAL \Decoder2~31_combout\ : std_logic;
SIGNAL \Decoder3~31_combout\ : std_logic;
SIGNAL \blocks_t~204_combout\ : std_logic;
SIGNAL \blocks[16]~feeder_combout\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \Decoder3~12_combout\ : std_logic;
SIGNAL \blocks_t~19_combout\ : std_logic;
SIGNAL \blocks_t~20_combout\ : std_logic;
SIGNAL \blocks_t~159_combout\ : std_logic;
SIGNAL \Decoder2~12_combout\ : std_logic;
SIGNAL \blocks_t~160_combout\ : std_logic;
SIGNAL \blocks_t~287_combout\ : std_logic;
SIGNAL \Decoder2~13_combout\ : std_logic;
SIGNAL \Decoder3~13_combout\ : std_logic;
SIGNAL \blocks_t~161_combout\ : std_logic;
SIGNAL \blocks_t~162_combout\ : std_logic;
SIGNAL \blocks_t~289_combout\ : std_logic;
SIGNAL \Decoder2~7_combout\ : std_logic;
SIGNAL \blocks_t~148_combout\ : std_logic;
SIGNAL \Decoder3~7_combout\ : std_logic;
SIGNAL \blocks_t~149_combout\ : std_logic;
SIGNAL \blocks_t~288_combout\ : std_logic;
SIGNAL \blocks_t~139_combout\ : std_logic;
SIGNAL \blocks_t~24_combout\ : std_logic;
SIGNAL \blocks_t~252_combout\ : std_logic;
SIGNAL \Decoder2~54_combout\ : std_logic;
SIGNAL \Decoder3~54_combout\ : std_logic;
SIGNAL \blocks_t~253_combout\ : std_logic;
SIGNAL \blocks_t~290_combout\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \blocks_t~254_combout\ : std_logic;
SIGNAL \Decoder2~55_combout\ : std_logic;
SIGNAL \Decoder3~55_combout\ : std_logic;
SIGNAL \blocks_t~255_combout\ : std_logic;
SIGNAL \blocks_t~284_combout\ : std_logic;
SIGNAL \blocks_t~212_combout\ : std_logic;
SIGNAL \blocks_t~213_combout\ : std_logic;
SIGNAL \Decoder2~35_combout\ : std_logic;
SIGNAL \Decoder3~35_combout\ : std_logic;
SIGNAL \blocks_t~214_combout\ : std_logic;
SIGNAL \blocks[24]~feeder_combout\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \Decoder2~51_combout\ : std_logic;
SIGNAL \blocks_t~209_combout\ : std_logic;
SIGNAL \blocks_t~41_combout\ : std_logic;
SIGNAL \blocks_t~246_combout\ : std_logic;
SIGNAL \Decoder3~51_combout\ : std_logic;
SIGNAL \blocks_t~247_combout\ : std_logic;
SIGNAL \blocks_t~279_combout\ : std_logic;
SIGNAL \Decoder3~34_combout\ : std_logic;
SIGNAL \blocks_t~210_combout\ : std_logic;
SIGNAL \Decoder2~34_combout\ : std_logic;
SIGNAL \blocks_t~211_combout\ : std_logic;
SIGNAL \blocks[22]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~262_combout\ : std_logic;
SIGNAL \Decoder3~59_combout\ : std_logic;
SIGNAL \Decoder2~59_combout\ : std_logic;
SIGNAL \blocks_t~263_combout\ : std_logic;
SIGNAL \blocks_t~278_combout\ : std_logic;
SIGNAL \Decoder3~58_combout\ : std_logic;
SIGNAL \blocks_t~260_combout\ : std_logic;
SIGNAL \Decoder2~58_combout\ : std_logic;
SIGNAL \blocks_t~261_combout\ : std_logic;
SIGNAL \blocks_t~277_combout\ : std_logic;
SIGNAL \Mux1~11_combout\ : std_logic;
SIGNAL \Mux1~14_combout\ : std_logic;
SIGNAL \blocks_t~0_combout\ : std_logic;
SIGNAL \blocks_t~220_combout\ : std_logic;
SIGNAL \Decoder3~38_combout\ : std_logic;
SIGNAL \Decoder2~38_combout\ : std_logic;
SIGNAL \blocks_t~221_combout\ : std_logic;
SIGNAL \blocks[9]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~11_combout\ : std_logic;
SIGNAL \blocks_t~13_combout\ : std_logic;
SIGNAL \blocks_t~12_combout\ : std_logic;
SIGNAL \blocks_t~222_combout\ : std_logic;
SIGNAL \Decoder3~39_combout\ : std_logic;
SIGNAL \Decoder2~39_combout\ : std_logic;
SIGNAL \blocks_t~223_combout\ : std_logic;
SIGNAL \blocks_t~14_combout\ : std_logic;
SIGNAL \Decoder2~48_combout\ : std_logic;
SIGNAL \Decoder3~48_combout\ : std_logic;
SIGNAL \blocks_t~5_combout\ : std_logic;
SIGNAL \blocks_t~3_combout\ : std_logic;
SIGNAL \blocks_t~240_combout\ : std_logic;
SIGNAL \blocks_t~241_combout\ : std_logic;
SIGNAL \blocks_t~273_combout\ : std_logic;
SIGNAL \blocks_t~6_combout\ : std_logic;
SIGNAL \rtl~39_combout\ : std_logic;
SIGNAL \blocks_t~250_combout\ : std_logic;
SIGNAL \Decoder2~53_combout\ : std_logic;
SIGNAL \Decoder3~53_combout\ : std_logic;
SIGNAL \blocks_t~251_combout\ : std_logic;
SIGNAL \blocks_t~274_combout\ : std_logic;
SIGNAL \blocks_t~21_combout\ : std_logic;
SIGNAL \Decoder3~41_combout\ : std_logic;
SIGNAL \blocks_t~226_combout\ : std_logic;
SIGNAL \Decoder2~41_combout\ : std_logic;
SIGNAL \blocks_t~227_combout\ : std_logic;
SIGNAL \blocks_t~22_combout\ : std_logic;
SIGNAL \blocks_t~140_combout\ : std_logic;
SIGNAL \Decoder2~4_combout\ : std_logic;
SIGNAL \Decoder3~4_combout\ : std_logic;
SIGNAL \blocks_t~141_combout\ : std_logic;
SIGNAL \blocks_t~142_combout\ : std_logic;
SIGNAL \blocks_t~25_combout\ : std_logic;
SIGNAL \blocks_t~224_combout\ : std_logic;
SIGNAL \Decoder3~40_combout\ : std_logic;
SIGNAL \Decoder2~40_combout\ : std_logic;
SIGNAL \blocks_t~225_combout\ : std_logic;
SIGNAL \blocks_t~23_combout\ : std_logic;
SIGNAL \rtl~40_combout\ : std_logic;
SIGNAL \blocks_t~42_combout\ : std_logic;
SIGNAL \blocks_t~44_combout\ : std_logic;
SIGNAL \blocks_t~242_combout\ : std_logic;
SIGNAL \Decoder3~49_combout\ : std_logic;
SIGNAL \Decoder2~49_combout\ : std_logic;
SIGNAL \blocks_t~243_combout\ : std_logic;
SIGNAL \blocks_t~265_combout\ : std_logic;
SIGNAL \blocks_t~45_combout\ : std_logic;
SIGNAL \Decoder2~36_combout\ : std_logic;
SIGNAL \Decoder3~36_combout\ : std_logic;
SIGNAL \blocks_t~215_combout\ : std_logic;
SIGNAL \blocks_t~216_combout\ : std_logic;
SIGNAL \blocks_t~52_combout\ : std_logic;
SIGNAL \Decoder2~50_combout\ : std_logic;
SIGNAL \blocks_t~244_combout\ : std_logic;
SIGNAL \Decoder3~50_combout\ : std_logic;
SIGNAL \blocks_t~245_combout\ : std_logic;
SIGNAL \blocks_t~266_combout\ : std_logic;
SIGNAL \blocks_t~49_combout\ : std_logic;
SIGNAL \blocks_t~46_combout\ : std_logic;
SIGNAL \blocks_t~47_combout\ : std_logic;
SIGNAL \Decoder2~45_combout\ : std_logic;
SIGNAL \blocks_t~234_combout\ : std_logic;
SIGNAL \Decoder3~45_combout\ : std_logic;
SIGNAL \blocks_t~235_combout\ : std_logic;
SIGNAL \blocks_t~267_combout\ : std_logic;
SIGNAL \blocks_t~48_combout\ : std_logic;
SIGNAL \rtl~42_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Decoder3~6_combout\ : std_logic;
SIGNAL \blocks_t~146_combout\ : std_logic;
SIGNAL \Decoder2~6_combout\ : std_logic;
SIGNAL \blocks_t~147_combout\ : std_logic;
SIGNAL \blocks_t~269_combout\ : std_logic;
SIGNAL \blocks_t~73_combout\ : std_logic;
SIGNAL \blocks_t~163_combout\ : std_logic;
SIGNAL \Decoder2~14_combout\ : std_logic;
SIGNAL \Decoder3~14_combout\ : std_logic;
SIGNAL \blocks_t~164_combout\ : std_logic;
SIGNAL \blocks_t~72_combout\ : std_logic;
SIGNAL \Decoder3~11_combout\ : std_logic;
SIGNAL \blocks_t~157_combout\ : std_logic;
SIGNAL \Decoder2~11_combout\ : std_logic;
SIGNAL \blocks_t~158_combout\ : std_logic;
SIGNAL \blocks_t~270_combout\ : std_logic;
SIGNAL \blocks_t~75_combout\ : std_logic;
SIGNAL \blocks_t~144_combout\ : std_logic;
SIGNAL \Decoder2~5_combout\ : std_logic;
SIGNAL \Decoder3~5_combout\ : std_logic;
SIGNAL \blocks_t~145_combout\ : std_logic;
SIGNAL \blocks_t~268_combout\ : std_logic;
SIGNAL \blocks_t~71_combout\ : std_logic;
SIGNAL \rtl~45_combout\ : std_logic;
SIGNAL \blocks_t~62_combout\ : std_logic;
SIGNAL \blocks_t~64_combout\ : std_logic;
SIGNAL \blocks_t~65_combout\ : std_logic;
SIGNAL \Decoder3~20_combout\ : std_logic;
SIGNAL \blocks_t~177_combout\ : std_logic;
SIGNAL \blocks_t~66_combout\ : std_logic;
SIGNAL \blocks_t~178_combout\ : std_logic;
SIGNAL \Decoder2~20_combout\ : std_logic;
SIGNAL \blocks_t~179_combout\ : std_logic;
SIGNAL \blocks_t~67_combout\ : std_logic;
SIGNAL \blocks_t~60_combout\ : std_logic;
SIGNAL \blocks_t~133_combout\ : std_logic;
SIGNAL \Decoder2~2_combout\ : std_logic;
SIGNAL \Decoder3~2_combout\ : std_logic;
SIGNAL \blocks_t~134_combout\ : std_logic;
SIGNAL \blocks_t~135_combout\ : std_logic;
SIGNAL \blocks_t~68_combout\ : std_logic;
SIGNAL \Decoder3~19_combout\ : std_logic;
SIGNAL \blocks_t~174_combout\ : std_logic;
SIGNAL \blocks_t~175_combout\ : std_logic;
SIGNAL \Decoder2~19_combout\ : std_logic;
SIGNAL \blocks_t~176_combout\ : std_logic;
SIGNAL \blocks_t~69_combout\ : std_logic;
SIGNAL \blocks_t~63_combout\ : std_logic;
SIGNAL \rtl~44_combout\ : std_logic;
SIGNAL \Decoder3~9_combout\ : std_logic;
SIGNAL \Decoder2~9_combout\ : std_logic;
SIGNAL \blocks_t~153_combout\ : std_logic;
SIGNAL \blocks_t~154_combout\ : std_logic;
SIGNAL \blocks_t~271_combout\ : std_logic;
SIGNAL \blocks_t~77_combout\ : std_logic;
SIGNAL \blocks_t~167_combout\ : std_logic;
SIGNAL \Decoder2~16_combout\ : std_logic;
SIGNAL \Decoder3~16_combout\ : std_logic;
SIGNAL \blocks_t~168_combout\ : std_logic;
SIGNAL \blocks_t~79_combout\ : std_logic;
SIGNAL \blocks_t~155_combout\ : std_logic;
SIGNAL \Decoder3~10_combout\ : std_logic;
SIGNAL \Decoder2~10_combout\ : std_logic;
SIGNAL \blocks_t~156_combout\ : std_logic;
SIGNAL \blocks_t~272_combout\ : std_logic;
SIGNAL \blocks_t~78_combout\ : std_logic;
SIGNAL \blocks_t~80_combout\ : std_logic;
SIGNAL \rtl~46_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \blocks_t~95_combout\ : std_logic;
SIGNAL \blocks_t~93_combout\ : std_logic;
SIGNAL \blocks_t~94_combout\ : std_logic;
SIGNAL \blocks_t~96_combout\ : std_logic;
SIGNAL \rtl~48_combout\ : std_logic;
SIGNAL \blocks_t~89_combout\ : std_logic;
SIGNAL \blocks_t~92_combout\ : std_logic;
SIGNAL \blocks_t~83_combout\ : std_logic;
SIGNAL \blocks_t~86_combout\ : std_logic;
SIGNAL \rtl~47_combout\ : std_logic;
SIGNAL \blocks_t~102_combout\ : std_logic;
SIGNAL \blocks_t~105_combout\ : std_logic;
SIGNAL \blocks_t~99_combout\ : std_logic;
SIGNAL \blocks_t~108_combout\ : std_logic;
SIGNAL \rtl~49_combout\ : std_logic;
SIGNAL \blocks_t~111_combout\ : std_logic;
SIGNAL \blocks_t~114_combout\ : std_logic;
SIGNAL \blocks_t~109_combout\ : std_logic;
SIGNAL \blocks_t~110_combout\ : std_logic;
SIGNAL \rtl~50_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Equal12~1_combout\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \Equal9~0_combout\ : std_logic;
SIGNAL \Equal9~1_combout\ : std_logic;
SIGNAL \Equal8~0_combout\ : std_logic;
SIGNAL \blocks_t~293_combout\ : std_logic;
SIGNAL \Decoder2~30_combout\ : std_logic;
SIGNAL \Decoder3~30_combout\ : std_logic;
SIGNAL \blocks_t~201_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Decoder3~18_combout\ : std_logic;
SIGNAL \blocks_t~172_combout\ : std_logic;
SIGNAL \Decoder2~18_combout\ : std_logic;
SIGNAL \blocks_t~173_combout\ : std_logic;
SIGNAL \blocks[40]~feeder_combout\ : std_logic;
SIGNAL \blocks_t~169_combout\ : std_logic;
SIGNAL \Decoder2~17_combout\ : std_logic;
SIGNAL \Decoder3~17_combout\ : std_logic;
SIGNAL \blocks_t~170_combout\ : std_logic;
SIGNAL \blocks_t~136_combout\ : std_logic;
SIGNAL \Decoder3~3_combout\ : std_logic;
SIGNAL \Decoder2~3_combout\ : std_logic;
SIGNAL \blocks_t~137_combout\ : std_logic;
SIGNAL \blocks_t~138_combout\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \blocks_t~70_combout\ : std_logic;
SIGNAL \blocks_t~180_combout\ : std_logic;
SIGNAL \Decoder3~21_combout\ : std_logic;
SIGNAL \Decoder2~21_combout\ : std_logic;
SIGNAL \blocks_t~181_combout\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \Mux1~15_combout\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \blocks_t~53_combout\ : std_logic;
SIGNAL \blocks_t~150_combout\ : std_logic;
SIGNAL \Decoder2~8_combout\ : std_logic;
SIGNAL \Decoder3~8_combout\ : std_logic;
SIGNAL \blocks_t~151_combout\ : std_logic;
SIGNAL \blocks_t~275_combout\ : std_logic;
SIGNAL \blocks_t~56_combout\ : std_logic;
SIGNAL \blocks_t~57_combout\ : std_logic;
SIGNAL \blocks_t~59_combout\ : std_logic;
SIGNAL \blocks_t~55_combout\ : std_logic;
SIGNAL \rtl~43_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \find_block_index~17_combout\ : std_logic;
SIGNAL \Decoder2~56_combout\ : std_logic;
SIGNAL \blocks_t~256_combout\ : std_logic;
SIGNAL \Decoder3~56_combout\ : std_logic;
SIGNAL \blocks_t~257_combout\ : std_logic;
SIGNAL \blocks_t~285_combout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \blocks_t~43_combout\ : std_logic;
SIGNAL \blocks_t~152_combout\ : std_logic;
SIGNAL \blocks_t~165_combout\ : std_logic;
SIGNAL \Decoder2~15_combout\ : std_logic;
SIGNAL \Decoder3~15_combout\ : std_logic;
SIGNAL \blocks_t~166_combout\ : std_logic;
SIGNAL \result~4_combout\ : std_logic;
SIGNAL \result~3_combout\ : std_logic;
SIGNAL \result~7_combout\ : std_logic;
SIGNAL \result~6_combout\ : std_logic;
SIGNAL \result~8_combout\ : std_logic;
SIGNAL \result~5_combout\ : std_logic;
SIGNAL \result~9_combout\ : std_logic;
SIGNAL \life~3_combout\ : std_logic;
SIGNAL \life[2]~1_combout\ : std_logic;
SIGNAL \life[2]~0_combout\ : std_logic;
SIGNAL \reset_score~0_combout\ : std_logic;
SIGNAL \level~1_combout\ : std_logic;
SIGNAL \reset_score~1_combout\ : std_logic;
SIGNAL \level~0_combout\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \Equal1~5_combout\ : std_logic;
SIGNAL \Equal1~6_combout\ : std_logic;
SIGNAL \Equal1~7_combout\ : std_logic;
SIGNAL \Equal1~9_combout\ : std_logic;
SIGNAL \Equal1~10_combout\ : std_logic;
SIGNAL \Equal1~11_combout\ : std_logic;
SIGNAL \Equal1~8_combout\ : std_logic;
SIGNAL \Equal1~12_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Equal1~13_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|_~0_combout\ : std_logic;
SIGNAL \Add7~1_combout\ : std_logic;
SIGNAL \Add8~13_sumout\ : std_logic;
SIGNAL \blocks_t~84_combout\ : std_logic;
SIGNAL \blocks_t~258_combout\ : std_logic;
SIGNAL \Decoder3~57_combout\ : std_logic;
SIGNAL \Decoder2~57_combout\ : std_logic;
SIGNAL \blocks_t~259_combout\ : std_logic;
SIGNAL \result~15_combout\ : std_logic;
SIGNAL \result~11_combout\ : std_logic;
SIGNAL \result~10_combout\ : std_logic;
SIGNAL \result~12_combout\ : std_logic;
SIGNAL \result~13_combout\ : std_logic;
SIGNAL \result~14_combout\ : std_logic;
SIGNAL \result~16_combout\ : std_logic;
SIGNAL \result~17_combout\ : std_logic;
SIGNAL \pause_set~3_combout\ : std_logic;
SIGNAL \pause_set~0_combout\ : std_logic;
SIGNAL \pause_set~_emulated_q\ : std_logic;
SIGNAL \pause_set~2_combout\ : std_logic;
SIGNAL \continue_n~input_o\ : std_logic;
SIGNAL \clear_ball_col_update~0_combout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_reg_bit[20]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_reg_bit[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|counter_reg_bit[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Equal2~4_combout\ : std_logic;
SIGNAL \Equal2~5_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Equal2~6_combout\ : std_logic;
SIGNAL \reset_ball~0_combout\ : std_logic;
SIGNAL \reset_ball~1_combout\ : std_logic;
SIGNAL \reset_ball_position~q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~9_sumout\ : std_logic;
SIGNAL \find_block_index~20_combout\ : std_logic;
SIGNAL \Equal5~0_combout\ : std_logic;
SIGNAL \paddle_right_n~input_o\ : std_logic;
SIGNAL \Add30~25_sumout\ : std_logic;
SIGNAL \paddle_left_n~input_o\ : std_logic;
SIGNAL \paddle_col[6]~0_combout\ : std_logic;
SIGNAL \Add30~14\ : std_logic;
SIGNAL \Add30~9_sumout\ : std_logic;
SIGNAL \paddle_col[6]~1_combout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \clear_paddle_counter~0_combout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \Equal15~1_combout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \Equal15~2_combout\ : std_logic;
SIGNAL \Equal15~3_combout\ : std_logic;
SIGNAL \Equal15~4_combout\ : std_logic;
SIGNAL \Equal15~5_combout\ : std_logic;
SIGNAL \Equal15~0_combout\ : std_logic;
SIGNAL \Equal15~6_combout\ : std_logic;
SIGNAL \paddle_col[6]~2_combout\ : std_logic;
SIGNAL \Add30~26\ : std_logic;
SIGNAL \Add30~21_sumout\ : std_logic;
SIGNAL \paddle_col[1]~5_combout\ : std_logic;
SIGNAL \Add30~22\ : std_logic;
SIGNAL \Add30~17_sumout\ : std_logic;
SIGNAL \Add30~18\ : std_logic;
SIGNAL \Add30~13_sumout\ : std_logic;
SIGNAL \paddle_col[3]~4_combout\ : std_logic;
SIGNAL \LessThan38~0_combout\ : std_logic;
SIGNAL \Add30~10\ : std_logic;
SIGNAL \Add30~5_sumout\ : std_logic;
SIGNAL \paddle_col[5]~3_combout\ : std_logic;
SIGNAL \Add30~6\ : std_logic;
SIGNAL \Add30~1_sumout\ : std_logic;
SIGNAL \Add26~22\ : std_logic;
SIGNAL \Add26~18\ : std_logic;
SIGNAL \Add26~14\ : std_logic;
SIGNAL \Add26~10\ : std_logic;
SIGNAL \Add26~6\ : std_logic;
SIGNAL \Add26~1_sumout\ : std_logic;
SIGNAL \Add25~26\ : std_logic;
SIGNAL \Add25~22\ : std_logic;
SIGNAL \Add25~14\ : std_logic;
SIGNAL \Add25~17_sumout\ : std_logic;
SIGNAL \LessThan36~2_combout\ : std_logic;
SIGNAL \Add25~21_sumout\ : std_logic;
SIGNAL \LessThan36~4_combout\ : std_logic;
SIGNAL \Add25~25_sumout\ : std_logic;
SIGNAL \LessThan36~3_combout\ : std_logic;
SIGNAL \Add25~13_sumout\ : std_logic;
SIGNAL \Add25~18\ : std_logic;
SIGNAL \Add25~2\ : std_logic;
SIGNAL \Add25~9_sumout\ : std_logic;
SIGNAL \Add25~10\ : std_logic;
SIGNAL \Add25~5_sumout\ : std_logic;
SIGNAL \LessThan36~0_combout\ : std_logic;
SIGNAL \Add25~1_sumout\ : std_logic;
SIGNAL \LessThan36~1_combout\ : std_logic;
SIGNAL \Update_Game~2_combout\ : std_logic;
SIGNAL \Update_Game~3_combout\ : std_logic;
SIGNAL \Update_Game~4_combout\ : std_logic;
SIGNAL \Update_Game~5_combout\ : std_logic;
SIGNAL \Add26~9_sumout\ : std_logic;
SIGNAL \Add26~21_sumout\ : std_logic;
SIGNAL \LessThan37~0_combout\ : std_logic;
SIGNAL \Add26~13_sumout\ : std_logic;
SIGNAL \Add26~17_sumout\ : std_logic;
SIGNAL \LessThan37~1_combout\ : std_logic;
SIGNAL \Add26~5_sumout\ : std_logic;
SIGNAL \LessThan37~2_combout\ : std_logic;
SIGNAL \Update_Game~6_combout\ : std_logic;
SIGNAL \Add27~14\ : std_logic;
SIGNAL \Add27~15\ : std_logic;
SIGNAL \Add27~17_sumout\ : std_logic;
SIGNAL \Add27~18\ : std_logic;
SIGNAL \Add27~19\ : std_logic;
SIGNAL \Add27~22\ : std_logic;
SIGNAL \Add27~23\ : std_logic;
SIGNAL \Add27~25_sumout\ : std_logic;
SIGNAL \Add27~26\ : std_logic;
SIGNAL \Add27~27\ : std_logic;
SIGNAL \Add27~10\ : std_logic;
SIGNAL \Add27~11\ : std_logic;
SIGNAL \Add27~2\ : std_logic;
SIGNAL \Add27~3\ : std_logic;
SIGNAL \Add27~5_sumout\ : std_logic;
SIGNAL \Add27~21_sumout\ : std_logic;
SIGNAL \Add27~6\ : std_logic;
SIGNAL \Add27~7\ : std_logic;
SIGNAL \Add27~29_sumout\ : std_logic;
SIGNAL \Add27~13_sumout\ : std_logic;
SIGNAL \ball_col_up~0_combout\ : std_logic;
SIGNAL \Add27~1_sumout\ : std_logic;
SIGNAL \ball_col_up~1_combout\ : std_logic;
SIGNAL \ball_col_up~3_combout\ : std_logic;
SIGNAL \ball_row_up~0_combout\ : std_logic;
SIGNAL \find_block_index~3_combout\ : std_logic;
SIGNAL \Equal7~0_combout\ : std_logic;
SIGNAL \ball_col_up~2_combout\ : std_logic;
SIGNAL \ball_col_up~4_combout\ : std_logic;
SIGNAL \ball_col_up~5_combout\ : std_logic;
SIGNAL \ball_col_up~q\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Add27~9_sumout\ : std_logic;
SIGNAL \ball_row_up~1_combout\ : std_logic;
SIGNAL \ball_row_up~2_combout\ : std_logic;
SIGNAL \ball_row_up~3_combout\ : std_logic;
SIGNAL \ball_row_up~4_combout\ : std_logic;
SIGNAL \ball_row_up~5_combout\ : std_logic;
SIGNAL \ball_row_up~q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add8~5_sumout\ : std_logic;
SIGNAL \blocks_t~61_combout\ : std_logic;
SIGNAL \blocks_t~130_combout\ : std_logic;
SIGNAL \Decoder3~1_combout\ : std_logic;
SIGNAL \Decoder2~1_combout\ : std_logic;
SIGNAL \blocks_t~131_combout\ : std_logic;
SIGNAL \blocks_t~132_combout\ : std_logic;
SIGNAL \result~1_combout\ : std_logic;
SIGNAL \result~0_combout\ : std_logic;
SIGNAL \result~2_combout\ : std_logic;
SIGNAL \reset_score~3_combout\ : std_logic;
SIGNAL \message_id_set[1]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[9]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~3_combout\ : std_logic;
SIGNAL \message_id_set[0]~_wirecell_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[5]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~5_combout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[8]~3_combout\ : std_logic;
SIGNAL \score_accumulator~4_combout\ : std_logic;
SIGNAL \score_accumulator~5_combout\ : std_logic;
SIGNAL \LessThan34~0_combout\ : std_logic;
SIGNAL \points_per_block~32_combout\ : std_logic;
SIGNAL \score_accumulator~2_combout\ : std_logic;
SIGNAL \score_accumulator~27_combout\ : std_logic;
SIGNAL \points_per_block~2_combout\ : std_logic;
SIGNAL \points_per_block~7_combout\ : std_logic;
SIGNAL \points_per_block~5_combout\ : std_logic;
SIGNAL \points_per_block~8_combout\ : std_logic;
SIGNAL \score_accumulator~12_combout\ : std_logic;
SIGNAL \score_accumulator~26_combout\ : std_logic;
SIGNAL \score_accumulator~28_combout\ : std_logic;
SIGNAL \Add24~25_sumout\ : std_logic;
SIGNAL \LessThan24~0_combout\ : std_logic;
SIGNAL \points_per_block~31_combout\ : std_logic;
SIGNAL \Add17~25_sumout\ : std_logic;
SIGNAL \score_accumulator~29_combout\ : std_logic;
SIGNAL \Add29~61_sumout\ : std_logic;
SIGNAL \reset_score~4_combout\ : std_logic;
SIGNAL \Add11~0_combout\ : std_logic;
SIGNAL \points_per_block~4_combout\ : std_logic;
SIGNAL \points_per_block~1_combout\ : std_logic;
SIGNAL \score_accumulator~13_combout\ : std_logic;
SIGNAL \score_accumulator~34_combout\ : std_logic;
SIGNAL \points_per_block~6_combout\ : std_logic;
SIGNAL \points_per_block~3_combout\ : std_logic;
SIGNAL \score_accumulator~14_combout\ : std_logic;
SIGNAL \score_accumulator~15_combout\ : std_logic;
SIGNAL \score_accumulator~16_combout\ : std_logic;
SIGNAL \points_per_block~20_combout\ : std_logic;
SIGNAL \points_per_block~21_combout\ : std_logic;
SIGNAL \points_per_block~13_combout\ : std_logic;
SIGNAL \points_per_block~12_combout\ : std_logic;
SIGNAL \points_per_block~22_combout\ : std_logic;
SIGNAL \Add11~1_combout\ : std_logic;
SIGNAL \LessThan30~0_combout\ : std_logic;
SIGNAL \points_per_block~25_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \Add9~2_combout\ : std_logic;
SIGNAL \points_per_block~26_combout\ : std_logic;
SIGNAL \score_accumulator~18_combout\ : std_logic;
SIGNAL \score_accumulator~30_combout\ : std_logic;
SIGNAL \score_accumulator~19_combout\ : std_logic;
SIGNAL \score_accumulator~20_combout\ : std_logic;
SIGNAL \points_per_block~29_combout\ : std_logic;
SIGNAL \points_per_block~30_combout\ : std_logic;
SIGNAL \score_accumulator~22_combout\ : std_logic;
SIGNAL \score_accumulator~23_combout\ : std_logic;
SIGNAL \score_accumulator~24_combout\ : std_logic;
SIGNAL \Add24~26\ : std_logic;
SIGNAL \Add24~22\ : std_logic;
SIGNAL \Add24~18\ : std_logic;
SIGNAL \Add24~13_sumout\ : std_logic;
SIGNAL \points_per_block~10_combout\ : std_logic;
SIGNAL \points_per_block~17_combout\ : std_logic;
SIGNAL \points_per_block~18_combout\ : std_logic;
SIGNAL \points_per_block~9_combout\ : std_logic;
SIGNAL \points_per_block~19_combout\ : std_logic;
SIGNAL \LessThan20~0_combout\ : std_logic;
SIGNAL \points_per_block~23_combout\ : std_logic;
SIGNAL \points_per_block~24_combout\ : std_logic;
SIGNAL \Add9~1_combout\ : std_logic;
SIGNAL \points_per_block~27_combout\ : std_logic;
SIGNAL \points_per_block~28_combout\ : std_logic;
SIGNAL \Add17~26\ : std_logic;
SIGNAL \Add17~22\ : std_logic;
SIGNAL \Add17~18\ : std_logic;
SIGNAL \Add17~13_sumout\ : std_logic;
SIGNAL \score_accumulator~17_combout\ : std_logic;
SIGNAL \Add24~17_sumout\ : std_logic;
SIGNAL \Add17~17_sumout\ : std_logic;
SIGNAL \score_accumulator~21_combout\ : std_logic;
SIGNAL \Add24~21_sumout\ : std_logic;
SIGNAL \Add17~21_sumout\ : std_logic;
SIGNAL \score_accumulator~25_combout\ : std_logic;
SIGNAL \Add29~62\ : std_logic;
SIGNAL \Add29~57_sumout\ : std_logic;
SIGNAL \Add29~58\ : std_logic;
SIGNAL \Add29~53_sumout\ : std_logic;
SIGNAL \Add29~54\ : std_logic;
SIGNAL \Add29~49_sumout\ : std_logic;
SIGNAL \score_accumulator~10_combout\ : std_logic;
SIGNAL \points_per_block~15_combout\ : std_logic;
SIGNAL \score_accumulator~7_combout\ : std_logic;
SIGNAL \points_per_block~11_combout\ : std_logic;
SIGNAL \score_accumulator~1_combout\ : std_logic;
SIGNAL \score_accumulator~0_combout\ : std_logic;
SIGNAL \score_accumulator~3_combout\ : std_logic;
SIGNAL \Add17~14\ : std_logic;
SIGNAL \Add17~2\ : std_logic;
SIGNAL \Add17~6\ : std_logic;
SIGNAL \Add17~9_sumout\ : std_logic;
SIGNAL \points_per_block~16_combout\ : std_logic;
SIGNAL \points_per_block~14_combout\ : std_logic;
SIGNAL \Add24~14\ : std_logic;
SIGNAL \Add24~2\ : std_logic;
SIGNAL \Add24~6\ : std_logic;
SIGNAL \Add24~9_sumout\ : std_logic;
SIGNAL \score_accumulator~11_combout\ : std_logic;
SIGNAL \score_accumulator~8_combout\ : std_logic;
SIGNAL \Add24~5_sumout\ : std_logic;
SIGNAL \Add17~5_sumout\ : std_logic;
SIGNAL \score_accumulator~9_combout\ : std_logic;
SIGNAL \Add24~1_sumout\ : std_logic;
SIGNAL \Add17~1_sumout\ : std_logic;
SIGNAL \score_accumulator~6_combout\ : std_logic;
SIGNAL \Add29~50\ : std_logic;
SIGNAL \Add29~1_sumout\ : std_logic;
SIGNAL \Add29~2\ : std_logic;
SIGNAL \Add29~5_sumout\ : std_logic;
SIGNAL \Add29~6\ : std_logic;
SIGNAL \Add29~9_sumout\ : std_logic;
SIGNAL \Add29~10\ : std_logic;
SIGNAL \Add29~13_sumout\ : std_logic;
SIGNAL \Add29~14\ : std_logic;
SIGNAL \Add29~17_sumout\ : std_logic;
SIGNAL \Add29~18\ : std_logic;
SIGNAL \Add29~21_sumout\ : std_logic;
SIGNAL \Add29~22\ : std_logic;
SIGNAL \Add29~25_sumout\ : std_logic;
SIGNAL \Add29~26\ : std_logic;
SIGNAL \Add29~29_sumout\ : std_logic;
SIGNAL \Add29~30\ : std_logic;
SIGNAL \Add29~33_sumout\ : std_logic;
SIGNAL \Add29~34\ : std_logic;
SIGNAL \Add29~37_sumout\ : std_logic;
SIGNAL \Add29~38\ : std_logic;
SIGNAL \Add29~45_sumout\ : std_logic;
SIGNAL \Add29~46\ : std_logic;
SIGNAL \Add29~41_sumout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan25~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan26~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan28~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan30~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~45_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~57_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan18~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~42_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~56_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~55_combout\ : std_logic;
SIGNAL \rtl~82_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~32_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~34_combout\ : std_logic;
SIGNAL \rtl~80_combout\ : std_logic;
SIGNAL \rtl~81_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~6_combout\ : std_logic;
SIGNAL \rtl~69_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan35~0_combout\ : std_logic;
SIGNAL \rtl~79_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~5_combout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[0]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~9_combout\ : std_logic;
SIGNAL \rtl~9_combout\ : std_logic;
SIGNAL \rtl~74_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~6_combout\ : std_logic;
SIGNAL \rtl~76_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~4_combout\ : std_logic;
SIGNAL \rtl~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~40_combout\ : std_logic;
SIGNAL \rtl~77_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[15]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux36~13_combout\ : std_logic;
SIGNAL \rtl~22_combout\ : std_logic;
SIGNAL \rtl~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[2]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[2]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[2]~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux33~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux32~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux32~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux32~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux32~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[4]~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux31~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux31~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux31~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[5]~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~27_combout\ : std_logic;
SIGNAL \rtl~78_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~30_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[1]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[2]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~2_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~1_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~3_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Add4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Equal9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~8_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan11~0_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~1_combout\ : std_logic;
SIGNAL \rtl~75_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~1_combout\ : std_logic;
SIGNAL \rtl~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[2]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Add3~30_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~26_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~22_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~18_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~14\ : std_logic;
SIGNAL \VGA_Generator|Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Add3~6\ : std_logic;
SIGNAL \VGA_Generator|Add3~10\ : std_logic;
SIGNAL \VGA_Generator|Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Equal10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~19_combout\ : std_logic;
SIGNAL \VGA_Generator|r~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|g~0_combout\ : std_logic;
SIGNAL \VGA_Generator|g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[15]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|b[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL blocks : std_logic_vector(59 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \counter_ball_col|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \counter_ball_row|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \counter_paddle|auto_generated|counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter_ball_row_update|auto_generated|counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter_ball_col_update|auto_generated|counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL paddle_col : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg_message_id|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL score : std_logic_vector(15 DOWNTO 0);
SIGNAL \VGA_Generator|reg3|dffs\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL life : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|reg1|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \reg_pause|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL level : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|reg2|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL pause_in : std_logic_vector(0 DOWNTO 0);
SIGNAL message_id_set : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|ALT_INV_acq_data_in_reg\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ : std_logic;
SIGNAL \ALT_INV_rst_n~input_o\ : std_logic;
SIGNAL \ALT_INV_paddle_left_n~input_o\ : std_logic;
SIGNAL \ALT_INV_paddle_right_n~input_o\ : std_logic;
SIGNAL \ALT_INV_cheats~input_o\ : std_logic;
SIGNAL \ALT_INV_QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \ALT_INV_pause_set~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~292_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~291_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~32_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~31_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~29_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~28_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~27_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~26_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~30_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~29_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~28_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~27_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~26_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~25_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~24_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~23_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add11~1_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~22_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~21_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~20_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~19_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~18_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~17_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~16_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~15_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~14_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan34~0_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~13_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~12_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~11_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~10_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~0_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~9_combout\ : std_logic;
SIGNAL \ALT_INV_pause_set~0_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~25_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~24_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~23_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~22_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~21_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~20_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~19_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~18_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~17_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~16_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~15_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~14_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~13_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~12_combout\ : std_logic;
SIGNAL \ALT_INV_Add11~0_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~11_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~10_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~9_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~8_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~7_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~8_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~7_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~6_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~5_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~4_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~3_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~2_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~1_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~6_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~5_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~4_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~0_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~3_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~2_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~57_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~56_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~81_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~80_combout\ : std_logic;
SIGNAL \ALT_INV_pause_set~2_combout\ : std_logic;
SIGNAL \ALT_INV_pause_set~_emulated_q\ : std_logic;
SIGNAL ALT_INV_message_id_set : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~79_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \ALT_INV_pause_set~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add6~3_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~4_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~20_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~4_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~3_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~2_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~1_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~0_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~6_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~5_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~4_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~3_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan36~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan36~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan36~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan36~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan36~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan37~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan37~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan37~0_combout\ : std_logic;
SIGNAL \VGA_Generator|reg1|ALT_INV_dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~78_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[2]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[2]~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~13_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~77_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~76_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \ALT_INV_life~2_combout\ : std_logic;
SIGNAL \ALT_INV_reset_score~3_combout\ : std_logic;
SIGNAL \ALT_INV_reset_score~2_combout\ : std_logic;
SIGNAL \ALT_INV_reset_score~1_combout\ : std_logic;
SIGNAL ALT_INV_level : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_reset_ball~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~13_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~12_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~11_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~10_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_reset_ball_position~q\ : std_logic;
SIGNAL \ALT_INV_Equal15~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal15~0_combout\ : std_logic;
SIGNAL \ALT_INV_paddle_col[6]~1_combout\ : std_logic;
SIGNAL \ALT_INV_paddle_col[6]~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan38~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \reg_pause|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_result~17_combout\ : std_logic;
SIGNAL \ALT_INV_result~16_combout\ : std_logic;
SIGNAL \ALT_INV_result~15_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~263_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~59_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~59_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~262_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~261_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~58_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~58_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~260_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~259_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~57_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~57_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~258_combout\ : std_logic;
SIGNAL \ALT_INV_result~14_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~257_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~56_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~56_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~256_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~255_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~55_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~55_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~254_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~253_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~54_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~54_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~252_combout\ : std_logic;
SIGNAL \ALT_INV_result~13_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~251_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~53_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~53_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~250_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~249_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~52_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~52_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~248_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~247_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~51_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~51_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~246_combout\ : std_logic;
SIGNAL \ALT_INV_result~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~245_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~50_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~50_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~244_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~243_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~49_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~49_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~242_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~241_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~48_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~48_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~240_combout\ : std_logic;
SIGNAL \ALT_INV_result~11_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~239_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~47_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~47_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~238_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~237_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~46_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~46_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~236_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~235_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~45_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~45_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~234_combout\ : std_logic;
SIGNAL \ALT_INV_result~10_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~233_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~44_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~232_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~231_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~43_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~43_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~230_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~229_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~42_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~42_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~228_combout\ : std_logic;
SIGNAL \ALT_INV_result~9_combout\ : std_logic;
SIGNAL \ALT_INV_result~8_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~227_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~226_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~41_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~41_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~225_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~224_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~40_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~40_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~223_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~222_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~39_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~39_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~221_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~220_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~38_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~38_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~219_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~218_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~217_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~37_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~37_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~216_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~215_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~36_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~36_combout\ : std_logic;
SIGNAL \ALT_INV_result~7_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~214_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~213_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~212_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~35_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~35_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~211_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~210_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~209_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~34_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~34_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~208_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~207_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~33_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~33_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~206_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~205_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~32_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~32_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~204_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~203_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~202_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~31_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~31_combout\ : std_logic;
SIGNAL \ALT_INV_result~6_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~201_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~200_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~199_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~30_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~30_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~198_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~197_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~196_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~29_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~29_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~195_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~194_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~28_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~28_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~193_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~192_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~27_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~27_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~191_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~190_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~26_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~26_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~189_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~188_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~25_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~25_combout\ : std_logic;
SIGNAL \ALT_INV_result~5_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~187_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~186_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~24_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~24_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~185_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~184_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~23_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~23_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~183_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~182_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~22_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~22_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~181_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~180_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~21_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~179_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~178_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~177_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~20_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~20_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~176_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~175_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~174_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~19_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~19_combout\ : std_logic;
SIGNAL \ALT_INV_result~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~173_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~172_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~171_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~18_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~170_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~169_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~17_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~168_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~167_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~16_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~16_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~166_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~165_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~15_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~164_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~163_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~14_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~14_combout\ : std_logic;
SIGNAL \ALT_INV_result~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~162_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~13_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~161_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~160_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~12_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~159_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~158_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~11_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~157_combout\ : std_logic;
SIGNAL \ALT_INV_result~2_combout\ : std_logic;
SIGNAL \ALT_INV_result~1_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~156_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~10_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~155_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~154_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~9_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~9_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~153_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~152_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~151_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~8_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~8_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~150_combout\ : std_logic;
SIGNAL \ALT_INV_result~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~149_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~7_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~148_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~147_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~6_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~6_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~146_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~145_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~5_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~144_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~143_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~142_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~141_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~140_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~139_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~138_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~137_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~136_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~135_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~134_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~2_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~133_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~132_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~131_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~1_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~130_combout\ : std_logic;
SIGNAL \ALT_INV_reset_score~0_combout\ : std_logic;
SIGNAL \ALT_INV_life[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~129_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~128_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~127_combout\ : std_logic;
SIGNAL \ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Game~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~19_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~18_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~17_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~16_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~15_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~14_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~13_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add16~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add16~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add16~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add16~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~11_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~10_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~9_combout\ : std_logic;
SIGNAL \ALT_INV_points_per_block~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~8_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~7_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~6_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~5_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~52_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~126_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~125_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~124_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~123_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~51_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~122_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~121_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~120_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~119_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~53_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~118_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~117_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~116_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~115_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~50_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~114_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~113_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~112_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~111_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~110_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~109_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~49_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~108_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~107_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~106_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~105_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~104_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~103_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~102_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~101_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~100_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~99_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~98_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~97_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~48_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~96_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~95_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~94_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~93_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~47_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~92_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~91_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~90_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~89_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~88_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~87_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~86_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~85_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~84_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~83_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~82_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~81_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~46_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~80_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~79_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~78_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~77_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~76_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~45_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~75_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~74_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~73_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~72_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~71_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~70_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~69_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~68_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~67_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~66_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~65_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~64_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~63_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~62_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~61_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~60_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~43_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~59_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~58_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~57_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~56_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~55_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~54_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~53_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~42_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~52_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~51_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~50_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~49_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~48_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~47_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~46_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~45_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~43_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~42_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~41_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~41_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~40_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~39_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~38_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~37_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~36_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~35_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~34_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~33_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~32_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~31_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~30_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~29_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~28_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~27_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~26_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~40_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~25_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~24_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~23_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~22_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~21_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~20_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~39_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~1_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~18_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~17_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~16_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~15_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~14_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~13_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~11_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~10_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~9_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~8_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~7_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~6_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~5_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~2_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~1_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add6~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add6~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_col_up~q\ : std_logic;
SIGNAL \ALT_INV_Add20~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_row_up~q\ : std_logic;
SIGNAL \ALT_INV_Update_Game~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~54_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~75_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL ALT_INV_life : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL ALT_INV_score : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_rtl~69_combout\ : std_logic;
SIGNAL \ALT_INV_Mult0~28\ : std_logic;
SIGNAL \ALT_INV_Mult0~27\ : std_logic;
SIGNAL \ALT_INV_Mult0~26\ : std_logic;
SIGNAL \ALT_INV_Mult0~25\ : std_logic;
SIGNAL \ALT_INV_Mult0~24\ : std_logic;
SIGNAL \ALT_INV_Mult0~23\ : std_logic;
SIGNAL \ALT_INV_Mult0~22\ : std_logic;
SIGNAL \ALT_INV_Mult0~21\ : std_logic;
SIGNAL \ALT_INV_Mult0~20\ : std_logic;
SIGNAL \ALT_INV_Mult0~19\ : std_logic;
SIGNAL \ALT_INV_Mult0~18\ : std_logic;
SIGNAL \ALT_INV_Mult0~17\ : std_logic;
SIGNAL \ALT_INV_Mult0~16\ : std_logic;
SIGNAL \ALT_INV_Mult0~15\ : std_logic;
SIGNAL \ALT_INV_Mult0~14\ : std_logic;
SIGNAL \ALT_INV_Mult0~13\ : std_logic;
SIGNAL \ALT_INV_Mult0~12\ : std_logic;
SIGNAL \ALT_INV_Mult0~11\ : std_logic;
SIGNAL \ALT_INV_Mult0~10\ : std_logic;
SIGNAL \ALT_INV_Mult0~9\ : std_logic;
SIGNAL \ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|reg3|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[3]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL ALT_INV_paddle_col : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[2]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~74_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks_t~293_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~82_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~34_combout\ : std_logic;
SIGNAL \ALT_INV_score_accumulator~30_combout\ : std_logic;
SIGNAL \ALT_INV_Add24~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add17~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add27~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add25~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add26~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \reg_message_id|ALT_INV_dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_rtl~4_combout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita6~sumout\ : std_logic;
SIGNAL \ALT_INV_Add30~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add30~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add30~5_sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ALT_INV_Add13~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_blocks : std_logic_vector(59 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[16]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[9]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[13]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[22]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[15]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[20]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clock <= clock;
ww_rst_n <= rst_n;
ww_continue_n <= continue_n;
ww_paddle_right_n <= paddle_right_n;
ww_paddle_left_n <= paddle_left_n;
ww_cheats <= cheats;
r <= ww_r;
g <= ww_g;
b <= ww_b;
hsync <= ww_hsync;
vsync <= ww_vsync;
clock_vga <= ww_clock_vga;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|ascii[6]~30_combout\ & \VGA_Generator|Text_Generator|ascii[5]~31_combout\ & \VGA_Generator|Text_Generator|ascii[4]~26_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~25_combout\ & \VGA_Generator|Text_Generator|ascii[2]~13_combout\ & \VGA_Generator|Text_Generator|ascii[1]~10_combout\ & \VGA_Generator|Text_Generator|ascii[0]~3_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|ascii[6]~30_combout\ & \VGA_Generator|Text_Generator|ascii[5]~31_combout\ & \VGA_Generator|Text_Generator|ascii[4]~26_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~25_combout\ & \VGA_Generator|Text_Generator|ascii[2]~13_combout\ & \VGA_Generator|Text_Generator|ascii[1]~10_combout\ & \VGA_Generator|Text_Generator|ascii[0]~3_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);

\Mult0~8_AX_bus\ <= (vcc & NOT level(2) & NOT level(1) & level(0));

\Mult0~8_AY_bus\ <= (vcc & vcc & gnd & gnd & gnd & gnd & vcc & vcc & gnd & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd);

\Mult0~8_resulta\ <= \Mult0~8_RESULTA_bus\(0);
\Mult0~9\ <= \Mult0~8_RESULTA_bus\(1);
\Mult0~10\ <= \Mult0~8_RESULTA_bus\(2);
\Mult0~11\ <= \Mult0~8_RESULTA_bus\(3);
\Mult0~12\ <= \Mult0~8_RESULTA_bus\(4);
\Mult0~13\ <= \Mult0~8_RESULTA_bus\(5);
\Mult0~14\ <= \Mult0~8_RESULTA_bus\(6);
\Mult0~15\ <= \Mult0~8_RESULTA_bus\(7);
\Mult0~16\ <= \Mult0~8_RESULTA_bus\(8);
\Mult0~17\ <= \Mult0~8_RESULTA_bus\(9);
\Mult0~18\ <= \Mult0~8_RESULTA_bus\(10);
\Mult0~19\ <= \Mult0~8_RESULTA_bus\(11);
\Mult0~20\ <= \Mult0~8_RESULTA_bus\(12);
\Mult0~21\ <= \Mult0~8_RESULTA_bus\(13);
\Mult0~22\ <= \Mult0~8_RESULTA_bus\(14);
\Mult0~23\ <= \Mult0~8_RESULTA_bus\(15);
\Mult0~24\ <= \Mult0~8_RESULTA_bus\(16);
\Mult0~25\ <= \Mult0~8_RESULTA_bus\(17);
\Mult0~26\ <= \Mult0~8_RESULTA_bus\(18);
\Mult0~27\ <= \Mult0~8_RESULTA_bus\(19);
\Mult0~28\ <= \Mult0~8_RESULTA_bus\(20);
\Mult0~29\ <= \Mult0~8_RESULTA_bus\(21);
\Mult0~30\ <= \Mult0~8_RESULTA_bus\(22);
\Mult0~31\ <= \Mult0~8_RESULTA_bus\(23);
\Mult0~32\ <= \Mult0~8_RESULTA_bus\(24);
\Mult0~33\ <= \Mult0~8_RESULTA_bus\(25);
\Mult0~34\ <= \Mult0~8_RESULTA_bus\(26);
\Mult0~35\ <= \Mult0~8_RESULTA_bus\(27);
\Mult0~36\ <= \Mult0~8_RESULTA_bus\(28);
\Mult0~37\ <= \Mult0~8_RESULTA_bus\(29);
\Mult0~38\ <= \Mult0~8_RESULTA_bus\(30);
\Mult0~39\ <= \Mult0~8_RESULTA_bus\(31);
\Mult0~40\ <= \Mult0~8_RESULTA_bus\(32);
\Mult0~41\ <= \Mult0~8_RESULTA_bus\(33);
\Mult0~42\ <= \Mult0~8_RESULTA_bus\(34);
\Mult0~43\ <= \Mult0~8_RESULTA_bus\(35);
\Mult0~44\ <= \Mult0~8_RESULTA_bus\(36);
\Mult0~45\ <= \Mult0~8_RESULTA_bus\(37);
\Mult0~46\ <= \Mult0~8_RESULTA_bus\(38);
\Mult0~47\ <= \Mult0~8_RESULTA_bus\(39);
\Mult0~48\ <= \Mult0~8_RESULTA_bus\(40);
\Mult0~49\ <= \Mult0~8_RESULTA_bus\(41);
\Mult0~50\ <= \Mult0~8_RESULTA_bus\(42);
\Mult0~51\ <= \Mult0~8_RESULTA_bus\(43);
\Mult0~52\ <= \Mult0~8_RESULTA_bus\(44);
\Mult0~53\ <= \Mult0~8_RESULTA_bus\(45);
\Mult0~54\ <= \Mult0~8_RESULTA_bus\(46);
\Mult0~55\ <= \Mult0~8_RESULTA_bus\(47);
\Mult0~56\ <= \Mult0~8_RESULTA_bus\(48);
\Mult0~57\ <= \Mult0~8_RESULTA_bus\(49);
\Mult0~58\ <= \Mult0~8_RESULTA_bus\(50);
\Mult0~59\ <= \Mult0~8_RESULTA_bus\(51);
\Mult0~60\ <= \Mult0~8_RESULTA_bus\(52);
\Mult0~61\ <= \Mult0~8_RESULTA_bus\(53);
\Mult0~62\ <= \Mult0~8_RESULTA_bus\(54);
\Mult0~63\ <= \Mult0~8_RESULTA_bus\(55);
\Mult0~64\ <= \Mult0~8_RESULTA_bus\(56);
\Mult0~65\ <= \Mult0~8_RESULTA_bus\(57);
\Mult0~66\ <= \Mult0~8_RESULTA_bus\(58);
\Mult0~67\ <= \Mult0~8_RESULTA_bus\(59);
\Mult0~68\ <= \Mult0~8_RESULTA_bus\(60);
\Mult0~69\ <= \Mult0~8_RESULTA_bus\(61);
\Mult0~70\ <= \Mult0~8_RESULTA_bus\(62);
\Mult0~71\ <= \Mult0~8_RESULTA_bus\(63);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\;
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(27);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(23);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(21);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(17);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(15);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(13);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(12);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(10);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(7);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(6);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(5);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(4);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(3);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(2);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(0);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(26) <= NOT \auto_signaltap_0|acq_data_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(24) <= NOT \auto_signaltap_0|acq_data_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(22) <= NOT \auto_signaltap_0|acq_data_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(16) <= NOT \auto_signaltap_0|acq_data_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(14) <= NOT \auto_signaltap_0|acq_data_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(11) <= NOT \auto_signaltap_0|acq_data_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(4) <= NOT \auto_signaltap_0|acq_data_in_reg\(4);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(1) <= NOT \auto_signaltap_0|acq_data_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(0) <= NOT \auto_signaltap_0|acq_data_in_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\;
\ALT_INV_rst_n~input_o\ <= NOT \rst_n~input_o\;
\ALT_INV_paddle_left_n~input_o\ <= NOT \paddle_left_n~input_o\;
\ALT_INV_paddle_right_n~input_o\ <= NOT \paddle_right_n~input_o\;
\ALT_INV_cheats~input_o\ <= NOT \cheats~input_o\;
\ALT_INV_QIC_SIGNALTAP_GND~combout\ <= NOT \QIC_SIGNALTAP_GND~combout\;
\auto_signaltap_0|ALT_INV_~VCC~combout\ <= NOT \auto_signaltap_0|~VCC~combout\;
\auto_signaltap_0|ALT_INV_~GND~combout\ <= NOT \auto_signaltap_0|~GND~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_wirecell_combout\;
\ALT_INV_pause_set~1_combout\ <= NOT \pause_set~1_combout\;
\VGA_Generator|ALT_INV_Add1~4_combout\ <= NOT \VGA_Generator|Add1~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux31~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux31~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux31~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux31~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux31~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux31~0_combout\;
\ALT_INV_blocks_t~292_combout\ <= NOT \blocks_t~292_combout\;
\ALT_INV_blocks_t~291_combout\ <= NOT \blocks_t~291_combout\;
\ALT_INV_points_per_block~32_combout\ <= NOT \points_per_block~32_combout\;
\ALT_INV_points_per_block~31_combout\ <= NOT \points_per_block~31_combout\;
\ALT_INV_score_accumulator~29_combout\ <= NOT \score_accumulator~29_combout\;
\ALT_INV_score_accumulator~28_combout\ <= NOT \score_accumulator~28_combout\;
\ALT_INV_score_accumulator~27_combout\ <= NOT \score_accumulator~27_combout\;
\ALT_INV_score_accumulator~26_combout\ <= NOT \score_accumulator~26_combout\;
\ALT_INV_points_per_block~30_combout\ <= NOT \points_per_block~30_combout\;
\ALT_INV_points_per_block~29_combout\ <= NOT \points_per_block~29_combout\;
\ALT_INV_points_per_block~28_combout\ <= NOT \points_per_block~28_combout\;
\ALT_INV_points_per_block~27_combout\ <= NOT \points_per_block~27_combout\;
\ALT_INV_points_per_block~26_combout\ <= NOT \points_per_block~26_combout\;
\ALT_INV_points_per_block~25_combout\ <= NOT \points_per_block~25_combout\;
\ALT_INV_LessThan30~0_combout\ <= NOT \LessThan30~0_combout\;
\ALT_INV_points_per_block~24_combout\ <= NOT \points_per_block~24_combout\;
\ALT_INV_points_per_block~23_combout\ <= NOT \points_per_block~23_combout\;
\ALT_INV_LessThan20~0_combout\ <= NOT \LessThan20~0_combout\;
\ALT_INV_Add9~2_combout\ <= NOT \Add9~2_combout\;
\ALT_INV_Add11~1_combout\ <= NOT \Add11~1_combout\;
\ALT_INV_points_per_block~22_combout\ <= NOT \points_per_block~22_combout\;
\ALT_INV_points_per_block~21_combout\ <= NOT \points_per_block~21_combout\;
\ALT_INV_points_per_block~20_combout\ <= NOT \points_per_block~20_combout\;
\ALT_INV_points_per_block~19_combout\ <= NOT \points_per_block~19_combout\;
\ALT_INV_points_per_block~18_combout\ <= NOT \points_per_block~18_combout\;
\ALT_INV_points_per_block~17_combout\ <= NOT \points_per_block~17_combout\;
\ALT_INV_points_per_block~16_combout\ <= NOT \points_per_block~16_combout\;
\ALT_INV_points_per_block~15_combout\ <= NOT \points_per_block~15_combout\;
\ALT_INV_points_per_block~14_combout\ <= NOT \points_per_block~14_combout\;
\ALT_INV_LessThan34~0_combout\ <= NOT \LessThan34~0_combout\;
\ALT_INV_points_per_block~13_combout\ <= NOT \points_per_block~13_combout\;
\ALT_INV_points_per_block~12_combout\ <= NOT \points_per_block~12_combout\;
\ALT_INV_points_per_block~11_combout\ <= NOT \points_per_block~11_combout\;
\ALT_INV_points_per_block~10_combout\ <= NOT \points_per_block~10_combout\;
\ALT_INV_LessThan24~0_combout\ <= NOT \LessThan24~0_combout\;
\ALT_INV_points_per_block~9_combout\ <= NOT \points_per_block~9_combout\;
\ALT_INV_pause_set~0_combout\ <= NOT \pause_set~0_combout\;
\ALT_INV_score_accumulator~25_combout\ <= NOT \score_accumulator~25_combout\;
\ALT_INV_score_accumulator~24_combout\ <= NOT \score_accumulator~24_combout\;
\ALT_INV_score_accumulator~23_combout\ <= NOT \score_accumulator~23_combout\;
\ALT_INV_score_accumulator~22_combout\ <= NOT \score_accumulator~22_combout\;
\ALT_INV_score_accumulator~21_combout\ <= NOT \score_accumulator~21_combout\;
\ALT_INV_score_accumulator~20_combout\ <= NOT \score_accumulator~20_combout\;
\ALT_INV_score_accumulator~19_combout\ <= NOT \score_accumulator~19_combout\;
\ALT_INV_score_accumulator~18_combout\ <= NOT \score_accumulator~18_combout\;
\ALT_INV_score_accumulator~17_combout\ <= NOT \score_accumulator~17_combout\;
\ALT_INV_score_accumulator~16_combout\ <= NOT \score_accumulator~16_combout\;
\ALT_INV_score_accumulator~15_combout\ <= NOT \score_accumulator~15_combout\;
\ALT_INV_score_accumulator~14_combout\ <= NOT \score_accumulator~14_combout\;
\ALT_INV_score_accumulator~13_combout\ <= NOT \score_accumulator~13_combout\;
\ALT_INV_score_accumulator~12_combout\ <= NOT \score_accumulator~12_combout\;
\ALT_INV_Add11~0_combout\ <= NOT \Add11~0_combout\;
\ALT_INV_score_accumulator~11_combout\ <= NOT \score_accumulator~11_combout\;
\ALT_INV_score_accumulator~10_combout\ <= NOT \score_accumulator~10_combout\;
\ALT_INV_score_accumulator~9_combout\ <= NOT \score_accumulator~9_combout\;
\ALT_INV_score_accumulator~8_combout\ <= NOT \score_accumulator~8_combout\;
\ALT_INV_score_accumulator~7_combout\ <= NOT \score_accumulator~7_combout\;
\ALT_INV_points_per_block~8_combout\ <= NOT \points_per_block~8_combout\;
\ALT_INV_points_per_block~7_combout\ <= NOT \points_per_block~7_combout\;
\ALT_INV_score_accumulator~6_combout\ <= NOT \score_accumulator~6_combout\;
\ALT_INV_score_accumulator~5_combout\ <= NOT \score_accumulator~5_combout\;
\ALT_INV_score_accumulator~4_combout\ <= NOT \score_accumulator~4_combout\;
\ALT_INV_score_accumulator~3_combout\ <= NOT \score_accumulator~3_combout\;
\ALT_INV_score_accumulator~2_combout\ <= NOT \score_accumulator~2_combout\;
\ALT_INV_score_accumulator~1_combout\ <= NOT \score_accumulator~1_combout\;
\ALT_INV_points_per_block~6_combout\ <= NOT \points_per_block~6_combout\;
\ALT_INV_points_per_block~5_combout\ <= NOT \points_per_block~5_combout\;
\ALT_INV_points_per_block~4_combout\ <= NOT \points_per_block~4_combout\;
\ALT_INV_score_accumulator~0_combout\ <= NOT \score_accumulator~0_combout\;
\ALT_INV_points_per_block~3_combout\ <= NOT \points_per_block~3_combout\;
\ALT_INV_points_per_block~2_combout\ <= NOT \points_per_block~2_combout\;
\ALT_INV_points_per_block~1_combout\ <= NOT \points_per_block~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~57_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~57_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~56_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~56_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~55_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~6_combout\;
\ALT_INV_rtl~81_combout\ <= NOT \rtl~81_combout\;
\ALT_INV_rtl~80_combout\ <= NOT \rtl~80_combout\;
\ALT_INV_pause_set~2_combout\ <= NOT \pause_set~2_combout\;
\ALT_INV_pause_set~_emulated_q\ <= NOT \pause_set~_emulated_q\;
ALT_INV_message_id_set(0) <= NOT message_id_set(0);
\VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~5_combout\;
\ALT_INV_rtl~79_combout\ <= NOT \rtl~79_combout\;
\ALT_INV_Add9~1_combout\ <= NOT \Add9~1_combout\;
\ALT_INV_Add9~0_combout\ <= NOT \Add9~0_combout\;
\VGA_Generator|ALT_INV_Add1~3_combout\ <= NOT \VGA_Generator|Add1~3_combout\;
\ALT_INV_pause_set~5_combout\ <= NOT \pause_set~5_combout\;
\ALT_INV_Add2~3_combout\ <= NOT \Add2~3_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_Add7~1_combout\ <= NOT \Add7~1_combout\;
\ALT_INV_Add5~0_combout\ <= NOT \Add5~0_combout\;
\ALT_INV_Add6~3_combout\ <= NOT \Add6~3_combout\;
\ALT_INV_ball_col_up~4_combout\ <= NOT \ball_col_up~4_combout\;
\ALT_INV_ball_col_up~3_combout\ <= NOT \ball_col_up~3_combout\;
\ALT_INV_Equal5~0_combout\ <= NOT \Equal5~0_combout\;
\ALT_INV_find_block_index~20_combout\ <= NOT \find_block_index~20_combout\;
\ALT_INV_ball_col_up~2_combout\ <= NOT \ball_col_up~2_combout\;
\ALT_INV_Equal7~0_combout\ <= NOT \Equal7~0_combout\;
\ALT_INV_ball_col_up~1_combout\ <= NOT \ball_col_up~1_combout\;
\ALT_INV_LessThan10~0_combout\ <= NOT \LessThan10~0_combout\;
\ALT_INV_Add7~0_combout\ <= NOT \Add7~0_combout\;
\ALT_INV_ball_row_up~4_combout\ <= NOT \ball_row_up~4_combout\;
\ALT_INV_ball_row_up~3_combout\ <= NOT \ball_row_up~3_combout\;
\ALT_INV_ball_row_up~2_combout\ <= NOT \ball_row_up~2_combout\;
\ALT_INV_ball_row_up~1_combout\ <= NOT \ball_row_up~1_combout\;
\ALT_INV_ball_row_up~0_combout\ <= NOT \ball_row_up~0_combout\;
\ALT_INV_ball_col_up~0_combout\ <= NOT \ball_col_up~0_combout\;
\ALT_INV_Update_Game~6_combout\ <= NOT \Update_Game~6_combout\;
\ALT_INV_Update_Game~5_combout\ <= NOT \Update_Game~5_combout\;
\ALT_INV_Update_Game~4_combout\ <= NOT \Update_Game~4_combout\;
\ALT_INV_Update_Game~3_combout\ <= NOT \Update_Game~3_combout\;
\ALT_INV_Update_Game~2_combout\ <= NOT \Update_Game~2_combout\;
\ALT_INV_LessThan36~4_combout\ <= NOT \LessThan36~4_combout\;
\ALT_INV_LessThan36~3_combout\ <= NOT \LessThan36~3_combout\;
\ALT_INV_LessThan36~2_combout\ <= NOT \LessThan36~2_combout\;
\ALT_INV_LessThan36~1_combout\ <= NOT \LessThan36~1_combout\;
\ALT_INV_LessThan36~0_combout\ <= NOT \LessThan36~0_combout\;
\ALT_INV_LessThan37~2_combout\ <= NOT \LessThan37~2_combout\;
\ALT_INV_LessThan37~1_combout\ <= NOT \LessThan37~1_combout\;
\ALT_INV_LessThan37~0_combout\ <= NOT \LessThan37~0_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg1|dffs\(0);
\VGA_Generator|Text_Generator|ALT_INV_ascii[6]~29_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[6]~29_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[6]~28_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[6]~28_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[6]~27_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[6]~27_combout\;
\ALT_INV_rtl~78_combout\ <= NOT \rtl~78_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux32~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux32~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux32~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux32~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux32~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux32~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux2~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~24_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~24_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux33~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux33~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~23_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~23_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~22_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~22_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~21_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~21_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~20_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~20_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~19_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~18_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~18_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~17_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~17_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~16_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~16_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~14_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[2]~12_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[2]~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[2]~11_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[2]~11_combout\;
\ALT_INV_rtl~22_combout\ <= NOT \rtl~22_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~13_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~13_combout\;
\ALT_INV_rtl~23_combout\ <= NOT \rtl~23_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~12_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~9_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~8_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~7_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~7_combout\;
\ALT_INV_rtl~77_combout\ <= NOT \rtl~77_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~54_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~53_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~52_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~51_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~50_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~49_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~48_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~47_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~46_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~45_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~44_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~43_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~42_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~41_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~40_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~39_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~38_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~37_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~36_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~35_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~34_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~33_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~32_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~31_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~30_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~29_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan5~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~28_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~27_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~26_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~25_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~24_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~23_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~22_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~21_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~20_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan18~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~18_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~17_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~16_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~14_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~13_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan30~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan28~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan26~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan25~0_combout\;
\ALT_INV_rtl~20_combout\ <= NOT \rtl~20_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\ALT_INV_rtl~76_combout\ <= NOT \rtl~76_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~6_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~5_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~4_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~4_combout\;
\ALT_INV_rtl~9_combout\ <= NOT \rtl~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~11_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~10_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~9_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[0]~2_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[0]~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[0]~1_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[0]~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~8_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~7_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~6_combout\;
\ALT_INV_rtl~3_combout\ <= NOT \rtl~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux36~0_combout\;
\ALT_INV_life~2_combout\ <= NOT \life~2_combout\;
\ALT_INV_reset_score~3_combout\ <= NOT \reset_score~3_combout\;
\ALT_INV_reset_score~2_combout\ <= NOT \reset_score~2_combout\;
\ALT_INV_reset_score~1_combout\ <= NOT \reset_score~1_combout\;
ALT_INV_level(1) <= NOT level(1);
ALT_INV_level(2) <= NOT level(2);
ALT_INV_level(0) <= NOT level(0);
\ALT_INV_reset_ball~0_combout\ <= NOT \reset_ball~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~7_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[15]~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux8~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[10]~3_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[10]~3_combout\;
\ALT_INV_Equal0~13_combout\ <= NOT \Equal0~13_combout\;
\ALT_INV_Equal0~12_combout\ <= NOT \Equal0~12_combout\;
\ALT_INV_Equal0~11_combout\ <= NOT \Equal0~11_combout\;
\ALT_INV_Equal0~10_combout\ <= NOT \Equal0~10_combout\;
\ALT_INV_Equal0~9_combout\ <= NOT \Equal0~9_combout\;
\ALT_INV_Equal0~8_combout\ <= NOT \Equal0~8_combout\;
\ALT_INV_Equal0~7_combout\ <= NOT \Equal0~7_combout\;
\ALT_INV_Equal0~6_combout\ <= NOT \Equal0~6_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_Equal1~13_combout\ <= NOT \Equal1~13_combout\;
\ALT_INV_Equal1~12_combout\ <= NOT \Equal1~12_combout\;
\ALT_INV_Equal1~11_combout\ <= NOT \Equal1~11_combout\;
\ALT_INV_Equal1~10_combout\ <= NOT \Equal1~10_combout\;
\ALT_INV_Equal1~9_combout\ <= NOT \Equal1~9_combout\;
\ALT_INV_Equal1~8_combout\ <= NOT \Equal1~8_combout\;
\ALT_INV_Equal1~7_combout\ <= NOT \Equal1~7_combout\;
\ALT_INV_Equal1~6_combout\ <= NOT \Equal1~6_combout\;
\ALT_INV_Equal1~5_combout\ <= NOT \Equal1~5_combout\;
\ALT_INV_Equal1~4_combout\ <= NOT \Equal1~4_combout\;
\ALT_INV_Equal1~3_combout\ <= NOT \Equal1~3_combout\;
\ALT_INV_Equal1~2_combout\ <= NOT \Equal1~2_combout\;
\ALT_INV_Equal1~1_combout\ <= NOT \Equal1~1_combout\;
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
\ALT_INV_reset_ball_position~q\ <= NOT \reset_ball_position~q\;
\ALT_INV_Equal15~6_combout\ <= NOT \Equal15~6_combout\;
\ALT_INV_Equal15~5_combout\ <= NOT \Equal15~5_combout\;
\ALT_INV_Equal15~4_combout\ <= NOT \Equal15~4_combout\;
\ALT_INV_Equal15~3_combout\ <= NOT \Equal15~3_combout\;
\ALT_INV_Equal15~2_combout\ <= NOT \Equal15~2_combout\;
\ALT_INV_Equal15~1_combout\ <= NOT \Equal15~1_combout\;
\ALT_INV_Equal15~0_combout\ <= NOT \Equal15~0_combout\;
\ALT_INV_paddle_col[6]~1_combout\ <= NOT \paddle_col[6]~1_combout\;
\ALT_INV_paddle_col[6]~0_combout\ <= NOT \paddle_col[6]~0_combout\;
\ALT_INV_LessThan38~0_combout\ <= NOT \LessThan38~0_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ <= NOT \VGA_Generator|VGA|Equal1~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ <= NOT \VGA_Generator|VGA|Equal1~1_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ <= NOT \VGA_Generator|VGA|Equal1~0_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ <= NOT \VGA_Generator|VGA|Equal0~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|VGA|Equal0~1_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|VGA|Equal0~0_combout\;
\reg_pause|ALT_INV_dffs\(0) <= NOT \reg_pause|dffs\(0);
\ALT_INV_result~17_combout\ <= NOT \result~17_combout\;
\ALT_INV_result~16_combout\ <= NOT \result~16_combout\;
\ALT_INV_result~15_combout\ <= NOT \result~15_combout\;
\ALT_INV_blocks_t~263_combout\ <= NOT \blocks_t~263_combout\;
\ALT_INV_Decoder2~59_combout\ <= NOT \Decoder2~59_combout\;
\ALT_INV_Decoder3~59_combout\ <= NOT \Decoder3~59_combout\;
\ALT_INV_blocks_t~262_combout\ <= NOT \blocks_t~262_combout\;
\ALT_INV_blocks_t~261_combout\ <= NOT \blocks_t~261_combout\;
\ALT_INV_Decoder2~58_combout\ <= NOT \Decoder2~58_combout\;
\ALT_INV_Decoder3~58_combout\ <= NOT \Decoder3~58_combout\;
\ALT_INV_blocks_t~260_combout\ <= NOT \blocks_t~260_combout\;
\ALT_INV_blocks_t~259_combout\ <= NOT \blocks_t~259_combout\;
\ALT_INV_Decoder2~57_combout\ <= NOT \Decoder2~57_combout\;
\ALT_INV_Decoder3~57_combout\ <= NOT \Decoder3~57_combout\;
\ALT_INV_blocks_t~258_combout\ <= NOT \blocks_t~258_combout\;
\ALT_INV_result~14_combout\ <= NOT \result~14_combout\;
\ALT_INV_blocks_t~257_combout\ <= NOT \blocks_t~257_combout\;
\ALT_INV_Decoder2~56_combout\ <= NOT \Decoder2~56_combout\;
\ALT_INV_Decoder3~56_combout\ <= NOT \Decoder3~56_combout\;
\ALT_INV_blocks_t~256_combout\ <= NOT \blocks_t~256_combout\;
\ALT_INV_blocks_t~255_combout\ <= NOT \blocks_t~255_combout\;
\ALT_INV_Decoder2~55_combout\ <= NOT \Decoder2~55_combout\;
\ALT_INV_Decoder3~55_combout\ <= NOT \Decoder3~55_combout\;
\ALT_INV_blocks_t~254_combout\ <= NOT \blocks_t~254_combout\;
\ALT_INV_blocks_t~253_combout\ <= NOT \blocks_t~253_combout\;
\ALT_INV_Decoder2~54_combout\ <= NOT \Decoder2~54_combout\;
\ALT_INV_Decoder3~54_combout\ <= NOT \Decoder3~54_combout\;
\ALT_INV_blocks_t~252_combout\ <= NOT \blocks_t~252_combout\;
\ALT_INV_result~13_combout\ <= NOT \result~13_combout\;
\ALT_INV_blocks_t~251_combout\ <= NOT \blocks_t~251_combout\;
\ALT_INV_Decoder2~53_combout\ <= NOT \Decoder2~53_combout\;
\ALT_INV_Decoder3~53_combout\ <= NOT \Decoder3~53_combout\;
\ALT_INV_blocks_t~250_combout\ <= NOT \blocks_t~250_combout\;
\ALT_INV_blocks_t~249_combout\ <= NOT \blocks_t~249_combout\;
\ALT_INV_Decoder2~52_combout\ <= NOT \Decoder2~52_combout\;
\ALT_INV_Decoder3~52_combout\ <= NOT \Decoder3~52_combout\;
\ALT_INV_blocks_t~248_combout\ <= NOT \blocks_t~248_combout\;
\ALT_INV_blocks_t~247_combout\ <= NOT \blocks_t~247_combout\;
\ALT_INV_Decoder2~51_combout\ <= NOT \Decoder2~51_combout\;
\ALT_INV_Decoder3~51_combout\ <= NOT \Decoder3~51_combout\;
\ALT_INV_blocks_t~246_combout\ <= NOT \blocks_t~246_combout\;
\ALT_INV_result~12_combout\ <= NOT \result~12_combout\;
\ALT_INV_blocks_t~245_combout\ <= NOT \blocks_t~245_combout\;
\ALT_INV_Decoder2~50_combout\ <= NOT \Decoder2~50_combout\;
\ALT_INV_Decoder3~50_combout\ <= NOT \Decoder3~50_combout\;
\ALT_INV_blocks_t~244_combout\ <= NOT \blocks_t~244_combout\;
\ALT_INV_blocks_t~243_combout\ <= NOT \blocks_t~243_combout\;
\ALT_INV_Decoder2~49_combout\ <= NOT \Decoder2~49_combout\;
\ALT_INV_Decoder3~49_combout\ <= NOT \Decoder3~49_combout\;
\ALT_INV_blocks_t~242_combout\ <= NOT \blocks_t~242_combout\;
\ALT_INV_blocks_t~241_combout\ <= NOT \blocks_t~241_combout\;
\ALT_INV_Decoder2~48_combout\ <= NOT \Decoder2~48_combout\;
\ALT_INV_Decoder3~48_combout\ <= NOT \Decoder3~48_combout\;
\ALT_INV_blocks_t~240_combout\ <= NOT \blocks_t~240_combout\;
\ALT_INV_result~11_combout\ <= NOT \result~11_combout\;
\ALT_INV_blocks_t~239_combout\ <= NOT \blocks_t~239_combout\;
\ALT_INV_Decoder2~47_combout\ <= NOT \Decoder2~47_combout\;
\ALT_INV_Decoder3~47_combout\ <= NOT \Decoder3~47_combout\;
\ALT_INV_blocks_t~238_combout\ <= NOT \blocks_t~238_combout\;
\ALT_INV_blocks_t~237_combout\ <= NOT \blocks_t~237_combout\;
\ALT_INV_Decoder2~46_combout\ <= NOT \Decoder2~46_combout\;
\ALT_INV_Decoder3~46_combout\ <= NOT \Decoder3~46_combout\;
\ALT_INV_blocks_t~236_combout\ <= NOT \blocks_t~236_combout\;
\ALT_INV_blocks_t~235_combout\ <= NOT \blocks_t~235_combout\;
\ALT_INV_Decoder2~45_combout\ <= NOT \Decoder2~45_combout\;
\ALT_INV_Decoder3~45_combout\ <= NOT \Decoder3~45_combout\;
\ALT_INV_blocks_t~234_combout\ <= NOT \blocks_t~234_combout\;
\ALT_INV_result~10_combout\ <= NOT \result~10_combout\;
\ALT_INV_blocks_t~233_combout\ <= NOT \blocks_t~233_combout\;
\ALT_INV_Decoder2~44_combout\ <= NOT \Decoder2~44_combout\;
\ALT_INV_Decoder3~44_combout\ <= NOT \Decoder3~44_combout\;
\ALT_INV_blocks_t~232_combout\ <= NOT \blocks_t~232_combout\;
\ALT_INV_blocks_t~231_combout\ <= NOT \blocks_t~231_combout\;
\ALT_INV_Decoder2~43_combout\ <= NOT \Decoder2~43_combout\;
\ALT_INV_Decoder3~43_combout\ <= NOT \Decoder3~43_combout\;
\ALT_INV_blocks_t~230_combout\ <= NOT \blocks_t~230_combout\;
\ALT_INV_blocks_t~229_combout\ <= NOT \blocks_t~229_combout\;
\ALT_INV_Decoder2~42_combout\ <= NOT \Decoder2~42_combout\;
\ALT_INV_Decoder3~42_combout\ <= NOT \Decoder3~42_combout\;
\ALT_INV_blocks_t~228_combout\ <= NOT \blocks_t~228_combout\;
\ALT_INV_result~9_combout\ <= NOT \result~9_combout\;
\ALT_INV_result~8_combout\ <= NOT \result~8_combout\;
\ALT_INV_blocks_t~227_combout\ <= NOT \blocks_t~227_combout\;
\ALT_INV_blocks_t~226_combout\ <= NOT \blocks_t~226_combout\;
\ALT_INV_Decoder2~41_combout\ <= NOT \Decoder2~41_combout\;
\ALT_INV_Decoder3~41_combout\ <= NOT \Decoder3~41_combout\;
\ALT_INV_blocks_t~225_combout\ <= NOT \blocks_t~225_combout\;
\ALT_INV_blocks_t~224_combout\ <= NOT \blocks_t~224_combout\;
\ALT_INV_Decoder2~40_combout\ <= NOT \Decoder2~40_combout\;
\ALT_INV_Decoder3~40_combout\ <= NOT \Decoder3~40_combout\;
\ALT_INV_blocks_t~223_combout\ <= NOT \blocks_t~223_combout\;
\ALT_INV_blocks_t~222_combout\ <= NOT \blocks_t~222_combout\;
\ALT_INV_Decoder2~39_combout\ <= NOT \Decoder2~39_combout\;
\ALT_INV_Decoder3~39_combout\ <= NOT \Decoder3~39_combout\;
\ALT_INV_blocks_t~221_combout\ <= NOT \blocks_t~221_combout\;
\ALT_INV_blocks_t~220_combout\ <= NOT \blocks_t~220_combout\;
\ALT_INV_Decoder2~38_combout\ <= NOT \Decoder2~38_combout\;
\ALT_INV_Decoder3~38_combout\ <= NOT \Decoder3~38_combout\;
\ALT_INV_blocks_t~219_combout\ <= NOT \blocks_t~219_combout\;
\ALT_INV_blocks_t~218_combout\ <= NOT \blocks_t~218_combout\;
\ALT_INV_blocks_t~217_combout\ <= NOT \blocks_t~217_combout\;
\ALT_INV_Decoder2~37_combout\ <= NOT \Decoder2~37_combout\;
\ALT_INV_Decoder3~37_combout\ <= NOT \Decoder3~37_combout\;
\ALT_INV_blocks_t~216_combout\ <= NOT \blocks_t~216_combout\;
\ALT_INV_blocks_t~215_combout\ <= NOT \blocks_t~215_combout\;
\ALT_INV_Decoder2~36_combout\ <= NOT \Decoder2~36_combout\;
\ALT_INV_Decoder3~36_combout\ <= NOT \Decoder3~36_combout\;
\ALT_INV_result~7_combout\ <= NOT \result~7_combout\;
\ALT_INV_blocks_t~214_combout\ <= NOT \blocks_t~214_combout\;
\ALT_INV_blocks_t~213_combout\ <= NOT \blocks_t~213_combout\;
\ALT_INV_blocks_t~212_combout\ <= NOT \blocks_t~212_combout\;
\ALT_INV_Decoder2~35_combout\ <= NOT \Decoder2~35_combout\;
\ALT_INV_Decoder3~35_combout\ <= NOT \Decoder3~35_combout\;
\ALT_INV_blocks_t~211_combout\ <= NOT \blocks_t~211_combout\;
\ALT_INV_blocks_t~210_combout\ <= NOT \blocks_t~210_combout\;
\ALT_INV_blocks_t~209_combout\ <= NOT \blocks_t~209_combout\;
\ALT_INV_Decoder2~34_combout\ <= NOT \Decoder2~34_combout\;
\ALT_INV_Decoder3~34_combout\ <= NOT \Decoder3~34_combout\;
\ALT_INV_blocks_t~208_combout\ <= NOT \blocks_t~208_combout\;
\ALT_INV_blocks_t~207_combout\ <= NOT \blocks_t~207_combout\;
\ALT_INV_Decoder2~33_combout\ <= NOT \Decoder2~33_combout\;
\ALT_INV_Decoder3~33_combout\ <= NOT \Decoder3~33_combout\;
\ALT_INV_blocks_t~206_combout\ <= NOT \blocks_t~206_combout\;
\ALT_INV_blocks_t~205_combout\ <= NOT \blocks_t~205_combout\;
\ALT_INV_Decoder2~32_combout\ <= NOT \Decoder2~32_combout\;
\ALT_INV_Decoder3~32_combout\ <= NOT \Decoder3~32_combout\;
\ALT_INV_blocks_t~204_combout\ <= NOT \blocks_t~204_combout\;
\ALT_INV_blocks_t~203_combout\ <= NOT \blocks_t~203_combout\;
\ALT_INV_blocks_t~202_combout\ <= NOT \blocks_t~202_combout\;
\ALT_INV_Decoder2~31_combout\ <= NOT \Decoder2~31_combout\;
\ALT_INV_Decoder3~31_combout\ <= NOT \Decoder3~31_combout\;
\ALT_INV_result~6_combout\ <= NOT \result~6_combout\;
\ALT_INV_blocks_t~201_combout\ <= NOT \blocks_t~201_combout\;
\ALT_INV_blocks_t~200_combout\ <= NOT \blocks_t~200_combout\;
\ALT_INV_blocks_t~199_combout\ <= NOT \blocks_t~199_combout\;
\ALT_INV_Decoder2~30_combout\ <= NOT \Decoder2~30_combout\;
\ALT_INV_Decoder3~30_combout\ <= NOT \Decoder3~30_combout\;
\ALT_INV_blocks_t~198_combout\ <= NOT \blocks_t~198_combout\;
\ALT_INV_blocks_t~197_combout\ <= NOT \blocks_t~197_combout\;
\ALT_INV_blocks_t~196_combout\ <= NOT \blocks_t~196_combout\;
\ALT_INV_Decoder2~29_combout\ <= NOT \Decoder2~29_combout\;
\ALT_INV_Decoder3~29_combout\ <= NOT \Decoder3~29_combout\;
\ALT_INV_blocks_t~195_combout\ <= NOT \blocks_t~195_combout\;
\ALT_INV_blocks_t~194_combout\ <= NOT \blocks_t~194_combout\;
\ALT_INV_Decoder2~28_combout\ <= NOT \Decoder2~28_combout\;
\ALT_INV_Decoder3~28_combout\ <= NOT \Decoder3~28_combout\;
\ALT_INV_blocks_t~193_combout\ <= NOT \blocks_t~193_combout\;
\ALT_INV_blocks_t~192_combout\ <= NOT \blocks_t~192_combout\;
\ALT_INV_Decoder2~27_combout\ <= NOT \Decoder2~27_combout\;
\ALT_INV_Decoder3~27_combout\ <= NOT \Decoder3~27_combout\;
\ALT_INV_blocks_t~191_combout\ <= NOT \blocks_t~191_combout\;
\ALT_INV_blocks_t~190_combout\ <= NOT \blocks_t~190_combout\;
\ALT_INV_Decoder2~26_combout\ <= NOT \Decoder2~26_combout\;
\ALT_INV_Decoder3~26_combout\ <= NOT \Decoder3~26_combout\;
\ALT_INV_blocks_t~189_combout\ <= NOT \blocks_t~189_combout\;
\ALT_INV_blocks_t~188_combout\ <= NOT \blocks_t~188_combout\;
\ALT_INV_Decoder2~25_combout\ <= NOT \Decoder2~25_combout\;
\ALT_INV_Decoder3~25_combout\ <= NOT \Decoder3~25_combout\;
\ALT_INV_result~5_combout\ <= NOT \result~5_combout\;
\ALT_INV_blocks_t~187_combout\ <= NOT \blocks_t~187_combout\;
\ALT_INV_blocks_t~186_combout\ <= NOT \blocks_t~186_combout\;
\ALT_INV_Decoder2~24_combout\ <= NOT \Decoder2~24_combout\;
\ALT_INV_Decoder3~24_combout\ <= NOT \Decoder3~24_combout\;
\ALT_INV_blocks_t~185_combout\ <= NOT \blocks_t~185_combout\;
\ALT_INV_blocks_t~184_combout\ <= NOT \blocks_t~184_combout\;
\ALT_INV_Decoder2~23_combout\ <= NOT \Decoder2~23_combout\;
\ALT_INV_Decoder3~23_combout\ <= NOT \Decoder3~23_combout\;
\ALT_INV_blocks_t~183_combout\ <= NOT \blocks_t~183_combout\;
\ALT_INV_blocks_t~182_combout\ <= NOT \blocks_t~182_combout\;
\ALT_INV_Decoder2~22_combout\ <= NOT \Decoder2~22_combout\;
\ALT_INV_Decoder3~22_combout\ <= NOT \Decoder3~22_combout\;
\ALT_INV_blocks_t~181_combout\ <= NOT \blocks_t~181_combout\;
\ALT_INV_blocks_t~180_combout\ <= NOT \blocks_t~180_combout\;
\ALT_INV_Decoder2~21_combout\ <= NOT \Decoder2~21_combout\;
\ALT_INV_Decoder3~21_combout\ <= NOT \Decoder3~21_combout\;
\ALT_INV_blocks_t~179_combout\ <= NOT \blocks_t~179_combout\;
\ALT_INV_blocks_t~178_combout\ <= NOT \blocks_t~178_combout\;
\ALT_INV_blocks_t~177_combout\ <= NOT \blocks_t~177_combout\;
\ALT_INV_Decoder2~20_combout\ <= NOT \Decoder2~20_combout\;
\ALT_INV_Decoder3~20_combout\ <= NOT \Decoder3~20_combout\;
\ALT_INV_blocks_t~176_combout\ <= NOT \blocks_t~176_combout\;
\ALT_INV_blocks_t~175_combout\ <= NOT \blocks_t~175_combout\;
\ALT_INV_blocks_t~174_combout\ <= NOT \blocks_t~174_combout\;
\ALT_INV_Decoder2~19_combout\ <= NOT \Decoder2~19_combout\;
\ALT_INV_Decoder3~19_combout\ <= NOT \Decoder3~19_combout\;
\ALT_INV_result~4_combout\ <= NOT \result~4_combout\;
\ALT_INV_blocks_t~173_combout\ <= NOT \blocks_t~173_combout\;
\ALT_INV_blocks_t~172_combout\ <= NOT \blocks_t~172_combout\;
\ALT_INV_blocks_t~171_combout\ <= NOT \blocks_t~171_combout\;
\ALT_INV_Decoder2~18_combout\ <= NOT \Decoder2~18_combout\;
\ALT_INV_Decoder3~18_combout\ <= NOT \Decoder3~18_combout\;
\ALT_INV_blocks_t~170_combout\ <= NOT \blocks_t~170_combout\;
\ALT_INV_blocks_t~169_combout\ <= NOT \blocks_t~169_combout\;
\ALT_INV_Decoder2~17_combout\ <= NOT \Decoder2~17_combout\;
\ALT_INV_Decoder3~17_combout\ <= NOT \Decoder3~17_combout\;
\ALT_INV_blocks_t~168_combout\ <= NOT \blocks_t~168_combout\;
\ALT_INV_blocks_t~167_combout\ <= NOT \blocks_t~167_combout\;
\ALT_INV_Decoder2~16_combout\ <= NOT \Decoder2~16_combout\;
\ALT_INV_Decoder3~16_combout\ <= NOT \Decoder3~16_combout\;
\ALT_INV_blocks_t~166_combout\ <= NOT \blocks_t~166_combout\;
\ALT_INV_blocks_t~165_combout\ <= NOT \blocks_t~165_combout\;
\ALT_INV_Decoder2~15_combout\ <= NOT \Decoder2~15_combout\;
\ALT_INV_Decoder3~15_combout\ <= NOT \Decoder3~15_combout\;
\ALT_INV_blocks_t~164_combout\ <= NOT \blocks_t~164_combout\;
\ALT_INV_blocks_t~163_combout\ <= NOT \blocks_t~163_combout\;
\ALT_INV_Decoder2~14_combout\ <= NOT \Decoder2~14_combout\;
\ALT_INV_Decoder3~14_combout\ <= NOT \Decoder3~14_combout\;
\ALT_INV_result~3_combout\ <= NOT \result~3_combout\;
\ALT_INV_blocks_t~162_combout\ <= NOT \blocks_t~162_combout\;
\ALT_INV_Decoder2~13_combout\ <= NOT \Decoder2~13_combout\;
\ALT_INV_Decoder3~13_combout\ <= NOT \Decoder3~13_combout\;
\ALT_INV_blocks_t~161_combout\ <= NOT \blocks_t~161_combout\;
\ALT_INV_blocks_t~160_combout\ <= NOT \blocks_t~160_combout\;
\ALT_INV_Decoder2~12_combout\ <= NOT \Decoder2~12_combout\;
\ALT_INV_Decoder3~12_combout\ <= NOT \Decoder3~12_combout\;
\ALT_INV_blocks_t~159_combout\ <= NOT \blocks_t~159_combout\;
\ALT_INV_blocks_t~158_combout\ <= NOT \blocks_t~158_combout\;
\ALT_INV_Decoder2~11_combout\ <= NOT \Decoder2~11_combout\;
\ALT_INV_Decoder3~11_combout\ <= NOT \Decoder3~11_combout\;
\ALT_INV_blocks_t~157_combout\ <= NOT \blocks_t~157_combout\;
\ALT_INV_result~2_combout\ <= NOT \result~2_combout\;
\ALT_INV_result~1_combout\ <= NOT \result~1_combout\;
\ALT_INV_blocks_t~156_combout\ <= NOT \blocks_t~156_combout\;
\ALT_INV_Decoder2~10_combout\ <= NOT \Decoder2~10_combout\;
\ALT_INV_Decoder3~10_combout\ <= NOT \Decoder3~10_combout\;
\ALT_INV_blocks_t~155_combout\ <= NOT \blocks_t~155_combout\;
\ALT_INV_blocks_t~154_combout\ <= NOT \blocks_t~154_combout\;
\ALT_INV_Decoder2~9_combout\ <= NOT \Decoder2~9_combout\;
\ALT_INV_Decoder3~9_combout\ <= NOT \Decoder3~9_combout\;
\ALT_INV_blocks_t~153_combout\ <= NOT \blocks_t~153_combout\;
\ALT_INV_blocks_t~152_combout\ <= NOT \blocks_t~152_combout\;
\ALT_INV_blocks_t~151_combout\ <= NOT \blocks_t~151_combout\;
\ALT_INV_Decoder2~8_combout\ <= NOT \Decoder2~8_combout\;
\ALT_INV_Decoder3~8_combout\ <= NOT \Decoder3~8_combout\;
\ALT_INV_blocks_t~150_combout\ <= NOT \blocks_t~150_combout\;
\ALT_INV_result~0_combout\ <= NOT \result~0_combout\;
\ALT_INV_blocks_t~149_combout\ <= NOT \blocks_t~149_combout\;
\ALT_INV_Decoder2~7_combout\ <= NOT \Decoder2~7_combout\;
\ALT_INV_Decoder3~7_combout\ <= NOT \Decoder3~7_combout\;
\ALT_INV_blocks_t~148_combout\ <= NOT \blocks_t~148_combout\;
\ALT_INV_blocks_t~147_combout\ <= NOT \blocks_t~147_combout\;
\ALT_INV_Decoder2~6_combout\ <= NOT \Decoder2~6_combout\;
\ALT_INV_Decoder3~6_combout\ <= NOT \Decoder3~6_combout\;
\ALT_INV_blocks_t~146_combout\ <= NOT \blocks_t~146_combout\;
\ALT_INV_blocks_t~145_combout\ <= NOT \blocks_t~145_combout\;
\ALT_INV_Decoder2~5_combout\ <= NOT \Decoder2~5_combout\;
\ALT_INV_Decoder3~5_combout\ <= NOT \Decoder3~5_combout\;
\ALT_INV_blocks_t~144_combout\ <= NOT \blocks_t~144_combout\;
\ALT_INV_blocks_t~143_combout\ <= NOT \blocks_t~143_combout\;
\ALT_INV_blocks_t~142_combout\ <= NOT \blocks_t~142_combout\;
\ALT_INV_blocks_t~141_combout\ <= NOT \blocks_t~141_combout\;
\ALT_INV_Decoder2~4_combout\ <= NOT \Decoder2~4_combout\;
\ALT_INV_Decoder3~4_combout\ <= NOT \Decoder3~4_combout\;
\ALT_INV_blocks_t~140_combout\ <= NOT \blocks_t~140_combout\;
\ALT_INV_blocks_t~139_combout\ <= NOT \blocks_t~139_combout\;
\ALT_INV_blocks_t~138_combout\ <= NOT \blocks_t~138_combout\;
\ALT_INV_blocks_t~137_combout\ <= NOT \blocks_t~137_combout\;
\ALT_INV_Decoder2~3_combout\ <= NOT \Decoder2~3_combout\;
\ALT_INV_Decoder3~3_combout\ <= NOT \Decoder3~3_combout\;
\ALT_INV_blocks_t~136_combout\ <= NOT \blocks_t~136_combout\;
\ALT_INV_blocks_t~135_combout\ <= NOT \blocks_t~135_combout\;
\ALT_INV_blocks_t~134_combout\ <= NOT \blocks_t~134_combout\;
\ALT_INV_Decoder2~2_combout\ <= NOT \Decoder2~2_combout\;
\ALT_INV_Decoder3~2_combout\ <= NOT \Decoder3~2_combout\;
\ALT_INV_blocks_t~133_combout\ <= NOT \blocks_t~133_combout\;
\ALT_INV_blocks_t~132_combout\ <= NOT \blocks_t~132_combout\;
\ALT_INV_blocks_t~131_combout\ <= NOT \blocks_t~131_combout\;
\ALT_INV_Decoder2~1_combout\ <= NOT \Decoder2~1_combout\;
\ALT_INV_Decoder3~1_combout\ <= NOT \Decoder3~1_combout\;
\ALT_INV_blocks_t~130_combout\ <= NOT \blocks_t~130_combout\;
\ALT_INV_reset_score~0_combout\ <= NOT \reset_score~0_combout\;
\ALT_INV_life[2]~0_combout\ <= NOT \life[2]~0_combout\;
\ALT_INV_blocks_t~129_combout\ <= NOT \blocks_t~129_combout\;
\ALT_INV_blocks_t~128_combout\ <= NOT \blocks_t~128_combout\;
\ALT_INV_blocks_t~127_combout\ <= NOT \blocks_t~127_combout\;
\ALT_INV_Equal8~0_combout\ <= NOT \Equal8~0_combout\;
\ALT_INV_Equal10~0_combout\ <= NOT \Equal10~0_combout\;
\ALT_INV_Update_Game~1_combout\ <= NOT \Update_Game~1_combout\;
\ALT_INV_Equal9~1_combout\ <= NOT \Equal9~1_combout\;
\ALT_INV_Equal9~0_combout\ <= NOT \Equal9~0_combout\;
\ALT_INV_Equal12~1_combout\ <= NOT \Equal12~1_combout\;
\ALT_INV_Equal12~0_combout\ <= NOT \Equal12~0_combout\;
\ALT_INV_Decoder2~0_combout\ <= NOT \Decoder2~0_combout\;
\ALT_INV_find_block_index~19_combout\ <= NOT \find_block_index~19_combout\;
\ALT_INV_find_block_index~18_combout\ <= NOT \find_block_index~18_combout\;
\ALT_INV_find_block_index~17_combout\ <= NOT \find_block_index~17_combout\;
\ALT_INV_find_block_index~16_combout\ <= NOT \find_block_index~16_combout\;
\ALT_INV_find_block_index~15_combout\ <= NOT \find_block_index~15_combout\;
\ALT_INV_find_block_index~14_combout\ <= NOT \find_block_index~14_combout\;
\ALT_INV_find_block_index~13_combout\ <= NOT \find_block_index~13_combout\;
\ALT_INV_find_block_index~12_combout\ <= NOT \find_block_index~12_combout\;
\ALT_INV_Mux2~4_combout\ <= NOT \Mux2~4_combout\;
\ALT_INV_Add16~4_combout\ <= NOT \Add16~4_combout\;
\ALT_INV_Add16~3_combout\ <= NOT \Add16~3_combout\;
\ALT_INV_Add16~2_combout\ <= NOT \Add16~2_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_Add16~1_combout\ <= NOT \Add16~1_combout\;
\ALT_INV_Add16~0_combout\ <= NOT \Add16~0_combout\;
\ALT_INV_Decoder3~0_combout\ <= NOT \Decoder3~0_combout\;
\ALT_INV_find_block_index~11_combout\ <= NOT \find_block_index~11_combout\;
\ALT_INV_find_block_index~10_combout\ <= NOT \find_block_index~10_combout\;
\ALT_INV_find_block_index~9_combout\ <= NOT \find_block_index~9_combout\;
\ALT_INV_points_per_block~0_combout\ <= NOT \points_per_block~0_combout\;
\ALT_INV_find_block_index~8_combout\ <= NOT \find_block_index~8_combout\;
\ALT_INV_find_block_index~7_combout\ <= NOT \find_block_index~7_combout\;
\ALT_INV_find_block_index~6_combout\ <= NOT \find_block_index~6_combout\;
\ALT_INV_find_block_index~5_combout\ <= NOT \find_block_index~5_combout\;
\ALT_INV_find_block_index~4_combout\ <= NOT \find_block_index~4_combout\;
\ALT_INV_Mux3~4_combout\ <= NOT \Mux3~4_combout\;
\ALT_INV_Add22~4_combout\ <= NOT \Add22~4_combout\;
\ALT_INV_Add22~3_combout\ <= NOT \Add22~3_combout\;
\ALT_INV_Add22~2_combout\ <= NOT \Add22~2_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_rtl~52_combout\ <= NOT \rtl~52_combout\;
\ALT_INV_blocks_t~126_combout\ <= NOT \blocks_t~126_combout\;
\ALT_INV_blocks_t~125_combout\ <= NOT \blocks_t~125_combout\;
\ALT_INV_blocks_t~124_combout\ <= NOT \blocks_t~124_combout\;
\ALT_INV_blocks_t~123_combout\ <= NOT \blocks_t~123_combout\;
\ALT_INV_rtl~51_combout\ <= NOT \rtl~51_combout\;
\ALT_INV_blocks_t~122_combout\ <= NOT \blocks_t~122_combout\;
\ALT_INV_blocks_t~121_combout\ <= NOT \blocks_t~121_combout\;
\ALT_INV_blocks_t~120_combout\ <= NOT \blocks_t~120_combout\;
\ALT_INV_blocks_t~119_combout\ <= NOT \blocks_t~119_combout\;
\ALT_INV_rtl~53_combout\ <= NOT \rtl~53_combout\;
\ALT_INV_blocks_t~118_combout\ <= NOT \blocks_t~118_combout\;
\ALT_INV_blocks_t~117_combout\ <= NOT \blocks_t~117_combout\;
\ALT_INV_blocks_t~116_combout\ <= NOT \blocks_t~116_combout\;
\ALT_INV_blocks_t~115_combout\ <= NOT \blocks_t~115_combout\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\ALT_INV_rtl~50_combout\ <= NOT \rtl~50_combout\;
\ALT_INV_blocks_t~114_combout\ <= NOT \blocks_t~114_combout\;
\ALT_INV_blocks_t~113_combout\ <= NOT \blocks_t~113_combout\;
\ALT_INV_blocks_t~112_combout\ <= NOT \blocks_t~112_combout\;
\ALT_INV_blocks_t~111_combout\ <= NOT \blocks_t~111_combout\;
\ALT_INV_blocks_t~110_combout\ <= NOT \blocks_t~110_combout\;
\ALT_INV_blocks_t~109_combout\ <= NOT \blocks_t~109_combout\;
\ALT_INV_rtl~49_combout\ <= NOT \rtl~49_combout\;
\ALT_INV_blocks_t~108_combout\ <= NOT \blocks_t~108_combout\;
\ALT_INV_blocks_t~107_combout\ <= NOT \blocks_t~107_combout\;
\ALT_INV_blocks_t~106_combout\ <= NOT \blocks_t~106_combout\;
\ALT_INV_blocks_t~105_combout\ <= NOT \blocks_t~105_combout\;
\ALT_INV_blocks_t~104_combout\ <= NOT \blocks_t~104_combout\;
\ALT_INV_blocks_t~103_combout\ <= NOT \blocks_t~103_combout\;
\ALT_INV_blocks_t~102_combout\ <= NOT \blocks_t~102_combout\;
\ALT_INV_blocks_t~101_combout\ <= NOT \blocks_t~101_combout\;
\ALT_INV_blocks_t~100_combout\ <= NOT \blocks_t~100_combout\;
\ALT_INV_blocks_t~99_combout\ <= NOT \blocks_t~99_combout\;
\ALT_INV_blocks_t~98_combout\ <= NOT \blocks_t~98_combout\;
\ALT_INV_blocks_t~97_combout\ <= NOT \blocks_t~97_combout\;
\ALT_INV_rtl~48_combout\ <= NOT \rtl~48_combout\;
\ALT_INV_blocks_t~96_combout\ <= NOT \blocks_t~96_combout\;
\ALT_INV_blocks_t~95_combout\ <= NOT \blocks_t~95_combout\;
\ALT_INV_blocks_t~94_combout\ <= NOT \blocks_t~94_combout\;
\ALT_INV_blocks_t~93_combout\ <= NOT \blocks_t~93_combout\;
\ALT_INV_rtl~47_combout\ <= NOT \rtl~47_combout\;
\ALT_INV_blocks_t~92_combout\ <= NOT \blocks_t~92_combout\;
\ALT_INV_blocks_t~91_combout\ <= NOT \blocks_t~91_combout\;
\ALT_INV_blocks_t~90_combout\ <= NOT \blocks_t~90_combout\;
\ALT_INV_blocks_t~89_combout\ <= NOT \blocks_t~89_combout\;
\ALT_INV_blocks_t~88_combout\ <= NOT \blocks_t~88_combout\;
\ALT_INV_blocks_t~87_combout\ <= NOT \blocks_t~87_combout\;
\ALT_INV_blocks_t~86_combout\ <= NOT \blocks_t~86_combout\;
\ALT_INV_blocks_t~85_combout\ <= NOT \blocks_t~85_combout\;
\ALT_INV_blocks_t~84_combout\ <= NOT \blocks_t~84_combout\;
\ALT_INV_blocks_t~83_combout\ <= NOT \blocks_t~83_combout\;
\ALT_INV_blocks_t~82_combout\ <= NOT \blocks_t~82_combout\;
\ALT_INV_blocks_t~81_combout\ <= NOT \blocks_t~81_combout\;
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\ALT_INV_rtl~46_combout\ <= NOT \rtl~46_combout\;
\ALT_INV_blocks_t~80_combout\ <= NOT \blocks_t~80_combout\;
\ALT_INV_blocks_t~79_combout\ <= NOT \blocks_t~79_combout\;
\ALT_INV_blocks_t~78_combout\ <= NOT \blocks_t~78_combout\;
\ALT_INV_blocks_t~77_combout\ <= NOT \blocks_t~77_combout\;
\ALT_INV_blocks_t~76_combout\ <= NOT \blocks_t~76_combout\;
\ALT_INV_rtl~45_combout\ <= NOT \rtl~45_combout\;
\ALT_INV_blocks_t~75_combout\ <= NOT \blocks_t~75_combout\;
\ALT_INV_blocks_t~74_combout\ <= NOT \blocks_t~74_combout\;
\ALT_INV_blocks_t~73_combout\ <= NOT \blocks_t~73_combout\;
\ALT_INV_blocks_t~72_combout\ <= NOT \blocks_t~72_combout\;
\ALT_INV_blocks_t~71_combout\ <= NOT \blocks_t~71_combout\;
\ALT_INV_blocks_t~70_combout\ <= NOT \blocks_t~70_combout\;
\ALT_INV_rtl~44_combout\ <= NOT \rtl~44_combout\;
\ALT_INV_blocks_t~69_combout\ <= NOT \blocks_t~69_combout\;
\ALT_INV_blocks_t~68_combout\ <= NOT \blocks_t~68_combout\;
\ALT_INV_blocks_t~67_combout\ <= NOT \blocks_t~67_combout\;
\ALT_INV_blocks_t~66_combout\ <= NOT \blocks_t~66_combout\;
\ALT_INV_blocks_t~65_combout\ <= NOT \blocks_t~65_combout\;
\ALT_INV_blocks_t~64_combout\ <= NOT \blocks_t~64_combout\;
\ALT_INV_blocks_t~63_combout\ <= NOT \blocks_t~63_combout\;
\ALT_INV_blocks_t~62_combout\ <= NOT \blocks_t~62_combout\;
\ALT_INV_blocks_t~61_combout\ <= NOT \blocks_t~61_combout\;
\ALT_INV_blocks_t~60_combout\ <= NOT \blocks_t~60_combout\;
\ALT_INV_rtl~43_combout\ <= NOT \rtl~43_combout\;
\ALT_INV_blocks_t~59_combout\ <= NOT \blocks_t~59_combout\;
\ALT_INV_blocks_t~58_combout\ <= NOT \blocks_t~58_combout\;
\ALT_INV_blocks_t~57_combout\ <= NOT \blocks_t~57_combout\;
\ALT_INV_blocks_t~56_combout\ <= NOT \blocks_t~56_combout\;
\ALT_INV_blocks_t~55_combout\ <= NOT \blocks_t~55_combout\;
\ALT_INV_blocks_t~54_combout\ <= NOT \blocks_t~54_combout\;
\ALT_INV_blocks_t~53_combout\ <= NOT \blocks_t~53_combout\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_Add22~1_combout\ <= NOT \Add22~1_combout\;
\ALT_INV_Add20~3_combout\ <= NOT \Add20~3_combout\;
\ALT_INV_Add22~0_combout\ <= NOT \Add22~0_combout\;
\ALT_INV_Add20~2_combout\ <= NOT \Add20~2_combout\;
\ALT_INV_rtl~42_combout\ <= NOT \rtl~42_combout\;
\ALT_INV_blocks_t~52_combout\ <= NOT \blocks_t~52_combout\;
\ALT_INV_blocks_t~51_combout\ <= NOT \blocks_t~51_combout\;
\ALT_INV_blocks_t~50_combout\ <= NOT \blocks_t~50_combout\;
\ALT_INV_blocks_t~49_combout\ <= NOT \blocks_t~49_combout\;
\ALT_INV_blocks_t~48_combout\ <= NOT \blocks_t~48_combout\;
\ALT_INV_blocks_t~47_combout\ <= NOT \blocks_t~47_combout\;
\ALT_INV_blocks_t~46_combout\ <= NOT \blocks_t~46_combout\;
\ALT_INV_blocks_t~45_combout\ <= NOT \blocks_t~45_combout\;
\ALT_INV_blocks_t~44_combout\ <= NOT \blocks_t~44_combout\;
\ALT_INV_blocks_t~43_combout\ <= NOT \blocks_t~43_combout\;
\ALT_INV_blocks_t~42_combout\ <= NOT \blocks_t~42_combout\;
\ALT_INV_blocks_t~41_combout\ <= NOT \blocks_t~41_combout\;
\ALT_INV_rtl~41_combout\ <= NOT \rtl~41_combout\;
\ALT_INV_blocks_t~40_combout\ <= NOT \blocks_t~40_combout\;
\ALT_INV_blocks_t~39_combout\ <= NOT \blocks_t~39_combout\;
\ALT_INV_blocks_t~38_combout\ <= NOT \blocks_t~38_combout\;
\ALT_INV_blocks_t~37_combout\ <= NOT \blocks_t~37_combout\;
\ALT_INV_blocks_t~36_combout\ <= NOT \blocks_t~36_combout\;
\ALT_INV_blocks_t~35_combout\ <= NOT \blocks_t~35_combout\;
\ALT_INV_blocks_t~34_combout\ <= NOT \blocks_t~34_combout\;
\ALT_INV_blocks_t~33_combout\ <= NOT \blocks_t~33_combout\;
\ALT_INV_blocks_t~32_combout\ <= NOT \blocks_t~32_combout\;
\ALT_INV_blocks_t~31_combout\ <= NOT \blocks_t~31_combout\;
\ALT_INV_blocks_t~30_combout\ <= NOT \blocks_t~30_combout\;
\ALT_INV_blocks_t~29_combout\ <= NOT \blocks_t~29_combout\;
\ALT_INV_blocks_t~28_combout\ <= NOT \blocks_t~28_combout\;
\ALT_INV_blocks_t~27_combout\ <= NOT \blocks_t~27_combout\;
\ALT_INV_blocks_t~26_combout\ <= NOT \blocks_t~26_combout\;
\ALT_INV_rtl~40_combout\ <= NOT \rtl~40_combout\;
\ALT_INV_blocks_t~25_combout\ <= NOT \blocks_t~25_combout\;
\ALT_INV_blocks_t~24_combout\ <= NOT \blocks_t~24_combout\;
\ALT_INV_blocks_t~23_combout\ <= NOT \blocks_t~23_combout\;
\ALT_INV_blocks_t~22_combout\ <= NOT \blocks_t~22_combout\;
\ALT_INV_blocks_t~21_combout\ <= NOT \blocks_t~21_combout\;
\ALT_INV_blocks_t~20_combout\ <= NOT \blocks_t~20_combout\;
\ALT_INV_blocks_t~19_combout\ <= NOT \blocks_t~19_combout\;
\ALT_INV_rtl~39_combout\ <= NOT \rtl~39_combout\;
\ALT_INV_Add20~1_combout\ <= NOT \Add20~1_combout\;
\ALT_INV_blocks_t~18_combout\ <= NOT \blocks_t~18_combout\;
\ALT_INV_blocks_t~17_combout\ <= NOT \blocks_t~17_combout\;
\ALT_INV_find_block_index~3_combout\ <= NOT \find_block_index~3_combout\;
\ALT_INV_blocks_t~16_combout\ <= NOT \blocks_t~16_combout\;
\ALT_INV_blocks_t~15_combout\ <= NOT \blocks_t~15_combout\;
\ALT_INV_blocks_t~14_combout\ <= NOT \blocks_t~14_combout\;
\ALT_INV_blocks_t~13_combout\ <= NOT \blocks_t~13_combout\;
\ALT_INV_blocks_t~12_combout\ <= NOT \blocks_t~12_combout\;
\ALT_INV_blocks_t~11_combout\ <= NOT \blocks_t~11_combout\;
\ALT_INV_blocks_t~10_combout\ <= NOT \blocks_t~10_combout\;
\ALT_INV_blocks_t~9_combout\ <= NOT \blocks_t~9_combout\;
\ALT_INV_blocks_t~8_combout\ <= NOT \blocks_t~8_combout\;
\ALT_INV_blocks_t~7_combout\ <= NOT \blocks_t~7_combout\;
\ALT_INV_blocks_t~6_combout\ <= NOT \blocks_t~6_combout\;
\ALT_INV_blocks_t~5_combout\ <= NOT \blocks_t~5_combout\;
\ALT_INV_blocks_t~4_combout\ <= NOT \blocks_t~4_combout\;
\ALT_INV_blocks_t~3_combout\ <= NOT \blocks_t~3_combout\;
\ALT_INV_blocks_t~2_combout\ <= NOT \blocks_t~2_combout\;
\ALT_INV_blocks_t~1_combout\ <= NOT \blocks_t~1_combout\;
\ALT_INV_Equal4~1_combout\ <= NOT \Equal4~1_combout\;
\ALT_INV_Equal4~0_combout\ <= NOT \Equal4~0_combout\;
\ALT_INV_find_block_index~2_combout\ <= NOT \find_block_index~2_combout\;
\ALT_INV_Add2~2_combout\ <= NOT \Add2~2_combout\;
\ALT_INV_Mux0~19_combout\ <= NOT \Mux0~19_combout\;
\ALT_INV_Mux0~18_combout\ <= NOT \Mux0~18_combout\;
\ALT_INV_Mux0~17_combout\ <= NOT \Mux0~17_combout\;
\ALT_INV_Mux0~16_combout\ <= NOT \Mux0~16_combout\;
\ALT_INV_Mux0~15_combout\ <= NOT \Mux0~15_combout\;
\ALT_INV_Mux0~14_combout\ <= NOT \Mux0~14_combout\;
\ALT_INV_Mux0~13_combout\ <= NOT \Mux0~13_combout\;
\ALT_INV_Mux0~12_combout\ <= NOT \Mux0~12_combout\;
\ALT_INV_Mux0~11_combout\ <= NOT \Mux0~11_combout\;
\ALT_INV_Mux0~10_combout\ <= NOT \Mux0~10_combout\;
\ALT_INV_Mux0~9_combout\ <= NOT \Mux0~9_combout\;
\ALT_INV_Mux0~8_combout\ <= NOT \Mux0~8_combout\;
\ALT_INV_Mux0~7_combout\ <= NOT \Mux0~7_combout\;
\ALT_INV_Mux0~6_combout\ <= NOT \Mux0~6_combout\;
\ALT_INV_Mux0~5_combout\ <= NOT \Mux0~5_combout\;
\ALT_INV_Mux0~4_combout\ <= NOT \Mux0~4_combout\;
\ALT_INV_Mux0~3_combout\ <= NOT \Mux0~3_combout\;
\ALT_INV_Mux0~2_combout\ <= NOT \Mux0~2_combout\;
\ALT_INV_Mux0~1_combout\ <= NOT \Mux0~1_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_Add2~1_combout\ <= NOT \Add2~1_combout\;
\ALT_INV_Add2~0_combout\ <= NOT \Add2~0_combout\;
\ALT_INV_blocks_t~0_combout\ <= NOT \blocks_t~0_combout\;
\ALT_INV_Equal6~1_combout\ <= NOT \Equal6~1_combout\;
\ALT_INV_Equal6~0_combout\ <= NOT \Equal6~0_combout\;
\ALT_INV_find_block_index~1_combout\ <= NOT \find_block_index~1_combout\;
\ALT_INV_find_block_index~0_combout\ <= NOT \find_block_index~0_combout\;
\ALT_INV_Add6~2_combout\ <= NOT \Add6~2_combout\;
\ALT_INV_Mux1~19_combout\ <= NOT \Mux1~19_combout\;
\ALT_INV_Mux1~18_combout\ <= NOT \Mux1~18_combout\;
\ALT_INV_Mux1~17_combout\ <= NOT \Mux1~17_combout\;
\ALT_INV_Mux1~16_combout\ <= NOT \Mux1~16_combout\;
\ALT_INV_Mux1~15_combout\ <= NOT \Mux1~15_combout\;
\ALT_INV_Mux1~14_combout\ <= NOT \Mux1~14_combout\;
\ALT_INV_Mux1~13_combout\ <= NOT \Mux1~13_combout\;
\ALT_INV_Mux1~12_combout\ <= NOT \Mux1~12_combout\;
\ALT_INV_Mux1~11_combout\ <= NOT \Mux1~11_combout\;
\ALT_INV_Mux1~10_combout\ <= NOT \Mux1~10_combout\;
\ALT_INV_Mux1~9_combout\ <= NOT \Mux1~9_combout\;
\ALT_INV_Mux1~8_combout\ <= NOT \Mux1~8_combout\;
\ALT_INV_Mux1~7_combout\ <= NOT \Mux1~7_combout\;
\ALT_INV_Mux1~6_combout\ <= NOT \Mux1~6_combout\;
\ALT_INV_Mux1~5_combout\ <= NOT \Mux1~5_combout\;
\ALT_INV_Mux1~4_combout\ <= NOT \Mux1~4_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_Add6~1_combout\ <= NOT \Add6~1_combout\;
\ALT_INV_Add6~0_combout\ <= NOT \Add6~0_combout\;
\ALT_INV_ball_col_up~q\ <= NOT \ball_col_up~q\;
\ALT_INV_Add20~0_combout\ <= NOT \Add20~0_combout\;
\ALT_INV_ball_row_up~q\ <= NOT \ball_row_up~q\;
\ALT_INV_Update_Game~0_combout\ <= NOT \Update_Game~0_combout\;
\ALT_INV_Equal3~6_combout\ <= NOT \Equal3~6_combout\;
\ALT_INV_Equal3~5_combout\ <= NOT \Equal3~5_combout\;
\ALT_INV_Equal3~4_combout\ <= NOT \Equal3~4_combout\;
\ALT_INV_Equal3~3_combout\ <= NOT \Equal3~3_combout\;
\ALT_INV_Equal3~2_combout\ <= NOT \Equal3~2_combout\;
\ALT_INV_Equal3~1_combout\ <= NOT \Equal3~1_combout\;
\ALT_INV_Equal3~0_combout\ <= NOT \Equal3~0_combout\;
\ALT_INV_Equal2~6_combout\ <= NOT \Equal2~6_combout\;
\ALT_INV_Equal2~5_combout\ <= NOT \Equal2~5_combout\;
\ALT_INV_Equal2~4_combout\ <= NOT \Equal2~4_combout\;
\ALT_INV_Equal2~3_combout\ <= NOT \Equal2~3_combout\;
\ALT_INV_Equal2~2_combout\ <= NOT \Equal2~2_combout\;
\ALT_INV_Equal2~1_combout\ <= NOT \Equal2~1_combout\;
\ALT_INV_Equal2~0_combout\ <= NOT \Equal2~0_combout\;
\VGA_Generator|ALT_INV_Add2~1_combout\ <= NOT \VGA_Generator|Add2~1_combout\;
\VGA_Generator|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|Add1~2_combout\;
\VGA_Generator|ALT_INV_Add0~0_combout\ <= NOT \VGA_Generator|Add0~0_combout\;
\VGA_Generator|ALT_INV_Add2~0_combout\ <= NOT \VGA_Generator|Add2~0_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(1) <= NOT \VGA_Generator|reg1|dffs\(1);
\VGA_Generator|reg1|ALT_INV_dffs\(2) <= NOT \VGA_Generator|reg1|dffs\(2);
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[4]~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\ <= NOT \VGA_Generator|Text_Generator|Equal1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~0_combout\;
\ALT_INV_rtl~54_combout\ <= NOT \rtl~54_combout\;
\ALT_INV_rtl~75_combout\ <= NOT \rtl~75_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan35~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~9_combout\ <= NOT \VGA_Generator|VGA|column[4]~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~0_combout\;
ALT_INV_life(0) <= NOT life(0);
ALT_INV_life(1) <= NOT life(1);
ALT_INV_life(2) <= NOT life(2);
\VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|Text_Generator|Equal0~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|Text_Generator|Equal0~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ <= NOT \VGA_Generator|VGA|LessThan8~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ <= NOT \VGA_Generator|VGA|LessThan8~0_combout\;
\VGA_Generator|ALT_INV_b[7]~2_combout\ <= NOT \VGA_Generator|b[7]~2_combout\;
\ALT_INV_Add17~13_sumout\ <= NOT \Add17~13_sumout\;
\ALT_INV_Add17~9_sumout\ <= NOT \Add17~9_sumout\;
\ALT_INV_Add24~9_sumout\ <= NOT \Add24~9_sumout\;
\ALT_INV_Add24~5_sumout\ <= NOT \Add24~5_sumout\;
\ALT_INV_Add17~5_sumout\ <= NOT \Add17~5_sumout\;
\ALT_INV_Add24~1_sumout\ <= NOT \Add24~1_sumout\;
\ALT_INV_Add17~1_sumout\ <= NOT \Add17~1_sumout\;
ALT_INV_score(0) <= NOT score(0);
\ALT_INV_rtl~69_combout\ <= NOT \rtl~69_combout\;
\ALT_INV_Mult0~28\ <= NOT \Mult0~28\;
\ALT_INV_Mult0~27\ <= NOT \Mult0~27\;
\ALT_INV_Mult0~26\ <= NOT \Mult0~26\;
\ALT_INV_Mult0~25\ <= NOT \Mult0~25\;
\ALT_INV_Mult0~24\ <= NOT \Mult0~24\;
\ALT_INV_Mult0~23\ <= NOT \Mult0~23\;
\ALT_INV_Mult0~22\ <= NOT \Mult0~22\;
\ALT_INV_Mult0~21\ <= NOT \Mult0~21\;
\ALT_INV_Mult0~20\ <= NOT \Mult0~20\;
\ALT_INV_Mult0~19\ <= NOT \Mult0~19\;
\ALT_INV_Mult0~18\ <= NOT \Mult0~18\;
\ALT_INV_Mult0~17\ <= NOT \Mult0~17\;
\ALT_INV_Mult0~16\ <= NOT \Mult0~16\;
\ALT_INV_Mult0~15\ <= NOT \Mult0~15\;
\ALT_INV_Mult0~14\ <= NOT \Mult0~14\;
\ALT_INV_Mult0~13\ <= NOT \Mult0~13\;
\ALT_INV_Mult0~12\ <= NOT \Mult0~12\;
\ALT_INV_Mult0~11\ <= NOT \Mult0~11\;
\ALT_INV_Mult0~10\ <= NOT \Mult0~10\;
\ALT_INV_Mult0~9\ <= NOT \Mult0~9\;
\ALT_INV_Mult0~8_resulta\ <= NOT \Mult0~8_resulta\;
\VGA_Generator|ALT_INV_b[0]~1_combout\ <= NOT \VGA_Generator|b[0]~1_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg3|dffs\(0);
\VGA_Generator|ALT_INV_g[7]~2_combout\ <= NOT \VGA_Generator|g[7]~2_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(15) <= NOT \VGA_Generator|reg3|dffs\(15);
\VGA_Generator|ALT_INV_g[0]~1_combout\ <= NOT \VGA_Generator|g[0]~1_combout\;
\VGA_Generator|ALT_INV_g~0_combout\ <= NOT \VGA_Generator|g~0_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(10) <= NOT \VGA_Generator|reg3|dffs\(10);
\VGA_Generator|ALT_INV_r[7]~4_combout\ <= NOT \VGA_Generator|r[7]~4_combout\;
\VGA_Generator|ALT_INV_r[7]~3_combout\ <= NOT \VGA_Generator|r[7]~3_combout\;
\VGA_Generator|ALT_INV_r[0]~2_combout\ <= NOT \VGA_Generator|r[0]~2_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~1_combout\ <= NOT \VGA_Generator|VGA|blanking~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|VGA|LessThan3~0_combout\;
\VGA_Generator|ALT_INV_b[7]~0_combout\ <= NOT \VGA_Generator|b[7]~0_combout\;
\VGA_Generator|ALT_INV_r~1_combout\ <= NOT \VGA_Generator|r~1_combout\;
\VGA_Generator|ALT_INV_Output_RGB~8_combout\ <= NOT \VGA_Generator|Output_RGB~8_combout\;
\VGA_Generator|ALT_INV_Output_RGB~7_combout\ <= NOT \VGA_Generator|Output_RGB~7_combout\;
\VGA_Generator|VGA|ALT_INV_row[3]~1_combout\ <= NOT \VGA_Generator|VGA|row[3]~1_combout\;
\VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ <= NOT \VGA_Generator|VGA|row[4]~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB~6_combout\ <= NOT \VGA_Generator|Output_RGB~6_combout\;
\VGA_Generator|ALT_INV_Output_RGB~5_combout\ <= NOT \VGA_Generator|Output_RGB~5_combout\;
\VGA_Generator|ALT_INV_Output_RGB~4_combout\ <= NOT \VGA_Generator|Output_RGB~4_combout\;
\VGA_Generator|ALT_INV_Output_RGB~3_combout\ <= NOT \VGA_Generator|Output_RGB~3_combout\;
\VGA_Generator|ALT_INV_Output_RGB~2_combout\ <= NOT \VGA_Generator|Output_RGB~2_combout\;
\VGA_Generator|ALT_INV_Output_RGB~1_combout\ <= NOT \VGA_Generator|Output_RGB~1_combout\;
\VGA_Generator|ALT_INV_Equal9~0_combout\ <= NOT \VGA_Generator|Equal9~0_combout\;
\VGA_Generator|ALT_INV_LessThan10~3_combout\ <= NOT \VGA_Generator|LessThan10~3_combout\;
\VGA_Generator|ALT_INV_LessThan10~2_combout\ <= NOT \VGA_Generator|LessThan10~2_combout\;
\VGA_Generator|ALT_INV_LessThan11~0_combout\ <= NOT \VGA_Generator|LessThan11~0_combout\;
\VGA_Generator|ALT_INV_LessThan10~1_combout\ <= NOT \VGA_Generator|LessThan10~1_combout\;
\VGA_Generator|ALT_INV_LessThan10~0_combout\ <= NOT \VGA_Generator|LessThan10~0_combout\;
ALT_INV_paddle_col(0) <= NOT paddle_col(0);
ALT_INV_paddle_col(1) <= NOT paddle_col(1);
ALT_INV_paddle_col(2) <= NOT paddle_col(2);
ALT_INV_paddle_col(3) <= NOT paddle_col(3);
\VGA_Generator|ALT_INV_Add4~0_combout\ <= NOT \VGA_Generator|Add4~0_combout\;
ALT_INV_paddle_col(4) <= NOT paddle_col(4);
ALT_INV_paddle_col(5) <= NOT paddle_col(5);
ALT_INV_paddle_col(6) <= NOT paddle_col(6);
\VGA_Generator|ALT_INV_Output_RGB~0_combout\ <= NOT \VGA_Generator|Output_RGB~0_combout\;
\VGA_Generator|ALT_INV_LessThan4~0_combout\ <= NOT \VGA_Generator|LessThan4~0_combout\;
\VGA_Generator|ALT_INV_r~0_combout\ <= NOT \VGA_Generator|r~0_combout\;
\VGA_Generator|ALT_INV_Equal10~0_combout\ <= NOT \VGA_Generator|Equal10~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~8_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~7_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~7_combout\;
\VGA_Generator|ALT_INV_LessThan9~0_combout\ <= NOT \VGA_Generator|LessThan9~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~6_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~6_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~5_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~5_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~4_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~4_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~3_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~3_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~2_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~2_combout\;
\VGA_Generator|ALT_INV_LessThan0~1_combout\ <= NOT \VGA_Generator|LessThan0~1_combout\;
\VGA_Generator|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|LessThan0~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[2]~8_combout\ <= NOT \VGA_Generator|VGA|column[2]~8_combout\;
\VGA_Generator|VGA|ALT_INV_column[3]~7_combout\ <= NOT \VGA_Generator|VGA|column[3]~7_combout\;
\VGA_Generator|VGA|ALT_INV_column[5]~6_combout\ <= NOT \VGA_Generator|VGA|column[5]~6_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~3_combout\ <= NOT \VGA_Generator|VGA|Add1~3_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~5_combout\ <= NOT \VGA_Generator|VGA|column[4]~5_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~1_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~1_combout\;
\VGA_Generator|VGA|ALT_INV_column[9]~4_combout\ <= NOT \VGA_Generator|VGA|column[9]~4_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|VGA|LessThan2~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[8]~3_combout\ <= NOT \VGA_Generator|VGA|column[8]~3_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|VGA|Add1~2_combout\;
\VGA_Generator|VGA|ALT_INV_column[7]~2_combout\ <= NOT \VGA_Generator|VGA|column[7]~2_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|VGA|Add1~1_combout\;
\ALT_INV_rtl~74_combout\ <= NOT \rtl~74_combout\;
\VGA_Generator|VGA|ALT_INV_column[6]~1_combout\ <= NOT \VGA_Generator|VGA|column[6]~1_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|VGA|Add1~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[2]~0_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[2]~0_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~0_combout\ <= NOT \VGA_Generator|VGA|blanking~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ <= NOT \VGA_Generator|VGA|LessThan1~2_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ <= NOT \VGA_Generator|VGA|LessThan1~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|VGA|LessThan0~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ <= NOT \VGA_Generator|VGA|LessThan9~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|VGA|LessThan1~0_combout\;
\VGA_Generator|ALT_INV_Mux0~19_combout\ <= NOT \VGA_Generator|Mux0~19_combout\;
\VGA_Generator|ALT_INV_Mux0~18_combout\ <= NOT \VGA_Generator|Mux0~18_combout\;
\VGA_Generator|ALT_INV_Mux0~17_combout\ <= NOT \VGA_Generator|Mux0~17_combout\;
\VGA_Generator|ALT_INV_Mux0~16_combout\ <= NOT \VGA_Generator|Mux0~16_combout\;
\VGA_Generator|ALT_INV_Mux0~15_combout\ <= NOT \VGA_Generator|Mux0~15_combout\;
\VGA_Generator|ALT_INV_Mux0~14_combout\ <= NOT \VGA_Generator|Mux0~14_combout\;
\VGA_Generator|ALT_INV_Mux0~13_combout\ <= NOT \VGA_Generator|Mux0~13_combout\;
\VGA_Generator|ALT_INV_Mux0~12_combout\ <= NOT \VGA_Generator|Mux0~12_combout\;
\VGA_Generator|ALT_INV_Mux0~11_combout\ <= NOT \VGA_Generator|Mux0~11_combout\;
\VGA_Generator|ALT_INV_Mux0~10_combout\ <= NOT \VGA_Generator|Mux0~10_combout\;
\VGA_Generator|ALT_INV_Mux0~9_combout\ <= NOT \VGA_Generator|Mux0~9_combout\;
\VGA_Generator|ALT_INV_Mux0~8_combout\ <= NOT \VGA_Generator|Mux0~8_combout\;
\VGA_Generator|ALT_INV_Mux0~7_combout\ <= NOT \VGA_Generator|Mux0~7_combout\;
\VGA_Generator|ALT_INV_Mux0~6_combout\ <= NOT \VGA_Generator|Mux0~6_combout\;
\VGA_Generator|ALT_INV_Mux0~5_combout\ <= NOT \VGA_Generator|Mux0~5_combout\;
\VGA_Generator|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|Mux0~4_combout\;
\VGA_Generator|ALT_INV_Mux0~3_combout\ <= NOT \VGA_Generator|Mux0~3_combout\;
\VGA_Generator|ALT_INV_Mux0~2_combout\ <= NOT \VGA_Generator|Mux0~2_combout\;
\VGA_Generator|ALT_INV_Mux0~1_combout\ <= NOT \VGA_Generator|Mux0~1_combout\;
\VGA_Generator|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|Mux0~0_combout\;
\VGA_Generator|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|Add1~1_combout\;
\VGA_Generator|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|Add1~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[5]~0_combout\ <= NOT \VGA_Generator|VGA|column[5]~0_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(16) <= NOT \VGA_Generator|reg3|dffs\(16);
\VGA_Generator|ALT_INV_b[7]~3_combout\ <= NOT \VGA_Generator|b[7]~3_combout\;
\ALT_INV_blocks_t~293_combout\ <= NOT \blocks_t~293_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux32~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux32~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~2_combout\;
\ALT_INV_rtl~82_combout\ <= NOT \rtl~82_combout\;
\ALT_INV_score_accumulator~34_combout\ <= NOT \score_accumulator~34_combout\;
\ALT_INV_score_accumulator~30_combout\ <= NOT \score_accumulator~30_combout\;
\ALT_INV_Add24~25_sumout\ <= NOT \Add24~25_sumout\;
\ALT_INV_Add17~25_sumout\ <= NOT \Add17~25_sumout\;
\ALT_INV_Add24~21_sumout\ <= NOT \Add24~21_sumout\;
\ALT_INV_Add17~21_sumout\ <= NOT \Add17~21_sumout\;
\ALT_INV_Add24~17_sumout\ <= NOT \Add24~17_sumout\;
\ALT_INV_Add17~17_sumout\ <= NOT \Add17~17_sumout\;
\ALT_INV_Add24~13_sumout\ <= NOT \Add24~13_sumout\;
\ALT_INV_Add27~29_sumout\ <= NOT \Add27~29_sumout\;
\ALT_INV_Add27~25_sumout\ <= NOT \Add27~25_sumout\;
\ALT_INV_Add27~21_sumout\ <= NOT \Add27~21_sumout\;
\ALT_INV_Add27~17_sumout\ <= NOT \Add27~17_sumout\;
\ALT_INV_Add27~13_sumout\ <= NOT \Add27~13_sumout\;
\ALT_INV_Add27~9_sumout\ <= NOT \Add27~9_sumout\;
\ALT_INV_Add27~5_sumout\ <= NOT \Add27~5_sumout\;
\ALT_INV_Add27~1_sumout\ <= NOT \Add27~1_sumout\;
\ALT_INV_Add25~25_sumout\ <= NOT \Add25~25_sumout\;
\ALT_INV_Add25~21_sumout\ <= NOT \Add25~21_sumout\;
\ALT_INV_Add25~17_sumout\ <= NOT \Add25~17_sumout\;
\ALT_INV_Add25~13_sumout\ <= NOT \Add25~13_sumout\;
\ALT_INV_Add25~9_sumout\ <= NOT \Add25~9_sumout\;
\ALT_INV_Add25~5_sumout\ <= NOT \Add25~5_sumout\;
\ALT_INV_Add25~1_sumout\ <= NOT \Add25~1_sumout\;
\ALT_INV_Add26~21_sumout\ <= NOT \Add26~21_sumout\;
\ALT_INV_Add26~17_sumout\ <= NOT \Add26~17_sumout\;
\ALT_INV_Add26~13_sumout\ <= NOT \Add26~13_sumout\;
\ALT_INV_Add26~9_sumout\ <= NOT \Add26~9_sumout\;
\ALT_INV_Add26~5_sumout\ <= NOT \Add26~5_sumout\;
\ALT_INV_Add26~1_sumout\ <= NOT \Add26~1_sumout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\;
ALT_INV_score(1) <= NOT score(1);
ALT_INV_score(2) <= NOT score(2);
ALT_INV_score(3) <= NOT score(3);
ALT_INV_score(14) <= NOT score(14);
ALT_INV_score(15) <= NOT score(15);
ALT_INV_score(13) <= NOT score(13);
ALT_INV_score(12) <= NOT score(12);
ALT_INV_score(11) <= NOT score(11);
ALT_INV_score(10) <= NOT score(10);
ALT_INV_score(9) <= NOT score(9);
ALT_INV_score(8) <= NOT score(8);
ALT_INV_score(7) <= NOT score(7);
ALT_INV_score(6) <= NOT score(6);
ALT_INV_score(5) <= NOT score(5);
ALT_INV_score(4) <= NOT score(4);
\reg_message_id|ALT_INV_dffs\(2) <= NOT \reg_message_id|dffs\(2);
\reg_message_id|ALT_INV_dffs\(0) <= NOT \reg_message_id|dffs\(0);
\reg_message_id|ALT_INV_dffs\(1) <= NOT \reg_message_id|dffs\(1);
\ALT_INV_rtl~4_combout\ <= NOT \rtl~4_combout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita1~sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita0~sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita3~sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita2~sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita5~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita5~sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita4~sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\counter_ball_row|auto_generated|ALT_INV_counter_comb_bita6~sumout\ <= NOT \counter_ball_row|auto_generated|counter_comb_bita6~sumout\;
\ALT_INV_Add30~21_sumout\ <= NOT \Add30~21_sumout\;
\ALT_INV_Add30~13_sumout\ <= NOT \Add30~13_sumout\;
\ALT_INV_Add30~5_sumout\ <= NOT \Add30~5_sumout\;
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(16);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(17);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(18);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(19);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(21);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(22);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(23);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(24);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(25);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(14);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(15);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(20);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(10);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(11);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(12);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(13);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(8);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(9);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(3);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(4);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(5);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(6);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(7);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(0);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(1);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(2);
\ALT_INV_Add13~21_sumout\ <= NOT \Add13~21_sumout\;
\ALT_INV_Add13~17_sumout\ <= NOT \Add13~17_sumout\;
\ALT_INV_Add13~13_sumout\ <= NOT \Add13~13_sumout\;
\ALT_INV_Add13~9_sumout\ <= NOT \Add13~9_sumout\;
\ALT_INV_Add13~5_sumout\ <= NOT \Add13~5_sumout\;
\ALT_INV_Add13~1_sumout\ <= NOT \Add13~1_sumout\;
\ALT_INV_Add18~21_sumout\ <= NOT \Add18~21_sumout\;
\ALT_INV_Add18~17_sumout\ <= NOT \Add18~17_sumout\;
\ALT_INV_Add18~13_sumout\ <= NOT \Add18~13_sumout\;
\ALT_INV_Add18~9_sumout\ <= NOT \Add18~9_sumout\;
\ALT_INV_Add18~5_sumout\ <= NOT \Add18~5_sumout\;
\ALT_INV_Add18~1_sumout\ <= NOT \Add18~1_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add3~13_sumout\ <= NOT \Add3~13_sumout\;
\ALT_INV_Add3~9_sumout\ <= NOT \Add3~9_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_Add3~5_sumout\ <= NOT \Add3~5_sumout\;
\ALT_INV_Add3~1_sumout\ <= NOT \Add3~1_sumout\;
\ALT_INV_Add4~21_sumout\ <= NOT \Add4~21_sumout\;
\ALT_INV_Add4~17_sumout\ <= NOT \Add4~17_sumout\;
\ALT_INV_Add8~13_sumout\ <= NOT \Add8~13_sumout\;
\ALT_INV_Add8~9_sumout\ <= NOT \Add8~9_sumout\;
\ALT_INV_Add4~13_sumout\ <= NOT \Add4~13_sumout\;
\ALT_INV_Add4~9_sumout\ <= NOT \Add4~9_sumout\;
\ALT_INV_Add4~5_sumout\ <= NOT \Add4~5_sumout\;
\ALT_INV_Add4~1_sumout\ <= NOT \Add4~1_sumout\;
\ALT_INV_Add8~5_sumout\ <= NOT \Add8~5_sumout\;
\ALT_INV_Add8~1_sumout\ <= NOT \Add8~1_sumout\;
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(16);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(17);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(18);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(19);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(21);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(22);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(23);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(24);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(25);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(14);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(15);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(20);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(10);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(11);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(12);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(13);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(8);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(9);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(3);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(4);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(5);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(6);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(7);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(0);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(1);
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit\(2);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(16);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(17);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(18);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(19);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(21);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(22);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(23);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(24);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(25);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(14);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(15);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(20);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(10);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(11);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(12);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(13);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(8);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(9);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(3);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(4);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(5);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(6);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(7);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(0);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(1);
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit\(2);
\VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~4_combout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(1);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(0);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(4);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(2);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(6);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(0);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(3);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(1);
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_ball_col|auto_generated|counter_reg_bit\(5);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(3);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(2);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(5);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(4);
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_ball_row|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ <= NOT \VGA_Generator|VGA|Add0~37_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ <= NOT \VGA_Generator|VGA|Add0~33_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ <= NOT \VGA_Generator|VGA|Add0~29_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ <= NOT \VGA_Generator|VGA|Add0~25_sumout\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ <= NOT \VGA_Generator|VGA|Add0~21_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ <= NOT \VGA_Generator|VGA|Add0~17_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ <= NOT \VGA_Generator|VGA|Add0~13_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ <= NOT \VGA_Generator|VGA|Add0~9_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ <= NOT \VGA_Generator|VGA|Add0~5_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ <= NOT \VGA_Generator|VGA|Add0~1_sumout\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5);
ALT_INV_blocks(28) <= NOT blocks(28);
ALT_INV_blocks(29) <= NOT blocks(29);
ALT_INV_blocks(30) <= NOT blocks(30);
ALT_INV_blocks(31) <= NOT blocks(31);
ALT_INV_blocks(24) <= NOT blocks(24);
ALT_INV_blocks(25) <= NOT blocks(25);
ALT_INV_blocks(26) <= NOT blocks(26);
ALT_INV_blocks(27) <= NOT blocks(27);
ALT_INV_blocks(56) <= NOT blocks(56);
ALT_INV_blocks(57) <= NOT blocks(57);
ALT_INV_blocks(58) <= NOT blocks(58);
ALT_INV_blocks(59) <= NOT blocks(59);
ALT_INV_blocks(52) <= NOT blocks(52);
ALT_INV_blocks(53) <= NOT blocks(53);
ALT_INV_blocks(54) <= NOT blocks(54);
ALT_INV_blocks(55) <= NOT blocks(55);
ALT_INV_blocks(48) <= NOT blocks(48);
ALT_INV_blocks(49) <= NOT blocks(49);
ALT_INV_blocks(50) <= NOT blocks(50);
ALT_INV_blocks(51) <= NOT blocks(51);
ALT_INV_blocks(20) <= NOT blocks(20);
ALT_INV_blocks(21) <= NOT blocks(21);
ALT_INV_blocks(22) <= NOT blocks(22);
ALT_INV_blocks(23) <= NOT blocks(23);
ALT_INV_blocks(16) <= NOT blocks(16);
ALT_INV_blocks(17) <= NOT blocks(17);
ALT_INV_blocks(18) <= NOT blocks(18);
ALT_INV_blocks(19) <= NOT blocks(19);
ALT_INV_blocks(44) <= NOT blocks(44);
ALT_INV_blocks(45) <= NOT blocks(45);
ALT_INV_blocks(46) <= NOT blocks(46);
ALT_INV_blocks(47) <= NOT blocks(47);
ALT_INV_blocks(40) <= NOT blocks(40);
ALT_INV_blocks(41) <= NOT blocks(41);
ALT_INV_blocks(42) <= NOT blocks(42);
ALT_INV_blocks(43) <= NOT blocks(43);
ALT_INV_blocks(12) <= NOT blocks(12);
ALT_INV_blocks(13) <= NOT blocks(13);
ALT_INV_blocks(14) <= NOT blocks(14);
ALT_INV_blocks(15) <= NOT blocks(15);
ALT_INV_blocks(8) <= NOT blocks(8);
ALT_INV_blocks(9) <= NOT blocks(9);
ALT_INV_blocks(10) <= NOT blocks(10);
ALT_INV_blocks(11) <= NOT blocks(11);
\VGA_Generator|ALT_INV_Add3~13_sumout\ <= NOT \VGA_Generator|Add3~13_sumout\;
ALT_INV_blocks(36) <= NOT blocks(36);
ALT_INV_blocks(37) <= NOT blocks(37);
ALT_INV_blocks(38) <= NOT blocks(38);
ALT_INV_blocks(39) <= NOT blocks(39);
ALT_INV_blocks(32) <= NOT blocks(32);
ALT_INV_blocks(33) <= NOT blocks(33);
ALT_INV_blocks(34) <= NOT blocks(34);
ALT_INV_blocks(35) <= NOT blocks(35);
ALT_INV_blocks(4) <= NOT blocks(4);
ALT_INV_blocks(5) <= NOT blocks(5);
ALT_INV_blocks(6) <= NOT blocks(6);
ALT_INV_blocks(7) <= NOT blocks(7);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10);
ALT_INV_blocks(0) <= NOT blocks(0);
ALT_INV_blocks(1) <= NOT blocks(1);
ALT_INV_blocks(2) <= NOT blocks(2);
ALT_INV_blocks(3) <= NOT blocks(3);
\VGA_Generator|ALT_INV_Add3~9_sumout\ <= NOT \VGA_Generator|Add3~9_sumout\;
\VGA_Generator|ALT_INV_Add3~5_sumout\ <= NOT \VGA_Generator|Add3~5_sumout\;
\VGA_Generator|ALT_INV_Add3~1_sumout\ <= NOT \VGA_Generator|Add3~1_sumout\;
\VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[16]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[3]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[9]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[13]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\;
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE_q\;
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit[5]~DUPLICATE_q\;
\counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \counter_ball_row_update|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[22]~DUPLICATE_q\ <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit[22]~DUPLICATE_q\;
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[15]~DUPLICATE_q\ <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit[15]~DUPLICATE_q\;
\counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[20]~DUPLICATE_q\ <= NOT \counter_ball_col_update|auto_generated|counter_reg_bit[20]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\;
\counter_ball_col|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\;
\counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ <= NOT \counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\;

-- Location: FF_X7_Y37_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: FF_X7_Y37_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: LABCELL_X7_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111111110000111100101111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LABCELL_X7_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: IOOBUF_X40_Y81_N53
\r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(0));

-- Location: IOOBUF_X38_Y81_N2
\r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(1));

-- Location: IOOBUF_X26_Y81_N59
\r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(2));

-- Location: IOOBUF_X38_Y81_N19
\r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(3));

-- Location: IOOBUF_X36_Y81_N36
\r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(4));

-- Location: IOOBUF_X22_Y81_N19
\r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(5));

-- Location: IOOBUF_X22_Y81_N2
\r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(6));

-- Location: IOOBUF_X26_Y81_N42
\r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[7]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(7));

-- Location: IOOBUF_X4_Y81_N19
\g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(0));

-- Location: IOOBUF_X4_Y81_N2
\g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(1));

-- Location: IOOBUF_X20_Y81_N19
\g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(2));

-- Location: IOOBUF_X6_Y81_N2
\g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(3));

-- Location: IOOBUF_X10_Y81_N59
\g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(4));

-- Location: IOOBUF_X10_Y81_N42
\g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(5));

-- Location: IOOBUF_X18_Y81_N42
\g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(6));

-- Location: IOOBUF_X18_Y81_N59
\g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[7]~2_combout\,
	devoe => ww_devoe,
	o => ww_g(7));

-- Location: IOOBUF_X40_Y81_N36
\b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(0));

-- Location: IOOBUF_X28_Y81_N19
\b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(1));

-- Location: IOOBUF_X20_Y81_N2
\b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(2));

-- Location: IOOBUF_X36_Y81_N19
\b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(3));

-- Location: IOOBUF_X28_Y81_N2
\b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(4));

-- Location: IOOBUF_X36_Y81_N2
\b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(5));

-- Location: IOOBUF_X40_Y81_N19
\b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(6));

-- Location: IOOBUF_X32_Y81_N19
\b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[7]~2_combout\,
	devoe => ww_devoe,
	o => ww_b(7));

-- Location: IOOBUF_X36_Y81_N53
\hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	devoe => ww_devoe,
	o => ww_hsync);

-- Location: IOOBUF_X34_Y81_N42
\vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	devoe => ww_devoe,
	o => ww_vsync);

-- Location: IOOBUF_X38_Y81_N36
\clock_vga~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clock~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_clock_vga);

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G5
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X12_Y41_N0
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X12_Y41_N36
\VGA_Generator|VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~1_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|Equal0~1_combout\);

-- Location: LABCELL_X12_Y41_N51
\VGA_Generator|VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~0_combout\ = (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|Equal0~0_combout\);

-- Location: LABCELL_X12_Y41_N54
\VGA_Generator|VGA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~2_combout\ = ( \VGA_Generator|VGA|Equal0~0_combout\ & ( (\VGA_Generator|VGA|Equal0~1_combout\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\,
	combout => \VGA_Generator|VGA|Equal0~2_combout\);

-- Location: FF_X12_Y41_N1
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X12_Y41_N3
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X12_Y41_N5
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X12_Y41_N6
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X12_Y41_N8
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X12_Y41_N9
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X12_Y41_N10
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X12_Y41_N12
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X12_Y41_N23
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X12_Y41_N15
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X12_Y41_N38
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X12_Y41_N18
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X12_Y41_N44
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X12_Y41_N21
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X12_Y41_N50
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X12_Y41_N24
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X12_Y41_N47
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X12_Y41_N27
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X12_Y41_N59
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X12_Y41_N30
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\);

-- Location: FF_X12_Y41_N53
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X12_Y41_N42
\VGA_Generator|VGA|column[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[5]~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111010101011111111111111111111111111111111111101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|column[5]~0_combout\);

-- Location: LABCELL_X13_Y41_N15
\VGA_Generator|VGA|column[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[3]~7_combout\ = ((!\VGA_Generator|VGA|column[5]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	combout => \VGA_Generator|VGA|column[3]~7_combout\);

-- Location: FF_X13_Y41_N2
\VGA_Generator|reg1|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[3]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(2));

-- Location: MLABCELL_X15_Y41_N0
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X15_Y41_N3
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X15_Y41_N6
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\);

-- Location: MLABCELL_X15_Y41_N33
\VGA_Generator|VGA|counter_y|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ = ( \VGA_Generator|VGA|Equal1~2_combout\ ) # ( !\VGA_Generator|VGA|Equal1~2_combout\ & ( \VGA_Generator|VGA|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\,
	combout => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\);

-- Location: FF_X15_Y41_N8
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2));

-- Location: MLABCELL_X15_Y41_N9
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X15_Y41_N35
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3));

-- Location: MLABCELL_X15_Y41_N12
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X15_Y41_N53
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4));

-- Location: MLABCELL_X15_Y41_N15
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X15_Y41_N58
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y41_N18
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X15_Y41_N56
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6));

-- Location: MLABCELL_X15_Y41_N21
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X15_Y41_N22
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7));

-- Location: MLABCELL_X15_Y41_N24
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X15_Y41_N25
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8));

-- Location: FF_X15_Y41_N4
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y41_N18
\VGA_Generator|VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~1_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \VGA_Generator|VGA|Equal1~1_combout\);

-- Location: FF_X15_Y41_N23
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y41_N27
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\);

-- Location: FF_X15_Y41_N28
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9));

-- Location: MLABCELL_X15_Y41_N51
\VGA_Generator|VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~0_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & 
-- (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|Equal1~0_combout\);

-- Location: MLABCELL_X15_Y41_N48
\VGA_Generator|VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~2_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & ( (\VGA_Generator|VGA|Equal1~1_combout\ & (\VGA_Generator|VGA|Equal1~0_combout\ & \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \VGA_Generator|VGA|Equal1~2_combout\);

-- Location: FF_X15_Y41_N1
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0));

-- Location: FF_X15_Y41_N5
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1));

-- Location: MLABCELL_X15_Y41_N36
\VGA_Generator|VGA|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~0_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1)) # (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \VGA_Generator|VGA|LessThan1~0_combout\);

-- Location: FF_X15_Y41_N59
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5));

-- Location: MLABCELL_X15_Y41_N45
\VGA_Generator|VGA|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~1_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|LessThan1~1_combout\);

-- Location: FF_X15_Y41_N26
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y41_N30
\VGA_Generator|VGA|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~2_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & ( ((\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ((!\VGA_Generator|VGA|LessThan1~0_combout\) # 
-- (!\VGA_Generator|VGA|LessThan1~1_combout\)))) # (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|LessThan1~2_combout\);

-- Location: MLABCELL_X15_Y41_N42
\VGA_Generator|VGA|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~0_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & 
-- (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|LessThan9~0_combout\);

-- Location: MLABCELL_X15_Y41_N39
\VGA_Generator|VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan0~0_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & (\VGA_Generator|VGA|LessThan9~0_combout\ & 
-- ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3)) # (\VGA_Generator|VGA|LessThan1~0_combout\)))) ) ) # ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( \VGA_Generator|VGA|LessThan9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|LessThan0~0_combout\);

-- Location: LABCELL_X16_Y41_N30
\VGA_Generator|VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~17_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|Add0~18\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|Add0~17_sumout\,
	cout => \VGA_Generator|VGA|Add0~18\);

-- Location: LABCELL_X16_Y41_N33
\VGA_Generator|VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~9_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~18\ ))
-- \VGA_Generator|VGA|Add0~10\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~18\,
	sumout => \VGA_Generator|VGA|Add0~9_sumout\,
	cout => \VGA_Generator|VGA|Add0~10\);

-- Location: LABCELL_X16_Y41_N24
\VGA_Generator|VGA|row[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[1]~2_combout\ = ( \VGA_Generator|VGA|Add0~9_sumout\ ) # ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( (\VGA_Generator|VGA|LessThan0~0_combout\) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	combout => \VGA_Generator|VGA|row[1]~2_combout\);

-- Location: FF_X16_Y41_N25
\VGA_Generator|reg2|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(0));

-- Location: FF_X15_Y41_N7
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y41_N36
\VGA_Generator|VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~13_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~10\ ))
-- \VGA_Generator|VGA|Add0~14\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~10\,
	sumout => \VGA_Generator|VGA|Add0~13_sumout\,
	cout => \VGA_Generator|VGA|Add0~14\);

-- Location: LABCELL_X16_Y41_N27
\VGA_Generator|VGA|row[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[2]~3_combout\ = ( \VGA_Generator|VGA|LessThan0~0_combout\ ) # ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (\VGA_Generator|VGA|Add0~13_sumout\) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[2]~3_combout\);

-- Location: FF_X16_Y41_N29
\VGA_Generator|reg2|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(1));

-- Location: LABCELL_X16_Y41_N39
\VGA_Generator|VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~5_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~14\ ))
-- \VGA_Generator|VGA|Add0~6\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|Add0~14\,
	sumout => \VGA_Generator|VGA|Add0~5_sumout\,
	cout => \VGA_Generator|VGA|Add0~6\);

-- Location: LABCELL_X16_Y41_N3
\VGA_Generator|VGA|row[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[3]~1_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & \VGA_Generator|VGA|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[3]~1_combout\);

-- Location: FF_X16_Y41_N5
\VGA_Generator|reg2|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(2));

-- Location: LABCELL_X16_Y41_N42
\VGA_Generator|VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~1_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))
-- \VGA_Generator|VGA|Add0~2\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|Add0~6\,
	sumout => \VGA_Generator|VGA|Add0~1_sumout\,
	cout => \VGA_Generator|VGA|Add0~2\);

-- Location: LABCELL_X16_Y40_N15
\VGA_Generator|VGA|row[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[4]~0_combout\ = ( \VGA_Generator|VGA|LessThan1~2_combout\ ) # ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( (\VGA_Generator|VGA|LessThan0~0_combout\) # (\VGA_Generator|VGA|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|VGA|row[4]~0_combout\);

-- Location: FF_X16_Y40_N17
\VGA_Generator|reg2|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(3));

-- Location: LABCELL_X16_Y41_N0
\VGA_Generator|VGA|blanking~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~0_combout\ = ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|VGA|blanking~0_combout\);

-- Location: LABCELL_X16_Y41_N45
\VGA_Generator|VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~29_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~2\ ))
-- \VGA_Generator|VGA|Add0~30\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~2\,
	sumout => \VGA_Generator|VGA|Add0~29_sumout\,
	cout => \VGA_Generator|VGA|Add0~30\);

-- Location: LABCELL_X16_Y41_N48
\VGA_Generator|VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~37_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))
-- \VGA_Generator|VGA|Add0~38\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|Add0~30\,
	sumout => \VGA_Generator|VGA|Add0~37_sumout\,
	cout => \VGA_Generator|VGA|Add0~38\);

-- Location: LABCELL_X16_Y41_N51
\VGA_Generator|VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~25_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~38\ ))
-- \VGA_Generator|VGA|Add0~26\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|Add0~38\,
	sumout => \VGA_Generator|VGA|Add0~25_sumout\,
	cout => \VGA_Generator|VGA|Add0~26\);

-- Location: LABCELL_X16_Y41_N54
\VGA_Generator|VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~33_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~26\ ))
-- \VGA_Generator|VGA|Add0~34\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|Add0~26\,
	sumout => \VGA_Generator|VGA|Add0~33_sumout\,
	cout => \VGA_Generator|VGA|Add0~34\);

-- Location: LABCELL_X16_Y41_N57
\VGA_Generator|VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~21_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|Add0~34\,
	sumout => \VGA_Generator|VGA|Add0~21_sumout\);

-- Location: LABCELL_X16_Y40_N6
\VGA_Generator|Text_Generator|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal0~0_combout\ = ( !\VGA_Generator|VGA|Add0~25_sumout\ & ( (!\VGA_Generator|VGA|Add0~37_sumout\ & \VGA_Generator|VGA|blanking~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	combout => \VGA_Generator|Text_Generator|Equal0~0_combout\);

-- Location: LABCELL_X16_Y40_N39
\VGA_Generator|Text_Generator|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal0~1_combout\ = ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( \VGA_Generator|Text_Generator|Equal0~0_combout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (\VGA_Generator|VGA|Add0~21_sumout\ & 
-- \VGA_Generator|VGA|Add0~29_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	combout => \VGA_Generator|Text_Generator|Equal0~1_combout\);

-- Location: LABCELL_X16_Y40_N57
\VGA_Generator|Text_Generator|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal1~0_combout\ = ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~21_sumout\ & \VGA_Generator|VGA|Add0~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|Text_Generator|Equal1~0_combout\);

-- Location: LABCELL_X16_Y40_N9
\VGA_Generator|Text_Generator|ascii[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[4]~0_combout\ = (\VGA_Generator|Text_Generator|Equal1~0_combout\ & (\VGA_Generator|Text_Generator|Equal0~0_combout\ & !\VGA_Generator|Text_Generator|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[4]~0_combout\);

-- Location: LABCELL_X13_Y39_N39
\VGA_Generator|VGA|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|Add1~0_combout\);

-- Location: LABCELL_X16_Y42_N21
\VGA_Generator|VGA|column[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[6]~1_combout\ = ( \VGA_Generator|VGA|column[5]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & !\VGA_Generator|VGA|Add1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	combout => \VGA_Generator|VGA|column[6]~1_combout\);

-- Location: LABCELL_X13_Y39_N48
\VGA_Generator|VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) $ (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100110010101010110011010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|Add1~1_combout\);

-- Location: LABCELL_X13_Y40_N0
\VGA_Generator|VGA|column[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[7]~2_combout\ = ( \VGA_Generator|VGA|Add1~1_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|column[5]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|VGA|column[7]~2_combout\);

-- Location: LABCELL_X29_Y36_N39
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X35_Y42_N30
\counter_ball_col_update|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\);

-- Location: IOIBUF_X36_Y0_N1
\rst_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LABCELL_X33_Y36_N57
\pause_set~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pause_set~5_combout\ = ( !\rst_n~input_o\ & ( !\reg_pause|dffs\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_rst_n~input_o\,
	combout => \pause_set~5_combout\);

-- Location: LABCELL_X29_Y38_N51
\pause_set~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pause_set~1_combout\ = ( \pause_set~1_combout\ & ( !\reg_pause|dffs\(0) ) ) # ( !\pause_set~1_combout\ & ( (\pause_set~5_combout\ & !\reg_pause|dffs\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_pause_set~5_combout\,
	datad => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_pause_set~1_combout\,
	combout => \pause_set~1_combout\);

-- Location: LABCELL_X37_Y42_N30
\counter_ball_row_update|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X36_Y41_N51
\clear_ball_row_update~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear_ball_row_update~0_combout\ = ( \Equal1~13_combout\ ) # ( !\Equal1~13_combout\ & ( \reg_pause|dffs\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_Equal1~13_combout\,
	combout => \clear_ball_row_update~0_combout\);

-- Location: FF_X37_Y42_N32
\counter_ball_row_update|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X37_Y42_N33
\counter_ball_row_update|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y42_N35
\counter_ball_row_update|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X37_Y42_N36
\counter_ball_row_update|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y42_N37
\counter_ball_row_update|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y42_N39
\counter_ball_row_update|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y42_N40
\counter_ball_row_update|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X37_Y42_N42
\counter_ball_row_update|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y42_N44
\counter_ball_row_update|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X37_Y42_N45
\counter_ball_row_update|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y42_N46
\counter_ball_row_update|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X37_Y42_N48
\counter_ball_row_update|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X37_Y42_N50
\counter_ball_row_update|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X37_Y42_N51
\counter_ball_row_update|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X37_Y42_N52
\counter_ball_row_update|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X37_Y42_N54
\counter_ball_row_update|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X37_Y42_N56
\counter_ball_row_update|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X37_Y42_N57
\counter_ball_row_update|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X37_Y42_N58
\counter_ball_row_update|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X37_Y41_N0
\counter_ball_row_update|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X37_Y41_N1
\counter_ball_row_update|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X37_Y41_N3
\counter_ball_row_update|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X37_Y41_N4
\counter_ball_row_update|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X37_Y41_N6
\counter_ball_row_update|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X37_Y41_N7
\counter_ball_row_update|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X37_Y41_N9
\counter_ball_row_update|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X37_Y41_N11
\counter_ball_row_update|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X37_Y41_N12
\counter_ball_row_update|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X37_Y41_N14
\counter_ball_row_update|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X37_Y41_N15
\counter_ball_row_update|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X37_Y41_N16
\counter_ball_row_update|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X29_Y37_N24
\life[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \life[0]~4_combout\ = ( \reset_score~3_combout\ & ( (\reg_pause|dffs\(0) & life(0)) ) ) # ( !\reset_score~3_combout\ & ( (!\reset_ball~0_combout\ & (((life(0))))) # (\reset_ball~0_combout\ & ((!\reg_pause|dffs\(0) & (!\life[2]~0_combout\ & !life(0))) # 
-- (\reg_pause|dffs\(0) & ((life(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011001111001000001100111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_life[2]~0_combout\,
	datab => \ALT_INV_reset_ball~0_combout\,
	datac => \reg_pause|ALT_INV_dffs\(0),
	datad => ALT_INV_life(0),
	dataf => \ALT_INV_reset_score~3_combout\,
	combout => \life[0]~4_combout\);

-- Location: FF_X29_Y37_N26
\life[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life[0]~4_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(0));

-- Location: LABCELL_X29_Y39_N42
\reset_score~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_score~2_combout\ = (\reset_score~1_combout\ & !level(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reset_score~1_combout\,
	datad => ALT_INV_level(0),
	combout => \reset_score~2_combout\);

-- Location: IOIBUF_X2_Y0_N58
\cheats~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cheats,
	o => \cheats~input_o\);

-- Location: FF_X19_Y39_N23
\counter_ball_row|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X19_Y39_N30
\counter_ball_row|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_ball_row|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X19_Y39_N21
\counter_ball_row|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[0]~feeder_combout\ = \counter_ball_row|auto_generated|counter_comb_bita0~sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: FF_X19_Y39_N22
\counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: FF_X19_Y39_N17
\counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[6]~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N33
\counter_ball_row|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_ball_row|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \ALT_INV_ball_row_up~q\,
	cin => \counter_ball_row|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X19_Y39_N36
\counter_ball_row|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_ball_row|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_ball_row|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X19_Y39_N39
\counter_ball_row|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_ball_row|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_ball_row|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X19_Y39_N12
\counter_ball_row|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[3]~feeder_combout\ = ( \counter_ball_row|auto_generated|counter_comb_bita3~sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X19_Y39_N14
\counter_ball_row|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X19_Y39_N42
\counter_ball_row|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_ball_row|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \counter_ball_row|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X19_Y39_N54
\counter_ball_row|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[4]~feeder_combout\ = \counter_ball_row|auto_generated|counter_comb_bita4~sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X19_Y39_N56
\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N45
\counter_ball_row|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_ball_row|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_ball_row|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_ball_row|auto_generated|counter_comb_bita5~COUT\);

-- Location: LABCELL_X19_Y39_N57
\counter_ball_row|auto_generated|counter_reg_bit[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[5]~feeder_combout\ = \counter_ball_row|auto_generated|counter_comb_bita5~sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita5~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[5]~feeder_combout\);

-- Location: FF_X19_Y39_N59
\counter_ball_row|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X19_Y39_N48
\counter_ball_row|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_comb_bita6~sumout\ = SUM(( !\ball_row_up~q\ ) + ( \counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ ) + ( \counter_ball_row|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row_up~q\,
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	cin => \counter_ball_row|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_ball_row|auto_generated|counter_comb_bita6~sumout\);

-- Location: LABCELL_X19_Y39_N15
\counter_ball_row|auto_generated|counter_reg_bit[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[6]~feeder_combout\ = \counter_ball_row|auto_generated|counter_comb_bita6~sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita6~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[6]~feeder_combout\);

-- Location: FF_X19_Y39_N16
\counter_ball_row|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[6]~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X18_Y39_N12
\Update_Game~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~1_combout\ = ( !\counter_ball_row|auto_generated|counter_reg_bit\(2) & ( (!\counter_ball_row|auto_generated|counter_reg_bit\(5) & (!\counter_ball_row|auto_generated|counter_reg_bit\(3) & 
-- !\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \Update_Game~1_combout\);

-- Location: LABCELL_X16_Y40_N48
\Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal10~0_combout\ = ( \Update_Game~1_combout\ & ( (!\counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\) # ((!\counter_ball_row|auto_generated|counter_reg_bit\(1)) # (!\counter_ball_row|auto_generated|counter_reg_bit\(6))) ) ) # ( 
-- !\Update_Game~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \ALT_INV_Update_Game~1_combout\,
	combout => \Equal10~0_combout\);

-- Location: LABCELL_X37_Y42_N9
\Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(10) & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(13) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(12) & 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \Equal3~1_combout\);

-- Location: LABCELL_X37_Y41_N18
\counter_ball_row_update|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X37_Y41_N19
\counter_ball_row_update|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X37_Y41_N21
\counter_ball_row_update|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X37_Y41_N23
\counter_ball_row_update|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X37_Y41_N24
\counter_ball_row_update|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X37_Y41_N26
\counter_ball_row_update|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita18~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(18));

-- Location: LABCELL_X37_Y41_N27
\counter_ball_row_update|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X37_Y41_N29
\counter_ball_row_update|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita19~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(19));

-- Location: LABCELL_X37_Y41_N54
\Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(18) & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(17) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(16) & 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	combout => \Equal3~3_combout\);

-- Location: LABCELL_X37_Y41_N30
\counter_ball_row_update|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X37_Y41_N31
\counter_ball_row_update|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita20~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(20));

-- Location: LABCELL_X37_Y41_N33
\counter_ball_row_update|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X37_Y41_N35
\counter_ball_row_update|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita21~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(21));

-- Location: LABCELL_X37_Y41_N36
\counter_ball_row_update|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X37_Y41_N38
\counter_ball_row_update|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita22~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(22));

-- Location: LABCELL_X37_Y41_N39
\counter_ball_row_update|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X37_Y41_N40
\counter_ball_row_update|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita23~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(23));

-- Location: LABCELL_X37_Y41_N42
\counter_ball_row_update|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_ball_row_update|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_ball_row_update|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_ball_row_update|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X37_Y41_N43
\counter_ball_row_update|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita24~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(24));

-- Location: LABCELL_X37_Y41_N45
\counter_ball_row_update|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row_update|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_ball_row_update|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_ball_row_update|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_ball_row_update|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_ball_row_update|auto_generated|counter_comb_bita25~sumout\);

-- Location: FF_X37_Y41_N47
\counter_ball_row_update|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita25~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit\(25));

-- Location: LABCELL_X37_Y41_N48
\Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(21) & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(24) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(25) & 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(22) & !\counter_ball_row_update|auto_generated|counter_reg_bit\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(22),
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	combout => \Equal3~2_combout\);

-- Location: LABCELL_X36_Y39_N39
\Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(15) & ( \Equal3~2_combout\ & ( (\Equal3~3_combout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(14) & 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~3_combout\,
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(20),
	datae => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	dataf => \ALT_INV_Equal3~2_combout\,
	combout => \Equal3~4_combout\);

-- Location: LABCELL_X37_Y42_N24
\Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~5_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(9) & ( (\Equal3~1_combout\ & (\Equal3~4_combout\ & !\counter_ball_row_update|auto_generated|counter_reg_bit\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal3~1_combout\,
	datac => \ALT_INV_Equal3~4_combout\,
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \Equal3~5_combout\);

-- Location: FF_X37_Y42_N47
\counter_ball_row_update|auto_generated|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y42_N12
\Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(4) & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(7) & 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(3) & !\counter_ball_row_update|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \Equal3~0_combout\);

-- Location: FF_X37_Y42_N38
\counter_ball_row_update|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y42_N18
\Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~6_combout\ = ( !\counter_ball_row_update|auto_generated|counter_reg_bit\(1) & ( (\Equal3~5_combout\ & (\Equal3~0_combout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ & 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~5_combout\,
	datab => \ALT_INV_Equal3~0_combout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Equal3~6_combout\);

-- Location: LABCELL_X35_Y42_N9
\Update_Game~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~0_combout\ = ( !\Equal3~6_combout\ & ( !\Equal2~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal2~6_combout\,
	dataf => \ALT_INV_Equal3~6_combout\,
	combout => \Update_Game~0_combout\);

-- Location: MLABCELL_X21_Y37_N54
\life~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~2_combout\ = ( \ball_row_up~q\ & ( \Update_Game~0_combout\ & ( life(1) ) ) ) # ( !\ball_row_up~q\ & ( \Update_Game~0_combout\ & ( life(1) ) ) ) # ( \ball_row_up~q\ & ( !\Update_Game~0_combout\ & ( !life(1) $ ((((!life(0)) # (\Equal10~0_combout\)) # 
-- (\cheats~input_o\))) ) ) ) # ( !\ball_row_up~q\ & ( !\Update_Game~0_combout\ & ( life(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000010001111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cheats~input_o\,
	datab => \ALT_INV_Equal10~0_combout\,
	datac => ALT_INV_life(0),
	datad => ALT_INV_life(1),
	datae => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Update_Game~0_combout\,
	combout => \life~2_combout\);

-- Location: LABCELL_X23_Y39_N30
\counter_ball_col|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_ball_col|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X29_Y38_N27
\level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~2_combout\ = ( level(0) & ( (!\reset_score~0_combout\ & level(2)) ) ) # ( !level(0) & ( (!\reset_score~0_combout\ & (!level(1) $ (!level(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_score~0_combout\,
	datac => ALT_INV_level(1),
	datad => ALT_INV_level(2),
	dataf => ALT_INV_level(0),
	combout => \level~2_combout\);

-- Location: LABCELL_X30_Y39_N42
\message_id_set[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \message_id_set[2]~0_combout\ = ( \result~16_combout\ & ( (!\reg_pause|dffs\(0) & (((\result~9_combout\ & \result~2_combout\)) # (\reset_score~0_combout\))) ) ) # ( !\result~16_combout\ & ( (!\reg_pause|dffs\(0) & \reset_score~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pause|ALT_INV_dffs\(0),
	datab => \ALT_INV_result~9_combout\,
	datac => \ALT_INV_result~2_combout\,
	datad => \ALT_INV_reset_score~0_combout\,
	dataf => \ALT_INV_result~16_combout\,
	combout => \message_id_set[2]~0_combout\);

-- Location: FF_X29_Y38_N29
\level[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~2_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \message_id_set[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(2));

-- Location: DSP_X32_Y41_N0
\Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 4,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~8_AX_bus\,
	ay => \Mult0~8_AY_bus\,
	resulta => \Mult0~8_RESULTA_bus\);

-- Location: MLABCELL_X34_Y42_N0
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \Mult0~8_resulta\ ) + ( VCC ) + ( !VCC ))
-- \Add0~58\ = CARRY(( \Mult0~8_resulta\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~8_resulta\,
	cin => GND,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: MLABCELL_X34_Y42_N3
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \Mult0~9\ ) + ( VCC ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \Mult0~9\ ) + ( VCC ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~9\,
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: MLABCELL_X34_Y42_N6
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \Mult0~10\ ) + ( VCC ) + ( \Add0~62\ ))
-- \Add0~50\ = CARRY(( \Mult0~10\ ) + ( VCC ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~10\,
	cin => \Add0~62\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: MLABCELL_X34_Y42_N9
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \Mult0~11\ ) + ( VCC ) + ( \Add0~50\ ))
-- \Add0~34\ = CARRY(( \Mult0~11\ ) + ( VCC ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~11\,
	cin => \Add0~50\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: MLABCELL_X34_Y42_N12
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \Mult0~12\ ) + ( VCC ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \Mult0~12\ ) + ( VCC ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~12\,
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: MLABCELL_X34_Y42_N15
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \Mult0~13\ ) + ( VCC ) + ( \Add0~38\ ))
-- \Add0~26\ = CARRY(( \Mult0~13\ ) + ( VCC ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~13\,
	cin => \Add0~38\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: MLABCELL_X34_Y42_N18
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \Mult0~14\ ) + ( VCC ) + ( \Add0~26\ ))
-- \Add0~14\ = CARRY(( \Mult0~14\ ) + ( VCC ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~14\,
	cin => \Add0~26\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: MLABCELL_X34_Y42_N21
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \Mult0~15\ ) + ( VCC ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \Mult0~15\ ) + ( VCC ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~15\,
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: MLABCELL_X34_Y42_N24
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \Mult0~16\ ) + ( VCC ) + ( \Add0~18\ ))
-- \Add0~6\ = CARRY(( \Mult0~16\ ) + ( VCC ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~16\,
	cin => \Add0~18\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: MLABCELL_X34_Y42_N27
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \Mult0~17\ ) + ( VCC ) + ( \Add0~6\ ))
-- \Add0~78\ = CARRY(( \Mult0~17\ ) + ( VCC ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~17\,
	cin => \Add0~6\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: MLABCELL_X34_Y41_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( \Mult0~18\ ) + ( VCC ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( \Mult0~18\ ) + ( VCC ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~18\,
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: MLABCELL_X34_Y41_N3
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \Mult0~19\ ) + ( VCC ) + ( \Add0~82\ ))
-- \Add0~54\ = CARRY(( \Mult0~19\ ) + ( VCC ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~19\,
	cin => \Add0~82\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: MLABCELL_X34_Y41_N6
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \Mult0~20\ ) + ( VCC ) + ( \Add0~54\ ))
-- \Add0~42\ = CARRY(( \Mult0~20\ ) + ( VCC ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~20\,
	cin => \Add0~54\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: MLABCELL_X34_Y41_N9
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \Mult0~21\ ) + ( VCC ) + ( \Add0~42\ ))
-- \Add0~70\ = CARRY(( \Mult0~21\ ) + ( VCC ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~21\,
	cin => \Add0~42\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: MLABCELL_X34_Y41_N12
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \Mult0~22\ ) + ( VCC ) + ( \Add0~70\ ))
-- \Add0~30\ = CARRY(( \Mult0~22\ ) + ( VCC ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~22\,
	cin => \Add0~70\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: MLABCELL_X34_Y41_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \Mult0~23\ ) + ( VCC ) + ( \Add0~30\ ))
-- \Add0~22\ = CARRY(( \Mult0~23\ ) + ( VCC ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~23\,
	cin => \Add0~30\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: MLABCELL_X34_Y41_N18
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \Mult0~24\ ) + ( VCC ) + ( \Add0~22\ ))
-- \Add0~86\ = CARRY(( \Mult0~24\ ) + ( VCC ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult0~24\,
	cin => \Add0~22\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: MLABCELL_X34_Y41_N21
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \Mult0~25\ ) + ( VCC ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \Mult0~25\ ) + ( VCC ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~25\,
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: MLABCELL_X34_Y41_N24
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \Mult0~26\ ) + ( VCC ) + ( \Add0~90\ ))
-- \Add0~10\ = CARRY(( \Mult0~26\ ) + ( VCC ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~26\,
	cin => \Add0~90\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: MLABCELL_X34_Y41_N27
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \Mult0~27\ ) + ( VCC ) + ( \Add0~10\ ))
-- \Add0~2\ = CARRY(( \Mult0~27\ ) + ( VCC ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~27\,
	cin => \Add0~10\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X35_Y42_N57
\counter_ball_col_update|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\);

-- Location: LABCELL_X35_Y41_N0
\counter_ball_col_update|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X35_Y41_N2
\counter_ball_col_update|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X35_Y41_N3
\counter_ball_col_update|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X35_Y41_N4
\counter_ball_col_update|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X35_Y41_N6
\counter_ball_col_update|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X35_Y41_N7
\counter_ball_col_update|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X35_Y41_N9
\counter_ball_col_update|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X35_Y41_N10
\counter_ball_col_update|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X35_Y41_N12
\counter_ball_col_update|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X35_Y41_N13
\counter_ball_col_update|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X35_Y41_N15
\counter_ball_col_update|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X35_Y41_N16
\counter_ball_col_update|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X35_Y41_N18
\counter_ball_col_update|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X35_Y41_N19
\counter_ball_col_update|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X35_Y41_N21
\counter_ball_col_update|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X35_Y41_N23
\counter_ball_col_update|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X35_Y41_N24
\counter_ball_col_update|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X35_Y41_N26
\counter_ball_col_update|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita18~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(18));

-- Location: LABCELL_X35_Y41_N27
\counter_ball_col_update|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X35_Y41_N28
\counter_ball_col_update|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita19~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(19));

-- Location: LABCELL_X35_Y41_N30
\counter_ball_col_update|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X35_Y41_N31
\counter_ball_col_update|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita20~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(20));

-- Location: LABCELL_X35_Y41_N33
\counter_ball_col_update|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X35_Y41_N35
\counter_ball_col_update|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita21~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(21));

-- Location: LABCELL_X35_Y42_N3
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( \Add0~61_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(1) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(0) $ (\Add0~57_sumout\))) ) ) # ( !\Add0~61_sumout\ & ( 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(1) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(0) $ (\Add0~57_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \ALT_INV_Add0~57_sumout\,
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \Equal0~4_combout\);

-- Location: MLABCELL_X34_Y41_N45
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( \Equal0~4_combout\ & ( (!\Add0~49_sumout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(2) & (!\Add0~53_sumout\ $ (\counter_ball_col_update|auto_generated|counter_reg_bit\(11))))) # (\Add0~49_sumout\ & 
-- (\counter_ball_col_update|auto_generated|counter_reg_bit\(2) & (!\Add0~53_sumout\ $ (\counter_ball_col_update|auto_generated|counter_reg_bit\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~49_sumout\,
	datab => \ALT_INV_Add0~53_sumout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \ALT_INV_Equal0~4_combout\,
	combout => \Equal0~5_combout\);

-- Location: MLABCELL_X34_Y41_N30
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \Mult0~28\ ) + ( VCC ) + ( \Add0~2\ ))
-- \Add0~74\ = CARRY(( \Mult0~28\ ) + ( VCC ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~28\,
	cin => \Add0~2\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: MLABCELL_X34_Y41_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( VCC ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~46\ = CARRY(( VCC ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add0~74\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: MLABCELL_X34_Y41_N57
\Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = ( \counter_ball_col_update|auto_generated|counter_reg_bit\(12) & ( \Add0~45_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(21) & (\Add0~41_sumout\ & \Equal0~5_combout\)) ) ) ) # ( 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit\(12) & ( \Add0~45_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(21) & (!\Add0~41_sumout\ & \Equal0~5_combout\)) ) ) ) # ( 
-- \counter_ball_col_update|auto_generated|counter_reg_bit\(12) & ( !\Add0~45_sumout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(21) & (\Add0~41_sumout\ & \Equal0~5_combout\)) ) ) ) # ( 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit\(12) & ( !\Add0~45_sumout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(21) & (!\Add0~41_sumout\ & \Equal0~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000100000001000000100000001000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	datab => \ALT_INV_Add0~41_sumout\,
	datac => \ALT_INV_Equal0~5_combout\,
	datae => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \Equal0~6_combout\);

-- Location: LABCELL_X35_Y42_N18
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( \Add0~33_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(3) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(4) $ (\Add0~37_sumout\))) ) ) # ( !\Add0~33_sumout\ & ( 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(3) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(4) $ (\Add0~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \ALT_INV_Add0~37_sumout\,
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X35_Y40_N12
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( \Add0~29_sumout\ & ( \Equal0~2_combout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(5) $ (\Add0~25_sumout\))) ) ) ) # ( !\Add0~29_sumout\ & ( 
-- \Equal0~2_combout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(5) $ (\Add0~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000011000000000000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \ALT_INV_Add0~25_sumout\,
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	datae => \ALT_INV_Add0~29_sumout\,
	dataf => \ALT_INV_Equal0~2_combout\,
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X36_Y41_N12
\Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = ( \Equal0~6_combout\ & ( \Equal0~3_combout\ & ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(15) $ (\Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	datad => \ALT_INV_Add0~21_sumout\,
	datae => \ALT_INV_Equal0~6_combout\,
	dataf => \ALT_INV_Equal0~3_combout\,
	combout => \Equal0~7_combout\);

-- Location: LABCELL_X35_Y41_N36
\counter_ball_col_update|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X35_Y41_N37
\counter_ball_col_update|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita22~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(22));

-- Location: LABCELL_X35_Y41_N39
\counter_ball_col_update|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X35_Y41_N41
\counter_ball_col_update|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita23~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(23));

-- Location: LABCELL_X35_Y41_N42
\counter_ball_col_update|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X35_Y41_N43
\counter_ball_col_update|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita24~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(24));

-- Location: LABCELL_X35_Y41_N45
\counter_ball_col_update|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita25~sumout\);

-- Location: FF_X35_Y41_N46
\counter_ball_col_update|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita25~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(25));

-- Location: MLABCELL_X34_Y41_N36
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( VCC ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add0~46\,
	sumout => \Add0~65_sumout\);

-- Location: LABCELL_X35_Y41_N51
\Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = ( \Add0~65_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(25) & (\counter_ball_col_update|auto_generated|counter_reg_bit\(23) & \counter_ball_col_update|auto_generated|counter_reg_bit\(24))) ) ) # ( 
-- !\Add0~65_sumout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(25) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(23) & !\counter_ball_col_update|auto_generated|counter_reg_bit\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \Equal0~8_combout\);

-- Location: LABCELL_X35_Y41_N57
\Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~11_combout\ = ( \Add0~85_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(16) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(17) $ (\Add0~89_sumout\))) ) ) # ( !\Add0~85_sumout\ & ( 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(16) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(17) $ (\Add0~89_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010000100010000100010010001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	datad => \ALT_INV_Add0~89_sumout\,
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \Equal0~11_combout\);

-- Location: LABCELL_X35_Y42_N27
\Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = ( \Add0~81_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(10) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(9) $ (\Add0~77_sumout\))) ) ) # ( !\Add0~81_sumout\ & ( 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(10) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(9) $ (\Add0~77_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \ALT_INV_Add0~77_sumout\,
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \Equal0~9_combout\);

-- Location: LABCELL_X36_Y41_N33
\Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = ( \Equal0~9_combout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(20) & (!\Add0~73_sumout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (\Add0~69_sumout\)))) # 
-- (\counter_ball_col_update|auto_generated|counter_reg_bit\(20) & (\Add0~73_sumout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (\Add0~69_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(20),
	datab => \ALT_INV_Add0~73_sumout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datad => \ALT_INV_Add0~69_sumout\,
	dataf => \ALT_INV_Equal0~9_combout\,
	combout => \Equal0~10_combout\);

-- Location: LABCELL_X36_Y41_N27
\Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~12_combout\ = ( \Equal0~11_combout\ & ( \Equal0~10_combout\ & ( (\Equal0~8_combout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(22) $ (\Add0~65_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~8_combout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(22),
	datad => \ALT_INV_Add0~65_sumout\,
	datae => \ALT_INV_Equal0~11_combout\,
	dataf => \ALT_INV_Equal0~10_combout\,
	combout => \Equal0~12_combout\);

-- Location: LABCELL_X35_Y42_N15
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( \Add0~13_sumout\ & ( (\counter_ball_col_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(7) $ (\Add0~17_sumout\))) ) ) # ( !\Add0~13_sumout\ & ( 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(7) $ (\Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001001000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \ALT_INV_Add0~17_sumout\,
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X37_Y42_N3
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( \Equal0~0_combout\ & ( (!\Add0~5_sumout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(8) & (!\Add0~9_sumout\ $ (\counter_ball_col_update|auto_generated|counter_reg_bit\(18))))) # (\Add0~5_sumout\ & 
-- (\counter_ball_col_update|auto_generated|counter_reg_bit\(8) & (!\Add0~9_sumout\ $ (\counter_ball_col_update|auto_generated|counter_reg_bit\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_Add0~9_sumout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X36_Y41_N18
\Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~13_combout\ = ( \Equal0~12_combout\ & ( \Equal0~1_combout\ & ( (\Equal0~7_combout\ & (!\Add0~1_sumout\ $ (\counter_ball_col_update|auto_generated|counter_reg_bit\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	datad => \ALT_INV_Equal0~7_combout\,
	datae => \ALT_INV_Equal0~12_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \Equal0~13_combout\);

-- Location: LABCELL_X18_Y41_N15
\counter_ball_col|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|_~0_combout\ = ( \Equal0~13_combout\ & ( (!\reset_ball_position~q\) # (!\reg_pause|dffs\(0)) ) ) # ( !\Equal0~13_combout\ & ( !\reset_ball_position~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_ball_position~q\,
	datac => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_Equal0~13_combout\,
	combout => \counter_ball_col|auto_generated|_~0_combout\);

-- Location: FF_X23_Y39_N32
\counter_ball_col|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita0~sumout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X23_Y39_N33
\counter_ball_col|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_ball_col|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_ball_col|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y39_N35
\counter_ball_col|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita1~sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X23_Y39_N36
\counter_ball_col|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_ball_col|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_ball_col|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y39_N38
\counter_ball_col|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita2~sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X23_Y39_N39
\counter_ball_col|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_ball_col|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_ball_col|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y39_N40
\counter_ball_col|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita3~sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X22_Y39_N0
\Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~26_cout\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	cout => \Add1~26_cout\);

-- Location: LABCELL_X22_Y39_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Add1~26_cout\ ))
-- \Add1~6\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Add1~26_cout\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X22_Y39_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X22_Y39_N9
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Add1~10\ ))
-- \Add1~2\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Add1~10\,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X22_Y39_N12
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Add1~2\ ))
-- \Add1~14\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Add1~2\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X22_Y39_N51
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_combout\ = ( \Add1~9_sumout\ & ( !\Add1~13_sumout\ ) ) # ( !\Add1~9_sumout\ & ( !\Add1~13_sumout\ $ (((!\Add1~1_sumout\ & !\Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011110000001111001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~9_sumout\,
	combout => \Add2~1_combout\);

-- Location: FF_X19_Y39_N13
\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y39_N42
\counter_ball_col|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_ball_col|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_ball_col|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X23_Y39_N45
\counter_ball_col|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_ball_col|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_ball_col|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_ball_col|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X23_Y39_N46
\counter_ball_col|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita5~sumout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X23_Y39_N48
\counter_ball_col|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( !\ball_col_up~q\ ) + ( \counter_ball_col|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col_up~q\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_ball_col|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_ball_col|auto_generated|counter_comb_bita6~sumout\);

-- Location: FF_X23_Y39_N49
\counter_ball_col|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita6~sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(6));

-- Location: FF_X23_Y39_N47
\counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita5~sumout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y39_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))
-- \Add1~22\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \Add1~14\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X22_Y39_N18
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Add1~22\,
	sumout => \Add1~17_sumout\);

-- Location: LABCELL_X22_Y39_N54
\Add2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~3_combout\ = ( \Add1~5_sumout\ & ( \Add1~21_sumout\ & ( !\Add1~17_sumout\ ) ) ) # ( !\Add1~5_sumout\ & ( \Add1~21_sumout\ & ( !\Add1~17_sumout\ ) ) ) # ( \Add1~5_sumout\ & ( !\Add1~21_sumout\ & ( !\Add1~17_sumout\ ) ) ) # ( !\Add1~5_sumout\ & ( 
-- !\Add1~21_sumout\ & ( !\Add1~17_sumout\ $ (((!\Add1~9_sumout\ & (!\Add1~13_sumout\ & !\Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~9_sumout\,
	datab => \ALT_INV_Add1~13_sumout\,
	datac => \ALT_INV_Add1~17_sumout\,
	datad => \ALT_INV_Add1~1_sumout\,
	datae => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~21_sumout\,
	combout => \Add2~3_combout\);

-- Location: MLABCELL_X21_Y39_N18
\Add5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) # ( !\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ & ( \counter_ball_row|auto_generated|counter_reg_bit\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	combout => \Add5~0_combout\);

-- Location: LABCELL_X22_Y39_N48
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( !\Add1~13_sumout\ & ( (!\Add1~1_sumout\ & (!\Add1~5_sumout\ & !\Add1~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X22_Y39_N30
\Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~5_sumout\ = SUM(( !\Add1~21_sumout\ $ (!\LessThan0~0_combout\) ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\) ) + ( !VCC ))
-- \Add3~6\ = CARRY(( !\Add1~21_sumout\ $ (!\LessThan0~0_combout\) ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100110011000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datac => \ALT_INV_Add1~21_sumout\,
	datad => \ALT_INV_LessThan0~0_combout\,
	cin => GND,
	sumout => \Add3~5_sumout\,
	cout => \Add3~6\);

-- Location: LABCELL_X22_Y39_N33
\Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~9_sumout\ = SUM(( !\Add2~3_combout\ ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ $ 
-- (!\Add5~0_combout\))) ) + ( \Add3~6\ ))
-- \Add3~10\ = CARRY(( !\Add2~3_combout\ ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ $ 
-- (!\Add5~0_combout\))) ) + ( \Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100101100110100100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	datad => \ALT_INV_Add2~3_combout\,
	dataf => \ALT_INV_Add5~0_combout\,
	cin => \Add3~6\,
	sumout => \Add3~9_sumout\,
	cout => \Add3~10\);

-- Location: LABCELL_X22_Y39_N36
\Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~13_sumout\ = SUM(( !\Add7~1_combout\ ) + ( GND ) + ( \Add3~10\ ))
-- \Add3~14\ = CARRY(( !\Add7~1_combout\ ) + ( GND ) + ( \Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add7~1_combout\,
	cin => \Add3~10\,
	sumout => \Add3~13_sumout\,
	cout => \Add3~14\);

-- Location: MLABCELL_X21_Y39_N9
\Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = ( \Add1~5_sumout\ & ( !\Add1~1_sumout\ ) ) # ( !\Add1~5_sumout\ & ( !\Add1~1_sumout\ $ (!\Add1~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_Add1~5_sumout\,
	combout => \Add2~0_combout\);

-- Location: MLABCELL_X21_Y39_N0
\blocks_t~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~51_combout\ = ( \Add2~0_combout\ & ( (\Add2~1_combout\ & !\Add3~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_combout\,
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add2~0_combout\,
	combout => \blocks_t~51_combout\);

-- Location: LABCELL_X23_Y39_N0
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !VCC ))
-- \Add4~6\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( \counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: LABCELL_X23_Y39_N3
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Add4~6\ ))
-- \Add4~10\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Add4~6\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: LABCELL_X23_Y39_N6
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Add4~10\ ))
-- \Add4~2\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Add4~10\,
	sumout => \Add4~1_sumout\,
	cout => \Add4~2\);

-- Location: LABCELL_X23_Y39_N9
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Add4~2\ ))
-- \Add4~14\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Add4~2\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: LABCELL_X23_Y39_N27
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_combout\ = ( \Add4~13_sumout\ & ( (!\Add4~9_sumout\ & (!\Add4~1_sumout\ & !\Add4~5_sumout\)) ) ) # ( !\Add4~13_sumout\ & ( ((\Add4~5_sumout\) # (\Add4~1_sumout\)) # (\Add4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111110100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add4~9_sumout\,
	datac => \ALT_INV_Add4~1_sumout\,
	datad => \ALT_INV_Add4~5_sumout\,
	dataf => \ALT_INV_Add4~13_sumout\,
	combout => \Add6~1_combout\);

-- Location: LABCELL_X23_Y39_N54
\Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = ( \Add4~1_sumout\ & ( (!\Add4~9_sumout\ & !\Add4~5_sumout\) ) ) # ( !\Add4~1_sumout\ & ( (\Add4~5_sumout\) # (\Add4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add4~9_sumout\,
	datad => \ALT_INV_Add4~5_sumout\,
	dataf => \ALT_INV_Add4~1_sumout\,
	combout => \Add6~0_combout\);

-- Location: LABCELL_X22_Y41_N15
\blocks_t~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~50_combout\ = ( !\Add8~13_sumout\ & ( (\Add6~1_combout\ & \Add6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_combout\,
	datad => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~50_combout\);

-- Location: FF_X27_Y39_N38
\blocks[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~166_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(36));

-- Location: LABCELL_X19_Y39_N9
\Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \counter_ball_row|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_row|auto_generated|counter_reg_bit\(5) $ 
-- (\counter_ball_row|auto_generated|counter_reg_bit\(3)) ) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \counter_ball_row|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_row|auto_generated|counter_reg_bit\(5) $ 
-- (((!\counter_ball_row|auto_generated|counter_reg_bit\(2)) # (!\counter_ball_row|auto_generated|counter_reg_bit\(3)))) ) ) ) # ( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( 
-- !\counter_ball_row|auto_generated|counter_reg_bit\(5) $ (((\counter_ball_row|auto_generated|counter_reg_bit\(2) & \counter_ball_row|auto_generated|counter_reg_bit\(3)))) ) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( 
-- !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_row|auto_generated|counter_reg_bit\(5) $ (((\counter_ball_row|auto_generated|counter_reg_bit\(3)) # (\counter_ball_row|auto_generated|counter_reg_bit\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001110010011110010011100100100110110001101101100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Add7~0_combout\);

-- Location: LABCELL_X22_Y39_N39
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_sumout\ = SUM(( \Add7~0_combout\ ) + ( GND ) + ( \Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add7~0_combout\,
	cin => \Add3~14\,
	sumout => \Add3~1_sumout\);

-- Location: LABCELL_X24_Y37_N33
\Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = ( !\counter_ball_col|auto_generated|counter_reg_bit\(0) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(5) & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(6) & \counter_ball_col|auto_generated|counter_reg_bit\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Equal4~0_combout\);

-- Location: LABCELL_X23_Y39_N57
\Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~1_combout\ = ( \Equal4~0_combout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\counter_ball_col|auto_generated|counter_reg_bit\(4) & !\counter_ball_col|auto_generated|counter_reg_bit\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \ALT_INV_Equal4~0_combout\,
	combout => \Equal4~1_combout\);

-- Location: LABCELL_X19_Y39_N0
\find_block_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~0_combout\ = ( !\counter_ball_row|auto_generated|counter_reg_bit\(5) & ( \counter_ball_row|auto_generated|counter_reg_bit\(1) & ( (!\counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & 
-- ((!\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # ((!\counter_ball_row|auto_generated|counter_reg_bit\(2) & !\counter_ball_row|auto_generated|counter_reg_bit\(3))))) ) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit\(5) & ( 
-- !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( (!\counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ((!\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ((\counter_ball_row|auto_generated|counter_reg_bit\(3)) # 
-- (\counter_ball_row|auto_generated|counter_reg_bit\(2)))) # (\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ((!\counter_ball_row|auto_generated|counter_reg_bit\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011000000000000000000000011001000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \find_block_index~0_combout\);

-- Location: MLABCELL_X21_Y39_N57
\Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = ( !\Add1~5_sumout\ & ( !\Add1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_Add1~5_sumout\,
	combout => \Add2~2_combout\);

-- Location: MLABCELL_X21_Y39_N51
\find_block_index~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~2_combout\ = ( \Add1~21_sumout\ & ( \Add1~17_sumout\ & ( (\find_block_index~0_combout\ & (\Add2~2_combout\ & (!\Add1~13_sumout\ & !\Add1~1_sumout\))) ) ) ) # ( !\Add1~21_sumout\ & ( \Add1~17_sumout\ & ( \find_block_index~0_combout\ ) ) ) 
-- # ( \Add1~21_sumout\ & ( !\Add1~17_sumout\ & ( \find_block_index~0_combout\ ) ) ) # ( !\Add1~21_sumout\ & ( !\Add1~17_sumout\ & ( (\find_block_index~0_combout\ & ((!\Add2~2_combout\) # ((\Add1~1_sumout\) # (\Add1~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010101010101010101010101010101010101010001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~0_combout\,
	datab => \ALT_INV_Add2~2_combout\,
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \ALT_INV_Add1~1_sumout\,
	datae => \ALT_INV_Add1~21_sumout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \find_block_index~2_combout\);

-- Location: MLABCELL_X28_Y38_N0
\blocks_t~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~286_combout\ = (blocks(25)) # (\blocks_t~259_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~259_combout\,
	datad => ALT_INV_blocks(25),
	combout => \blocks_t~286_combout\);

-- Location: FF_X28_Y38_N2
\blocks[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~286_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(25));

-- Location: LABCELL_X17_Y40_N45
\Add20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~2_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(4) & ( \counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(5) ) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(4) & 
-- ( \counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(5) ) ) ) # ( \counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(5) ) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(5) $ 
-- (((!\counter_ball_col|auto_generated|counter_reg_bit\(1) & !\counter_ball_col|auto_generated|counter_reg_bit\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \Add20~2_combout\);

-- Location: LABCELL_X17_Y40_N0
\Add20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~3_combout\ = ( !\counter_ball_col|auto_generated|counter_reg_bit\(6) & ( \counter_ball_col|auto_generated|counter_reg_bit\(3) ) ) # ( \counter_ball_col|auto_generated|counter_reg_bit\(6) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( 
-- (!\counter_ball_col|auto_generated|counter_reg_bit\(2) & (!\counter_ball_col|auto_generated|counter_reg_bit\(4) & (!\counter_ball_col|auto_generated|counter_reg_bit\(1) & !\counter_ball_col|auto_generated|counter_reg_bit\(5)))) ) ) ) # ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(6) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( (((\counter_ball_col|auto_generated|counter_reg_bit\(5)) # (\counter_ball_col|auto_generated|counter_reg_bit\(1))) # 
-- (\counter_ball_col|auto_generated|counter_reg_bit\(4))) # (\counter_ball_col|auto_generated|counter_reg_bit\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111100000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \Add20~3_combout\);

-- Location: LABCELL_X18_Y40_N30
\Add13~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~26_cout\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add13~26_cout\);

-- Location: LABCELL_X18_Y40_N33
\Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~1_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Add13~26_cout\ ))
-- \Add13~2\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Add13~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Add13~26_cout\,
	sumout => \Add13~1_sumout\,
	cout => \Add13~2\);

-- Location: LABCELL_X18_Y40_N36
\Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~5_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~2\ ))
-- \Add13~6\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \Add13~2\,
	sumout => \Add13~5_sumout\,
	cout => \Add13~6\);

-- Location: LABCELL_X18_Y40_N39
\Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~9_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~6\ ))
-- \Add13~10\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	cin => \Add13~6\,
	sumout => \Add13~9_sumout\,
	cout => \Add13~10\);

-- Location: LABCELL_X18_Y40_N57
\Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add16~1_combout\ = ( \Add13~5_sumout\ & ( \Add13~9_sumout\ & ( !\Add20~3_combout\ $ (((!\Add20~2_combout\) # (!\Add13~1_sumout\))) ) ) ) # ( !\Add13~5_sumout\ & ( \Add13~9_sumout\ & ( !\Add20~3_combout\ $ (((\Add13~1_sumout\) # (\Add20~2_combout\))) ) ) 
-- ) # ( \Add13~5_sumout\ & ( !\Add13~9_sumout\ & ( !\Add20~3_combout\ $ (((\Add20~2_combout\ & \Add13~1_sumout\))) ) ) ) # ( !\Add13~5_sumout\ & ( !\Add13~9_sumout\ & ( !\Add20~3_combout\ $ (((!\Add20~2_combout\ & !\Add13~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000111100001010010110100101000011110000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~2_combout\,
	datac => \ALT_INV_Add20~3_combout\,
	datad => \ALT_INV_Add13~1_sumout\,
	datae => \ALT_INV_Add13~5_sumout\,
	dataf => \ALT_INV_Add13~9_sumout\,
	combout => \Add16~1_combout\);

-- Location: LABCELL_X24_Y37_N27
\Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal6~0_combout\ = ( !\counter_ball_col|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(4) & !\counter_ball_col|auto_generated|counter_reg_bit\(2)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \Equal6~0_combout\);

-- Location: LABCELL_X24_Y37_N39
\find_block_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~4_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(5) & ( (!\Equal6~0_combout\ & \counter_ball_col|auto_generated|counter_reg_bit\(6)) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(5) & ( (\Equal6~0_combout\ & 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal6~0_combout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \find_block_index~4_combout\);

-- Location: FF_X19_Y39_N55
\counter_ball_row|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X18_Y40_N42
\Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~13_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Add13~10\ ))
-- \Add13~14\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Add13~10\,
	sumout => \Add13~13_sumout\,
	cout => \Add13~14\);

-- Location: LABCELL_X18_Y40_N18
\find_block_index~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~12_combout\ = ( \Add13~13_sumout\ & ( (!\Add13~9_sumout\ & (!\find_block_index~4_combout\ & ((!\Add13~1_sumout\) # (!\Add13~5_sumout\)))) ) ) # ( !\Add13~13_sumout\ & ( (!\find_block_index~4_combout\ & (((\Add13~5_sumout\) # 
-- (\Add13~9_sumout\)) # (\Add13~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000011100001111000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add13~1_sumout\,
	datab => \ALT_INV_Add13~9_sumout\,
	datac => \ALT_INV_find_block_index~4_combout\,
	datad => \ALT_INV_Add13~5_sumout\,
	dataf => \ALT_INV_Add13~13_sumout\,
	combout => \find_block_index~12_combout\);

-- Location: LABCELL_X18_Y40_N45
\Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~17_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Add13~14\ ))
-- \Add13~18\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Add13~14\,
	sumout => \Add13~17_sumout\,
	cout => \Add13~18\);

-- Location: LABCELL_X18_Y40_N48
\Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~21_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Add13~18\,
	sumout => \Add13~21_sumout\);

-- Location: LABCELL_X18_Y40_N21
\find_block_index~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~13_combout\ = ( !\Add13~21_sumout\ & ( (\find_block_index~12_combout\ & !\Add13~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~12_combout\,
	datad => \ALT_INV_Add13~17_sumout\,
	dataf => \ALT_INV_Add13~21_sumout\,
	combout => \find_block_index~13_combout\);

-- Location: LABCELL_X18_Y40_N0
\Add16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add16~2_combout\ = ( \Add13~5_sumout\ & ( \Add13~9_sumout\ & ( (!\Add20~3_combout\ & ((!\Add13~1_sumout\) # (!\Add20~2_combout\))) ) ) ) # ( !\Add13~5_sumout\ & ( \Add13~9_sumout\ & ( (!\Add20~3_combout\) # ((!\Add13~1_sumout\ & !\Add20~2_combout\)) ) ) 
-- ) # ( \Add13~5_sumout\ & ( !\Add13~9_sumout\ & ( (\Add13~1_sumout\ & ((!\Add20~3_combout\) # (!\Add20~2_combout\))) ) ) ) # ( !\Add13~5_sumout\ & ( !\Add13~9_sumout\ & ( (!\Add13~1_sumout\ & (!\Add20~3_combout\ & !\Add20~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000010101000101010011101100111011001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add13~1_sumout\,
	datab => \ALT_INV_Add20~3_combout\,
	datac => \ALT_INV_Add20~2_combout\,
	datae => \ALT_INV_Add13~5_sumout\,
	dataf => \ALT_INV_Add13~9_sumout\,
	combout => \Add16~2_combout\);

-- Location: LABCELL_X18_Y40_N6
\Add16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add16~3_combout\ = ( \Add13~17_sumout\ & ( \Add13~1_sumout\ & ( (!\Add16~2_combout\ & ((!\Add13~9_sumout\ & ((!\Add13~13_sumout\))) # (\Add13~9_sumout\ & ((!\Add13~5_sumout\) # (\Add13~13_sumout\))))) # (\Add16~2_combout\ & ((!\Add13~9_sumout\) # 
-- ((!\Add13~5_sumout\ & \Add13~13_sumout\)))) ) ) ) # ( !\Add13~17_sumout\ & ( \Add13~1_sumout\ & ( (!\Add16~2_combout\ & ((!\Add13~9_sumout\ & ((\Add13~13_sumout\))) # (\Add13~9_sumout\ & (\Add13~5_sumout\ & !\Add13~13_sumout\)))) # (\Add16~2_combout\ & 
-- (\Add13~9_sumout\ & ((!\Add13~13_sumout\) # (\Add13~5_sumout\)))) ) ) ) # ( \Add13~17_sumout\ & ( !\Add13~1_sumout\ & ( (!\Add16~2_combout\ & ((!\Add13~9_sumout\ & (\Add13~5_sumout\ & !\Add13~13_sumout\)) # (\Add13~9_sumout\ & ((!\Add13~13_sumout\) # 
-- (\Add13~5_sumout\))))) # (\Add16~2_combout\ & ((!\Add13~9_sumout\ & ((!\Add13~13_sumout\) # (\Add13~5_sumout\))) # (\Add13~9_sumout\ & ((!\Add13~5_sumout\) # (\Add13~13_sumout\))))) ) ) ) # ( !\Add13~17_sumout\ & ( !\Add13~1_sumout\ & ( 
-- (!\Add16~2_combout\ & ((!\Add13~9_sumout\ & ((!\Add13~5_sumout\) # (\Add13~13_sumout\))) # (\Add13~9_sumout\ & (!\Add13~5_sumout\ & \Add13~13_sumout\)))) # (\Add16~2_combout\ & ((!\Add13~9_sumout\ & (!\Add13~5_sumout\ & \Add13~13_sumout\)) # 
-- (\Add13~9_sumout\ & (\Add13~5_sumout\ & !\Add13~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000111101000011111100001011100010011100010011110110001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~2_combout\,
	datab => \ALT_INV_Add13~9_sumout\,
	datac => \ALT_INV_Add13~5_sumout\,
	datad => \ALT_INV_Add13~13_sumout\,
	datae => \ALT_INV_Add13~17_sumout\,
	dataf => \ALT_INV_Add13~1_sumout\,
	combout => \Add16~3_combout\);

-- Location: LABCELL_X18_Y40_N15
\Add16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add16~4_combout\ = ( \Add13~5_sumout\ & ( \Add13~1_sumout\ & ( !\Add16~2_combout\ $ (\Add13~13_sumout\) ) ) ) # ( !\Add13~5_sumout\ & ( \Add13~1_sumout\ & ( !\Add16~2_combout\ $ (!\Add13~13_sumout\ $ (!\Add13~9_sumout\)) ) ) ) # ( \Add13~5_sumout\ & ( 
-- !\Add13~1_sumout\ & ( !\Add16~2_combout\ $ (!\Add13~13_sumout\ $ (!\Add13~9_sumout\)) ) ) ) # ( !\Add13~5_sumout\ & ( !\Add13~1_sumout\ & ( !\Add16~2_combout\ $ (!\Add13~13_sumout\ $ (\Add13~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011010010110100101101001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~2_combout\,
	datab => \ALT_INV_Add13~13_sumout\,
	datac => \ALT_INV_Add13~9_sumout\,
	datae => \ALT_INV_Add13~5_sumout\,
	dataf => \ALT_INV_Add13~1_sumout\,
	combout => \Add16~4_combout\);

-- Location: LABCELL_X19_Y40_N3
\Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~1_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(4) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(4) $ 
-- (((!\counter_ball_col|auto_generated|counter_reg_bit\(1) & !\counter_ball_col|auto_generated|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \Add20~1_combout\);

-- Location: MLABCELL_X25_Y41_N48
\blocks_t~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~9_combout\ = ( \Add1~9_sumout\ & ( \Add1~5_sumout\ & ( (!\Add1~13_sumout\ & \Add1~1_sumout\) ) ) ) # ( !\Add1~9_sumout\ & ( \Add1~5_sumout\ & ( (!\Add1~13_sumout\ & \Add1~1_sumout\) ) ) ) # ( \Add1~9_sumout\ & ( !\Add1~5_sumout\ & ( 
-- (!\Add1~13_sumout\ & \Add1~1_sumout\) ) ) ) # ( !\Add1~9_sumout\ & ( !\Add1~5_sumout\ & ( (\Add1~13_sumout\ & !\Add1~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~13_sumout\,
	datab => \ALT_INV_Add1~1_sumout\,
	datae => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_Add1~5_sumout\,
	combout => \blocks_t~9_combout\);

-- Location: MLABCELL_X25_Y41_N21
\blocks_t~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~10_combout\ = ( !\Add3~13_sumout\ & ( (\blocks_t~9_combout\ & \Add3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~9_combout\,
	datad => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~10_combout\);

-- Location: LABCELL_X22_Y42_N12
\blocks_t~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~7_combout\ = ( \Add4~1_sumout\ & ( \Add4~5_sumout\ & ( !\Add4~13_sumout\ ) ) ) # ( \Add4~1_sumout\ & ( !\Add4~5_sumout\ & ( (!\Add4~13_sumout\ & \Add4~9_sumout\) ) ) ) # ( !\Add4~1_sumout\ & ( !\Add4~5_sumout\ & ( (\Add4~13_sumout\ & 
-- !\Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add4~13_sumout\,
	datad => \ALT_INV_Add4~9_sumout\,
	datae => \ALT_INV_Add4~1_sumout\,
	dataf => \ALT_INV_Add4~5_sumout\,
	combout => \blocks_t~7_combout\);

-- Location: LABCELL_X23_Y39_N12
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add4~14\ ))
-- \Add4~22\ = CARRY(( \counter_ball_col|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \Add4~14\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: LABCELL_X23_Y39_N15
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( \counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Add4~22\,
	sumout => \Add4~17_sumout\);

-- Location: LABCELL_X23_Y39_N18
\Add6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~3_combout\ = ( !\Add4~13_sumout\ & ( \Add4~17_sumout\ & ( (!\Add4~5_sumout\ & (!\Add4~1_sumout\ & (!\Add4~9_sumout\ & !\Add4~21_sumout\))) ) ) ) # ( \Add4~13_sumout\ & ( !\Add4~17_sumout\ ) ) # ( !\Add4~13_sumout\ & ( !\Add4~17_sumout\ & ( 
-- (((\Add4~21_sumout\) # (\Add4~9_sumout\)) # (\Add4~1_sumout\)) # (\Add4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111110000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add4~5_sumout\,
	datab => \ALT_INV_Add4~1_sumout\,
	datac => \ALT_INV_Add4~9_sumout\,
	datad => \ALT_INV_Add4~21_sumout\,
	datae => \ALT_INV_Add4~13_sumout\,
	dataf => \ALT_INV_Add4~17_sumout\,
	combout => \Add6~3_combout\);

-- Location: LABCELL_X23_Y39_N24
\LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = ( !\Add4~13_sumout\ & ( (!\Add4~1_sumout\ & (!\Add4~9_sumout\ & !\Add4~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add4~1_sumout\,
	datac => \ALT_INV_Add4~9_sumout\,
	datad => \ALT_INV_Add4~5_sumout\,
	dataf => \ALT_INV_Add4~13_sumout\,
	combout => \LessThan10~0_combout\);

-- Location: LABCELL_X22_Y38_N30
\Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~5_sumout\ = SUM(( !\Add4~21_sumout\ $ (!\LessThan10~0_combout\) ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\) ) + ( !VCC ))
-- \Add8~6\ = CARRY(( !\Add4~21_sumout\ $ (!\LessThan10~0_combout\) ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100110011000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datac => \ALT_INV_Add4~21_sumout\,
	datad => \ALT_INV_LessThan10~0_combout\,
	cin => GND,
	sumout => \Add8~5_sumout\,
	cout => \Add8~6\);

-- Location: LABCELL_X22_Y38_N33
\Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~9_sumout\ = SUM(( !\Add6~3_combout\ ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ $ 
-- (!\Add5~0_combout\))) ) + ( \Add8~6\ ))
-- \Add8~10\ = CARRY(( !\Add6~3_combout\ ) + ( !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ $ (!\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ $ 
-- (!\Add5~0_combout\))) ) + ( \Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100101100110100100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	datad => \ALT_INV_Add6~3_combout\,
	dataf => \ALT_INV_Add5~0_combout\,
	cin => \Add8~6\,
	sumout => \Add8~9_sumout\,
	cout => \Add8~10\);

-- Location: MLABCELL_X25_Y39_N36
\blocks_t~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~8_combout\ = ( \Add8~9_sumout\ & ( (!\Add8~13_sumout\ & \blocks_t~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_blocks_t~7_combout\,
	dataf => \ALT_INV_Add8~9_sumout\,
	combout => \blocks_t~8_combout\);

-- Location: LABCELL_X29_Y37_N27
\Add6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = ( !\Add4~5_sumout\ & ( !\Add4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add4~9_sumout\,
	dataf => \ALT_INV_Add4~5_sumout\,
	combout => \Add6~2_combout\);

-- Location: LABCELL_X29_Y37_N30
\find_block_index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~1_combout\ = ( \Add6~2_combout\ & ( \Add4~1_sumout\ & ( (\find_block_index~0_combout\ & ((!\Add4~17_sumout\) # (!\Add4~21_sumout\))) ) ) ) # ( !\Add6~2_combout\ & ( \Add4~1_sumout\ & ( (\find_block_index~0_combout\ & ((!\Add4~17_sumout\) 
-- # (!\Add4~21_sumout\))) ) ) ) # ( \Add6~2_combout\ & ( !\Add4~1_sumout\ & ( (\find_block_index~0_combout\ & ((!\Add4~17_sumout\ & ((\Add4~13_sumout\) # (\Add4~21_sumout\))) # (\Add4~17_sumout\ & ((!\Add4~21_sumout\) # (!\Add4~13_sumout\))))) ) ) ) # ( 
-- !\Add6~2_combout\ & ( !\Add4~1_sumout\ & ( (\find_block_index~0_combout\ & ((!\Add4~17_sumout\) # (!\Add4~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100000101010101010001010100010101000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~0_combout\,
	datab => \ALT_INV_Add4~17_sumout\,
	datac => \ALT_INV_Add4~21_sumout\,
	datad => \ALT_INV_Add4~13_sumout\,
	datae => \ALT_INV_Add6~2_combout\,
	dataf => \ALT_INV_Add4~1_sumout\,
	combout => \find_block_index~1_combout\);

-- Location: LABCELL_X29_Y37_N48
\Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal6~1_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(0) & ( (\counter_ball_col|auto_generated|counter_reg_bit\(6) & (\counter_ball_col|auto_generated|counter_reg_bit\(5) & \Equal6~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \ALT_INV_Equal6~0_combout\,
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \Equal6~1_combout\);

-- Location: LABCELL_X29_Y37_N45
\blocks_t~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~292_combout\ = ( !\Equal6~1_combout\ & ( (\find_block_index~1_combout\ & \ball_col_up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_Equal6~1_combout\,
	combout => \blocks_t~292_combout\);

-- Location: LABCELL_X22_Y41_N12
\blocks_t~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~4_combout\ = ( \Add1~1_sumout\ & ( (\Add1~13_sumout\ & ((\Add1~5_sumout\) # (\Add1~9_sumout\))) ) ) # ( !\Add1~1_sumout\ & ( (!\Add1~13_sumout\ & (!\Add1~9_sumout\ & !\Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~13_sumout\,
	datab => \ALT_INV_Add1~9_sumout\,
	datac => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \blocks_t~4_combout\);

-- Location: LABCELL_X22_Y41_N30
\blocks_t~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~98_combout\ = ( \blocks_t~4_combout\ & ( \Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_blocks_t~4_combout\,
	combout => \blocks_t~98_combout\);

-- Location: LABCELL_X29_Y37_N3
\blocks_t~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~291_combout\ = ( !\Equal6~1_combout\ & ( \ball_col_up~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_Equal6~1_combout\,
	combout => \blocks_t~291_combout\);

-- Location: LABCELL_X22_Y38_N36
\Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~13_sumout\ = SUM(( !\Add7~1_combout\ ) + ( GND ) + ( \Add8~10\ ))
-- \Add8~14\ = CARRY(( !\Add7~1_combout\ ) + ( GND ) + ( \Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add7~1_combout\,
	cin => \Add8~10\,
	sumout => \Add8~13_sumout\,
	cout => \Add8~14\);

-- Location: LABCELL_X22_Y38_N39
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_sumout\ = SUM(( \Add7~0_combout\ ) + ( GND ) + ( \Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add7~0_combout\,
	cin => \Add8~14\,
	sumout => \Add8~1_sumout\);

-- Location: MLABCELL_X25_Y39_N54
\blocks_t~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~37_combout\ = ( \Add6~1_combout\ & ( !\Add8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add6~1_combout\,
	dataf => \ALT_INV_Add8~9_sumout\,
	combout => \blocks_t~37_combout\);

-- Location: MLABCELL_X21_Y40_N21
\blocks_t~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~38_combout\ = ( \blocks_t~291_combout\ & ( \blocks_t~37_combout\ & ( (\Mux1~19_combout\ & (!\Add8~5_sumout\ & (!\Add8~1_sumout\ & \find_block_index~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~19_combout\,
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_find_block_index~1_combout\,
	datae => \ALT_INV_blocks_t~291_combout\,
	dataf => \ALT_INV_blocks_t~37_combout\,
	combout => \blocks_t~38_combout\);

-- Location: LABCELL_X22_Y40_N42
\blocks_t~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~35_combout\ = ( !\Add8~13_sumout\ & ( \Add6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~35_combout\);

-- Location: LABCELL_X24_Y38_N6
\blocks_t~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~39_combout\ = ( \Add2~1_combout\ & ( !\Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \blocks_t~39_combout\);

-- Location: LABCELL_X22_Y39_N24
\blocks_t~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~1_combout\ = ( !\Equal4~1_combout\ & ( \Mux0~19_combout\ & ( (\find_block_index~2_combout\ & (!\Add3~5_sumout\ & (!\ball_col_up~q\ & !\Add3~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_Add3~5_sumout\,
	datac => \ALT_INV_ball_col_up~q\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_Equal4~1_combout\,
	dataf => \ALT_INV_Mux0~19_combout\,
	combout => \blocks_t~1_combout\);

-- Location: LABCELL_X24_Y38_N48
\blocks_t~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~36_combout\ = ( !\Add3~13_sumout\ & ( \Add2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~36_combout\);

-- Location: LABCELL_X24_Y38_N51
\blocks_t~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~199_combout\ = ( \blocks_t~36_combout\ & ( (\blocks_t~39_combout\ & \blocks_t~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~39_combout\,
	datac => \ALT_INV_blocks_t~1_combout\,
	dataf => \ALT_INV_blocks_t~36_combout\,
	combout => \blocks_t~199_combout\);

-- Location: LABCELL_X24_Y38_N33
\blocks_t~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~200_combout\ = ( \blocks_t~35_combout\ & ( \blocks_t~199_combout\ & ( (!blocks(0) & \Update_Game~0_combout\) ) ) ) # ( !\blocks_t~35_combout\ & ( \blocks_t~199_combout\ & ( (!blocks(0) & \Update_Game~0_combout\) ) ) ) # ( \blocks_t~35_combout\ & 
-- ( !\blocks_t~199_combout\ & ( (!blocks(0) & ((!\blocks_t~38_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~35_combout\ & ( !\blocks_t~199_combout\ & ( !blocks(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => \ALT_INV_blocks_t~38_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~35_combout\,
	dataf => \ALT_INV_blocks_t~199_combout\,
	combout => \blocks_t~200_combout\);

-- Location: LABCELL_X18_Y39_N30
\Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~1_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !VCC ))
-- \Add18~2\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( \counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Add18~1_sumout\,
	cout => \Add18~2\);

-- Location: LABCELL_X18_Y39_N33
\Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~5_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Add18~2\ ))
-- \Add18~6\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Add18~2\,
	sumout => \Add18~5_sumout\,
	cout => \Add18~6\);

-- Location: LABCELL_X18_Y39_N36
\Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~9_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Add18~6\ ))
-- \Add18~10\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Add18~6\,
	sumout => \Add18~9_sumout\,
	cout => \Add18~10\);

-- Location: LABCELL_X18_Y39_N39
\Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~13_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \Add18~10\ ))
-- \Add18~14\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \Add18~10\,
	sumout => \Add18~13_sumout\,
	cout => \Add18~14\);

-- Location: LABCELL_X18_Y39_N42
\Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~17_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Add18~14\ ))
-- \Add18~18\ = CARRY(( \counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Add18~14\,
	sumout => \Add18~17_sumout\,
	cout => \Add18~18\);

-- Location: LABCELL_X18_Y39_N45
\Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~21_sumout\ = SUM(( \counter_ball_row|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ ) + ( GND ) + ( \Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	cin => \Add18~18\,
	sumout => \Add18~21_sumout\);

-- Location: LABCELL_X18_Y39_N0
\find_block_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~5_combout\ = ( !\find_block_index~4_combout\ & ( \Add18~1_sumout\ & ( (!\Add18~13_sumout\) # ((!\Add18~5_sumout\ & !\Add18~9_sumout\)) ) ) ) # ( !\find_block_index~4_combout\ & ( !\Add18~1_sumout\ & ( (!\Add18~13_sumout\ & 
-- ((\Add18~9_sumout\) # (\Add18~5_sumout\))) # (\Add18~13_sumout\ & ((!\Add18~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111110001111100000000000000000011101100111011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add18~5_sumout\,
	datab => \ALT_INV_Add18~13_sumout\,
	datac => \ALT_INV_Add18~9_sumout\,
	datae => \ALT_INV_find_block_index~4_combout\,
	dataf => \ALT_INV_Add18~1_sumout\,
	combout => \find_block_index~5_combout\);

-- Location: LABCELL_X19_Y40_N12
\find_block_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~6_combout\ = ( !\Add18~17_sumout\ & ( \find_block_index~5_combout\ & ( !\Add18~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add18~21_sumout\,
	datae => \ALT_INV_Add18~17_sumout\,
	dataf => \ALT_INV_find_block_index~5_combout\,
	combout => \find_block_index~6_combout\);

-- Location: LABCELL_X18_Y39_N27
\Add22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~2_combout\ = ( \Add18~9_sumout\ & ( \Add18~5_sumout\ & ( (!\Add20~3_combout\ & ((!\Add20~2_combout\) # (!\Add18~1_sumout\))) ) ) ) # ( !\Add18~9_sumout\ & ( \Add18~5_sumout\ & ( (\Add18~1_sumout\ & ((!\Add20~2_combout\) # (!\Add20~3_combout\))) ) ) 
-- ) # ( \Add18~9_sumout\ & ( !\Add18~5_sumout\ & ( (!\Add20~3_combout\) # ((!\Add20~2_combout\ & !\Add18~1_sumout\)) ) ) ) # ( !\Add18~9_sumout\ & ( !\Add18~5_sumout\ & ( (!\Add20~2_combout\ & (!\Add18~1_sumout\ & !\Add20~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000111111111010000000001111000010101111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~2_combout\,
	datac => \ALT_INV_Add18~1_sumout\,
	datad => \ALT_INV_Add20~3_combout\,
	datae => \ALT_INV_Add18~9_sumout\,
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \Add22~2_combout\);

-- Location: LABCELL_X18_Y39_N18
\Add22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~3_combout\ = ( \Add18~9_sumout\ & ( \Add18~17_sumout\ & ( (!\Add18~5_sumout\ & ((!\Add18~13_sumout\ & ((!\Add22~2_combout\) # (!\Add18~1_sumout\))) # (\Add18~13_sumout\ & ((\Add18~1_sumout\) # (\Add22~2_combout\))))) # (\Add18~5_sumout\ & 
-- ((!\Add18~13_sumout\ & (!\Add22~2_combout\ & !\Add18~1_sumout\)) # (\Add18~13_sumout\ & ((!\Add22~2_combout\) # (!\Add18~1_sumout\))))) ) ) ) # ( !\Add18~9_sumout\ & ( \Add18~17_sumout\ & ( (!\Add18~13_sumout\ & (((\Add18~1_sumout\) # (\Add22~2_combout\)) 
-- # (\Add18~5_sumout\))) # (\Add18~13_sumout\ & (\Add22~2_combout\ & ((\Add18~1_sumout\) # (\Add18~5_sumout\)))) ) ) ) # ( \Add18~9_sumout\ & ( !\Add18~17_sumout\ & ( (!\Add18~5_sumout\ & ((!\Add18~13_sumout\ & (\Add22~2_combout\ & \Add18~1_sumout\)) # 
-- (\Add18~13_sumout\ & (!\Add22~2_combout\ & !\Add18~1_sumout\)))) # (\Add18~5_sumout\ & ((!\Add18~13_sumout\ & ((\Add18~1_sumout\) # (\Add22~2_combout\))) # (\Add18~13_sumout\ & (\Add22~2_combout\ & \Add18~1_sumout\)))) ) ) ) # ( !\Add18~9_sumout\ & ( 
-- !\Add18~17_sumout\ & ( (!\Add18~13_sumout\ & (!\Add18~5_sumout\ & (!\Add22~2_combout\ & !\Add18~1_sumout\))) # (\Add18~13_sumout\ & ((!\Add22~2_combout\) # ((!\Add18~5_sumout\ & !\Add18~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000110000001001000100110101001101110011111101101110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add18~5_sumout\,
	datab => \ALT_INV_Add18~13_sumout\,
	datac => \ALT_INV_Add22~2_combout\,
	datad => \ALT_INV_Add18~1_sumout\,
	datae => \ALT_INV_Add18~9_sumout\,
	dataf => \ALT_INV_Add18~17_sumout\,
	combout => \Add22~3_combout\);

-- Location: LABCELL_X18_Y39_N51
\Add22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~4_combout\ = ( \Add18~9_sumout\ & ( \Add18~5_sumout\ & ( !\Add22~2_combout\ $ (!\Add18~1_sumout\ $ (\Add18~13_sumout\)) ) ) ) # ( !\Add18~9_sumout\ & ( \Add18~5_sumout\ & ( !\Add22~2_combout\ $ (\Add18~13_sumout\) ) ) ) # ( \Add18~9_sumout\ & ( 
-- !\Add18~5_sumout\ & ( !\Add22~2_combout\ $ (!\Add18~1_sumout\ $ (!\Add18~13_sumout\)) ) ) ) # ( !\Add18~9_sumout\ & ( !\Add18~5_sumout\ & ( !\Add22~2_combout\ $ (!\Add18~1_sumout\ $ (\Add18~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011010100101101001010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~2_combout\,
	datab => \ALT_INV_Add18~1_sumout\,
	datac => \ALT_INV_Add18~13_sumout\,
	datae => \ALT_INV_Add18~9_sumout\,
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \Add22~4_combout\);

-- Location: LABCELL_X18_Y39_N57
\Add22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~1_combout\ = ( \Add18~9_sumout\ & ( \Add18~5_sumout\ & ( !\Add20~3_combout\ $ (((!\Add20~2_combout\) # (!\Add18~1_sumout\))) ) ) ) # ( !\Add18~9_sumout\ & ( \Add18~5_sumout\ & ( !\Add20~3_combout\ $ (((\Add20~2_combout\ & \Add18~1_sumout\))) ) ) ) 
-- # ( \Add18~9_sumout\ & ( !\Add18~5_sumout\ & ( !\Add20~3_combout\ $ (((\Add18~1_sumout\) # (\Add20~2_combout\))) ) ) ) # ( !\Add18~9_sumout\ & ( !\Add18~5_sumout\ & ( !\Add20~3_combout\ $ (((!\Add20~2_combout\ & !\Add18~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000101000000101111111111010000001010000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~2_combout\,
	datac => \ALT_INV_Add18~1_sumout\,
	datad => \ALT_INV_Add20~3_combout\,
	datae => \ALT_INV_Add18~9_sumout\,
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \Add22~1_combout\);

-- Location: LABCELL_X18_Y39_N15
\Add22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~0_combout\ = ( \Add18~5_sumout\ & ( !\Add20~2_combout\ $ (\Add18~1_sumout\) ) ) # ( !\Add18~5_sumout\ & ( !\Add20~2_combout\ $ (!\Add18~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~2_combout\,
	datac => \ALT_INV_Add18~1_sumout\,
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \Add22~0_combout\);

-- Location: LABCELL_X19_Y40_N57
\Add20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~0_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) $ 
-- (!\counter_ball_col|auto_generated|counter_reg_bit\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \Add20~0_combout\);

-- Location: LABCELL_X22_Y38_N12
\blocks_t~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~90_combout\ = ( \Add6~0_combout\ & ( (\Add8~9_sumout\ & \Add8~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datad => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add6~0_combout\,
	combout => \blocks_t~90_combout\);

-- Location: LABCELL_X24_Y39_N24
\blocks_t~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~58_combout\ = ( \Add6~1_combout\ & ( \Mux1~19_combout\ & ( (!\Add8~5_sumout\ & (\find_block_index~1_combout\ & (\blocks_t~291_combout\ & \Add8~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_find_block_index~1_combout\,
	datac => \ALT_INV_blocks_t~291_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Add6~1_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \blocks_t~58_combout\);

-- Location: LABCELL_X23_Y40_N48
\blocks_t~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~91_combout\ = (\Add3~13_sumout\ & (\Add3~9_sumout\ & \Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~13_sumout\,
	datac => \ALT_INV_Add3~9_sumout\,
	datad => \ALT_INV_Add2~0_combout\,
	combout => \blocks_t~91_combout\);

-- Location: MLABCELL_X25_Y40_N48
\find_block_index~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~18_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & \Add16~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_Add16~4_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~18_combout\);

-- Location: MLABCELL_X25_Y40_N42
\find_block_index~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~14_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & \Add20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~14_combout\);

-- Location: MLABCELL_X25_Y40_N21
\find_block_index~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~19_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & !\Add16~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Add16~3_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~19_combout\);

-- Location: MLABCELL_X25_Y40_N51
\find_block_index~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~15_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & \Add20~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~15_combout\);

-- Location: LABCELL_X17_Y40_N33
\Add16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add16~0_combout\ = ( \Add13~1_sumout\ & ( !\Add20~2_combout\ $ (\Add13~5_sumout\) ) ) # ( !\Add13~1_sumout\ & ( !\Add20~2_combout\ $ (!\Add13~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add20~2_combout\,
	datad => \ALT_INV_Add13~5_sumout\,
	dataf => \ALT_INV_Add13~1_sumout\,
	combout => \Add16~0_combout\);

-- Location: MLABCELL_X25_Y40_N30
\find_block_index~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~16_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & !\Add16~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Add16~0_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~16_combout\);

-- Location: LABCELL_X30_Y40_N33
\Decoder2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~25_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~16_combout\ & ( (!\find_block_index~18_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~19_combout\ & \find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~25_combout\);

-- Location: LABCELL_X24_Y39_N48
\blocks_t~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~54_combout\ = ( \Add3~1_sumout\ & ( !\Add3~5_sumout\ & ( (!\ball_col_up~q\ & (\Mux0~19_combout\ & (\find_block_index~2_combout\ & !\Equal4~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datab => \ALT_INV_Mux0~19_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_Equal4~1_combout\,
	datae => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_Add3~5_sumout\,
	combout => \blocks_t~54_combout\);

-- Location: LABCELL_X27_Y37_N24
\blocks_t~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~171_combout\ = ( \Add2~1_combout\ & ( \blocks_t~54_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add2~1_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~171_combout\);

-- Location: LABCELL_X27_Y37_N12
\blocks_t~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~188_combout\ = ( \blocks_t~58_combout\ & ( \blocks_t~171_combout\ & ( (!blocks(56) & (((!\blocks_t~90_combout\ & !\blocks_t~91_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~58_combout\ & ( \blocks_t~171_combout\ & ( (!blocks(56) 
-- & ((!\blocks_t~91_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~58_combout\ & ( !\blocks_t~171_combout\ & ( (!blocks(56) & ((!\blocks_t~90_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~58_combout\ & ( !\blocks_t~171_combout\ & 
-- ( !blocks(56) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000101010001010101010001000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(56),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~90_combout\,
	datad => \ALT_INV_blocks_t~91_combout\,
	datae => \ALT_INV_blocks_t~58_combout\,
	dataf => \ALT_INV_blocks_t~171_combout\,
	combout => \blocks_t~188_combout\);

-- Location: LABCELL_X27_Y40_N39
\find_block_index~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~10_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & \Add22~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~6_combout\,
	datad => \ALT_INV_Add22~4_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~10_combout\);

-- Location: LABCELL_X27_Y40_N51
\find_block_index~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~11_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & !\Add22~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~6_combout\,
	datad => \ALT_INV_Add22~3_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~11_combout\);

-- Location: MLABCELL_X28_Y40_N42
\find_block_index~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~7_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & \Add20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~6_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~7_combout\);

-- Location: MLABCELL_X28_Y38_N9
\find_block_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~8_combout\ = ( \Mux3~4_combout\ & ( (\Add20~1_combout\ & \find_block_index~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add20~1_combout\,
	datad => \ALT_INV_find_block_index~6_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~8_combout\);

-- Location: LABCELL_X27_Y40_N42
\find_block_index~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~9_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & !\Add22~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_Add22~1_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~9_combout\);

-- Location: LABCELL_X27_Y40_N36
\points_per_block~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~0_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & !\Add22~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~6_combout\,
	datad => \ALT_INV_Add22~0_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~0_combout\);

-- Location: LABCELL_X30_Y40_N39
\Decoder3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~25_combout\ = ( !\find_block_index~9_combout\ & ( \points_per_block~0_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~11_combout\ & (\find_block_index~7_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~25_combout\);

-- Location: LABCELL_X30_Y40_N54
\blocks_t~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~189_combout\ = ( \blocks_t~188_combout\ & ( \Decoder3~25_combout\ & ( (\blocks_t~293_combout\ & (!\Update_Game~0_combout\ & ((\Decoder2~25_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~188_combout\ & ( \Decoder3~25_combout\ ) ) # ( 
-- \blocks_t~188_combout\ & ( !\Decoder3~25_combout\ & ( (!\ball_row_up~q\ & (\blocks_t~293_combout\ & (\Decoder2~25_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~188_combout\ & ( !\Decoder3~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000100000000011111111111111110001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_blocks_t~293_combout\,
	datac => \ALT_INV_Decoder2~25_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~188_combout\,
	dataf => \ALT_INV_Decoder3~25_combout\,
	combout => \blocks_t~189_combout\);

-- Location: FF_X30_Y40_N56
\blocks[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~189_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(56));

-- Location: LABCELL_X24_Y40_N0
\blocks_t~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~122_combout\ = ( !blocks(56) & ( \blocks_t~54_combout\ & ( (!\blocks_t~90_combout\ & ((!\Add2~1_combout\) # ((!\blocks_t~91_combout\)))) # (\blocks_t~90_combout\ & (!\blocks_t~58_combout\ & ((!\Add2~1_combout\) # (!\blocks_t~91_combout\)))) ) ) 
-- ) # ( !blocks(56) & ( !\blocks_t~54_combout\ & ( (!\blocks_t~90_combout\) # (!\blocks_t~58_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~90_combout\,
	datab => \ALT_INV_Add2~1_combout\,
	datac => \ALT_INV_blocks_t~58_combout\,
	datad => \ALT_INV_blocks_t~91_combout\,
	datae => ALT_INV_blocks(56),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~122_combout\);

-- Location: LABCELL_X23_Y40_N6
\blocks_t~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~87_combout\ = ( !\Add6~1_combout\ & ( (\Add8~9_sumout\ & (\Add6~0_combout\ & \Add8~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add8~9_sumout\,
	datac => \ALT_INV_Add6~0_combout\,
	datad => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \blocks_t~87_combout\);

-- Location: LABCELL_X23_Y40_N9
\blocks_t~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~88_combout\ = ( !\Add2~1_combout\ & ( (\Add2~0_combout\ & (\Add3~13_sumout\ & \Add3~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~0_combout\,
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \blocks_t~88_combout\);

-- Location: LABCELL_X23_Y41_N42
\blocks_t~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~192_combout\ = ( \blocks_t~87_combout\ & ( \blocks_t~54_combout\ & ( (!blocks(58) & (((!\blocks_t~53_combout\ & !\blocks_t~88_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~87_combout\ & ( \blocks_t~54_combout\ & ( (!blocks(58) & 
-- ((!\blocks_t~88_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~87_combout\ & ( !\blocks_t~54_combout\ & ( (!blocks(58) & ((!\blocks_t~53_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~87_combout\ & ( !\blocks_t~54_combout\ & ( 
-- !blocks(58) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110100001101000011110000010100001101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~53_combout\,
	datac => ALT_INV_blocks(58),
	datad => \ALT_INV_blocks_t~88_combout\,
	datae => \ALT_INV_blocks_t~87_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~192_combout\);

-- Location: MLABCELL_X28_Y41_N51
\Decoder3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~27_combout\ = ( !\find_block_index~11_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~7_combout\ & (!\find_block_index~10_combout\ & (!\find_block_index~8_combout\ & !\find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~7_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~27_combout\);

-- Location: MLABCELL_X28_Y41_N57
\Decoder2~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~27_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~18_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~27_combout\);

-- Location: LABCELL_X30_Y41_N42
\blocks_t~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~193_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~27_combout\ & ( (!\blocks_t~192_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~27_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~27_combout\ & ( 
-- !\blocks_t~192_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~27_combout\ & ( (!\blocks_t~192_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~27_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~27_combout\ & ( 
-- !\blocks_t~192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011110000111100001111100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~192_combout\,
	datad => \ALT_INV_Decoder3~27_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~27_combout\,
	combout => \blocks_t~193_combout\);

-- Location: FF_X30_Y41_N44
\blocks[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~193_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(58));

-- Location: LABCELL_X24_Y40_N9
\blocks_t~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~121_combout\ = ( \blocks_t~54_combout\ & ( (!\blocks_t~88_combout\ & (!blocks(58) & ((!\blocks_t~87_combout\) # (!\blocks_t~53_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(58) & ((!\blocks_t~87_combout\) # (!\blocks_t~53_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~87_combout\,
	datab => \ALT_INV_blocks_t~88_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => ALT_INV_blocks(58),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~121_combout\);

-- Location: LABCELL_X23_Y41_N0
\blocks_t~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~2_combout\ = ( \Add4~1_sumout\ & ( \Add4~9_sumout\ & ( \Add4~13_sumout\ ) ) ) # ( \Add4~1_sumout\ & ( !\Add4~9_sumout\ & ( (\Add4~13_sumout\ & \Add4~5_sumout\) ) ) ) # ( !\Add4~1_sumout\ & ( !\Add4~9_sumout\ & ( (!\Add4~13_sumout\ & 
-- !\Add4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000110000001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add4~13_sumout\,
	datac => \ALT_INV_Add4~5_sumout\,
	datae => \ALT_INV_Add4~1_sumout\,
	dataf => \ALT_INV_Add4~9_sumout\,
	combout => \blocks_t~2_combout\);

-- Location: LABCELL_X24_Y40_N54
\blocks_t~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~81_combout\ = ( \Add8~9_sumout\ & ( (\blocks_t~2_combout\ & \Add8~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~2_combout\,
	datad => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add8~9_sumout\,
	combout => \blocks_t~81_combout\);

-- Location: LABCELL_X23_Y40_N33
\blocks_t~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~82_combout\ = ( \Add3~9_sumout\ & ( (\Add3~13_sumout\ & \blocks_t~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_blocks_t~4_combout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \blocks_t~82_combout\);

-- Location: LABCELL_X22_Y41_N9
\blocks_t~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~194_combout\ = ( \blocks_t~53_combout\ & ( \blocks_t~82_combout\ & ( (!blocks(59) & (((!\blocks_t~81_combout\ & !\blocks_t~54_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~53_combout\ & ( \blocks_t~82_combout\ & ( (!blocks(59) & 
-- ((!\blocks_t~54_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~53_combout\ & ( !\blocks_t~82_combout\ & ( (!blocks(59) & ((!\blocks_t~81_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~53_combout\ & ( !\blocks_t~82_combout\ & ( 
-- !blocks(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001010101010100000101010101000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(59),
	datab => \ALT_INV_blocks_t~81_combout\,
	datac => \ALT_INV_blocks_t~54_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~53_combout\,
	dataf => \ALT_INV_blocks_t~82_combout\,
	combout => \blocks_t~194_combout\);

-- Location: LABCELL_X29_Y41_N57
\Decoder3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~28_combout\ = ( !\find_block_index~11_combout\ & ( \points_per_block~0_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~9_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~28_combout\);

-- Location: LABCELL_X29_Y40_N6
\Decoder2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~28_combout\ = ( \find_block_index~16_combout\ & ( !\find_block_index~17_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~18_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~28_combout\);

-- Location: LABCELL_X30_Y41_N0
\blocks_t~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~195_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~28_combout\ & ( (!\blocks_t~194_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~28_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~28_combout\ & ( 
-- !\blocks_t~194_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~28_combout\ & ( (!\blocks_t~194_combout\) # ((\Decoder3~28_combout\ & (!\Update_Game~0_combout\ & \ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~28_combout\ & ( 
-- !\blocks_t~194_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101011101010101010101010101111101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~194_combout\,
	datab => \ALT_INV_Decoder3~28_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~28_combout\,
	combout => \blocks_t~195_combout\);

-- Location: LABCELL_X30_Y41_N15
\blocks[59]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[59]~feeder_combout\ = \blocks_t~195_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~195_combout\,
	combout => \blocks[59]~feeder_combout\);

-- Location: FF_X30_Y41_N17
\blocks[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[59]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(59));

-- Location: LABCELL_X24_Y40_N57
\blocks_t~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~119_combout\ = ( \blocks_t~54_combout\ & ( (!blocks(59) & (!\blocks_t~82_combout\ & ((!\blocks_t~53_combout\) # (!\blocks_t~81_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(59) & ((!\blocks_t~53_combout\) # (!\blocks_t~81_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(59),
	datab => \ALT_INV_blocks_t~82_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => \ALT_INV_blocks_t~81_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~119_combout\);

-- Location: LABCELL_X22_Y40_N27
\blocks_t~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~85_combout\ = (\blocks_t~9_combout\ & (\Add3~13_sumout\ & \Add3~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~9_combout\,
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add3~9_sumout\,
	combout => \blocks_t~85_combout\);

-- Location: LABCELL_X22_Y41_N3
\blocks_t~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~190_combout\ = ( \blocks_t~53_combout\ & ( \blocks_t~84_combout\ & ( (!blocks(57) & \Update_Game~0_combout\) ) ) ) # ( !\blocks_t~53_combout\ & ( \blocks_t~84_combout\ & ( (!blocks(57) & ((!\blocks_t~85_combout\) # ((!\blocks_t~54_combout\) # 
-- (\Update_Game~0_combout\)))) ) ) ) # ( \blocks_t~53_combout\ & ( !\blocks_t~84_combout\ & ( (!blocks(57) & ((!\blocks_t~85_combout\) # ((!\blocks_t~54_combout\) # (\Update_Game~0_combout\)))) ) ) ) # ( !\blocks_t~53_combout\ & ( !\blocks_t~84_combout\ & ( 
-- (!blocks(57) & ((!\blocks_t~85_combout\) # ((!\blocks_t~54_combout\) # (\Update_Game~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001100110010001100110011001000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~85_combout\,
	datab => ALT_INV_blocks(57),
	datac => \ALT_INV_blocks_t~54_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~53_combout\,
	dataf => \ALT_INV_blocks_t~84_combout\,
	combout => \blocks_t~190_combout\);

-- Location: LABCELL_X29_Y41_N3
\Decoder2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~26_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~26_combout\);

-- Location: LABCELL_X29_Y41_N45
\Decoder3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~26_combout\ = ( !\find_block_index~11_combout\ & ( \points_per_block~0_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~9_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~26_combout\);

-- Location: LABCELL_X30_Y41_N24
\blocks_t~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~191_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~26_combout\ & ( (!\blocks_t~190_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~26_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~26_combout\ & ( 
-- !\blocks_t~190_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~26_combout\ & ( (!\blocks_t~190_combout\) # ((!\ball_row_up~q\ & (!\Update_Game~0_combout\ & \Decoder2~26_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~26_combout\ & ( 
-- !\blocks_t~190_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101110101010101010101010101011101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~190_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder2~26_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~26_combout\,
	combout => \blocks_t~191_combout\);

-- Location: FF_X30_Y41_N26
\blocks[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~191_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(57));

-- Location: LABCELL_X24_Y40_N51
\blocks_t~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~120_combout\ = ( \blocks_t~54_combout\ & ( (!\blocks_t~85_combout\ & (!blocks(57) & ((!\blocks_t~84_combout\) # (!\blocks_t~53_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(57) & ((!\blocks_t~84_combout\) # (!\blocks_t~53_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~85_combout\,
	datab => \ALT_INV_blocks_t~84_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => ALT_INV_blocks(57),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~120_combout\);

-- Location: LABCELL_X24_Y40_N30
\rtl~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~51_combout\ = ( \blocks_t~119_combout\ & ( \blocks_t~120_combout\ & ( (!\Add20~0_combout\) # ((!\Add20~1_combout\ & ((\blocks_t~121_combout\))) # (\Add20~1_combout\ & (\blocks_t~122_combout\))) ) ) ) # ( !\blocks_t~119_combout\ & ( 
-- \blocks_t~120_combout\ & ( (!\Add20~1_combout\ & (\Add20~0_combout\ & ((\blocks_t~121_combout\)))) # (\Add20~1_combout\ & ((!\Add20~0_combout\) # ((\blocks_t~122_combout\)))) ) ) ) # ( \blocks_t~119_combout\ & ( !\blocks_t~120_combout\ & ( 
-- (!\Add20~1_combout\ & ((!\Add20~0_combout\) # ((\blocks_t~121_combout\)))) # (\Add20~1_combout\ & (\Add20~0_combout\ & (\blocks_t~122_combout\))) ) ) ) # ( !\blocks_t~119_combout\ & ( !\blocks_t~120_combout\ & ( (\Add20~0_combout\ & ((!\Add20~1_combout\ & 
-- ((\blocks_t~121_combout\))) # (\Add20~1_combout\ & (\blocks_t~122_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_Add20~0_combout\,
	datac => \ALT_INV_blocks_t~122_combout\,
	datad => \ALT_INV_blocks_t~121_combout\,
	datae => \ALT_INV_blocks_t~119_combout\,
	dataf => \ALT_INV_blocks_t~120_combout\,
	combout => \rtl~51_combout\);

-- Location: LABCELL_X23_Y40_N18
\blocks_t~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~103_combout\ = ( !\Add6~1_combout\ & ( (\Add6~0_combout\ & \Add8~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~0_combout\,
	datad => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \blocks_t~103_combout\);

-- Location: LABCELL_X23_Y38_N12
\blocks_t~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~76_combout\ = ( \Mux1~19_combout\ & ( \Add8~5_sumout\ & ( (\find_block_index~1_combout\ & (!\Add8~9_sumout\ & (\Add8~1_sumout\ & \blocks_t~291_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~1_combout\,
	datab => \ALT_INV_Add8~9_sumout\,
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_blocks_t~291_combout\,
	datae => \ALT_INV_Mux1~19_combout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \blocks_t~76_combout\);

-- Location: LABCELL_X22_Y40_N15
\blocks_t~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~104_combout\ = ( \Add2~0_combout\ & ( (!\Add2~1_combout\ & \Add3~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_combout\,
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add2~0_combout\,
	combout => \blocks_t~104_combout\);

-- Location: LABCELL_X30_Y40_N48
\Decoder2~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~23_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~15_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~16_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~23_combout\);

-- Location: LABCELL_X33_Y41_N30
\blocks_t~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~184_combout\ = ( \blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(54) & (((!\blocks_t~103_combout\ & !\blocks_t~104_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( 
-- (!blocks(54) & ((!\blocks_t~103_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~152_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(54) & ((!\blocks_t~104_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( 
-- !\blocks_t~76_combout\ & ( !blocks(54) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010101010001000101010101000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(54),
	datab => \ALT_INV_blocks_t~103_combout\,
	datac => \ALT_INV_blocks_t~104_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~184_combout\);

-- Location: LABCELL_X30_Y40_N24
\Decoder3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~23_combout\ = ( \find_block_index~7_combout\ & ( \find_block_index~9_combout\ & ( (!\points_per_block~0_combout\ & (!\find_block_index~11_combout\ & (!\find_block_index~8_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~23_combout\);

-- Location: LABCELL_X30_Y40_N12
\blocks_t~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~185_combout\ = ( \ball_row_up~q\ & ( \Decoder3~23_combout\ & ( (!\blocks_t~184_combout\) # ((!\Update_Game~0_combout\ & \blocks_t~293_combout\)) ) ) ) # ( !\ball_row_up~q\ & ( \Decoder3~23_combout\ & ( (!\blocks_t~184_combout\) # 
-- ((\Decoder2~23_combout\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( \ball_row_up~q\ & ( !\Decoder3~23_combout\ & ( !\blocks_t~184_combout\ ) ) ) # ( !\ball_row_up~q\ & ( !\Decoder3~23_combout\ & ( (!\blocks_t~184_combout\) # 
-- ((\Decoder2~23_combout\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110100111100001111000011110000111101001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~23_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~184_combout\,
	datad => \ALT_INV_blocks_t~293_combout\,
	datae => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Decoder3~23_combout\,
	combout => \blocks_t~185_combout\);

-- Location: FF_X30_Y40_N14
\blocks[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~185_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(54));

-- Location: LABCELL_X23_Y41_N36
\blocks_t~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~117_combout\ = ( !blocks(54) & ( \blocks_t~43_combout\ & ( (!\Add3~1_sumout\ & ((!\blocks_t~103_combout\) # ((!\blocks_t~76_combout\)))) # (\Add3~1_sumout\ & (!\blocks_t~104_combout\ & ((!\blocks_t~103_combout\) # (!\blocks_t~76_combout\)))) ) ) 
-- ) # ( !blocks(54) & ( !\blocks_t~43_combout\ & ( (!\blocks_t~103_combout\) # (!\blocks_t~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000000000000000011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \ALT_INV_blocks_t~103_combout\,
	datac => \ALT_INV_blocks_t~76_combout\,
	datad => \ALT_INV_blocks_t~104_combout\,
	datae => ALT_INV_blocks(54),
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~117_combout\);

-- Location: LABCELL_X22_Y40_N57
\blocks_t~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~112_combout\ = ( \Add6~1_combout\ & ( (\Add8~13_sumout\ & \Add6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \blocks_t~112_combout\);

-- Location: LABCELL_X22_Y40_N30
\blocks_t~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~113_combout\ = ( \Add3~13_sumout\ & ( (\Add2~0_combout\ & \Add2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~0_combout\,
	datad => \ALT_INV_Add2~1_combout\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~113_combout\);

-- Location: LABCELL_X31_Y38_N54
\blocks_t~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~182_combout\ = ( \blocks_t~76_combout\ & ( \blocks_t~152_combout\ & ( (!blocks(52) & (((!\blocks_t~112_combout\ & !\blocks_t~113_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~76_combout\ & ( \blocks_t~152_combout\ & ( 
-- (!blocks(52) & ((!\blocks_t~113_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~76_combout\ & ( !\blocks_t~152_combout\ & ( (!blocks(52) & ((!\blocks_t~112_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~76_combout\ & ( 
-- !\blocks_t~152_combout\ & ( !blocks(52) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001100110011000000110011001000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~112_combout\,
	datab => ALT_INV_blocks(52),
	datac => \ALT_INV_blocks_t~113_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~76_combout\,
	dataf => \ALT_INV_blocks_t~152_combout\,
	combout => \blocks_t~182_combout\);

-- Location: LABCELL_X30_Y40_N36
\Decoder3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~22_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~9_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~11_combout\ & (\find_block_index~8_combout\ & \find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~22_combout\);

-- Location: LABCELL_X30_Y40_N30
\Decoder2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~22_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~18_combout\ & (\find_block_index~14_combout\ & (\find_block_index~15_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~22_combout\);

-- Location: LABCELL_X31_Y38_N30
\blocks_t~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~183_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~22_combout\ & ( (!\blocks_t~182_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~22_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~22_combout\ & ( 
-- !\blocks_t~182_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~22_combout\ & ( (!\blocks_t~182_combout\) # ((\ball_row_up~q\ & (\Decoder3~22_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~22_combout\ & ( 
-- !\blocks_t~182_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010111010101010101010101010101110111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~182_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~22_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~22_combout\,
	combout => \blocks_t~183_combout\);

-- Location: FF_X31_Y38_N32
\blocks[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~183_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(52));

-- Location: LABCELL_X23_Y41_N30
\blocks_t~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~118_combout\ = ( !blocks(52) & ( \blocks_t~76_combout\ & ( (!\blocks_t~112_combout\ & ((!\Add3~1_sumout\) # ((!\blocks_t~43_combout\) # (!\blocks_t~113_combout\)))) ) ) ) # ( !blocks(52) & ( !\blocks_t~76_combout\ & ( (!\Add3~1_sumout\) # 
-- ((!\blocks_t~43_combout\) # (!\blocks_t~113_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010000000000000000011001100110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \ALT_INV_blocks_t~112_combout\,
	datac => \ALT_INV_blocks_t~43_combout\,
	datad => \ALT_INV_blocks_t~113_combout\,
	datae => ALT_INV_blocks(52),
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~118_combout\);

-- Location: LABCELL_X22_Y40_N6
\blocks_t~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~101_combout\ = ( \Add3~13_sumout\ & ( \blocks_t~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~9_combout\,
	datae => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~101_combout\);

-- Location: LABCELL_X22_Y40_N12
\blocks_t~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~100_combout\ = ( \Add8~13_sumout\ & ( \blocks_t~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~7_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~100_combout\);

-- Location: LABCELL_X33_Y41_N0
\blocks_t~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~186_combout\ = ( \blocks_t~152_combout\ & ( \blocks_t~100_combout\ & ( (!blocks(53) & (((!\blocks_t~101_combout\ & !\blocks_t~76_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( \blocks_t~100_combout\ & ( 
-- (!blocks(53) & ((!\blocks_t~76_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~152_combout\ & ( !\blocks_t~100_combout\ & ( (!blocks(53) & ((!\blocks_t~101_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( 
-- !\blocks_t~100_combout\ & ( !blocks(53) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001100110011000000110011001000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~101_combout\,
	datab => ALT_INV_blocks(53),
	datac => \ALT_INV_blocks_t~76_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~100_combout\,
	combout => \blocks_t~186_combout\);

-- Location: LABCELL_X31_Y38_N15
\Decoder3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~24_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~8_combout\ & ( (!\find_block_index~10_combout\ & (\find_block_index~9_combout\ & (!\find_block_index~7_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~24_combout\);

-- Location: LABCELL_X30_Y41_N6
\Decoder2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~24_combout\ = ( !\find_block_index~16_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~19_combout\ & (\find_block_index~15_combout\ & (\find_block_index~17_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~24_combout\);

-- Location: LABCELL_X31_Y38_N0
\blocks_t~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~187_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~24_combout\ & ( (!\blocks_t~186_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~24_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~24_combout\ & ( 
-- !\blocks_t~186_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~24_combout\ & ( (!\blocks_t~186_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~24_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~24_combout\ & ( 
-- !\blocks_t~186_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011110000111100001111100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~186_combout\,
	datad => \ALT_INV_Decoder3~24_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~24_combout\,
	combout => \blocks_t~187_combout\);

-- Location: FF_X31_Y38_N2
\blocks[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~187_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(53));

-- Location: LABCELL_X23_Y41_N54
\blocks_t~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~116_combout\ = ( \blocks_t~100_combout\ & ( \blocks_t~43_combout\ & ( (!\blocks_t~76_combout\ & (!blocks(53) & ((!\blocks_t~101_combout\) # (!\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~100_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(53) & 
-- ((!\blocks_t~101_combout\) # (!\Add3~1_sumout\))) ) ) ) # ( \blocks_t~100_combout\ & ( !\blocks_t~43_combout\ & ( (!\blocks_t~76_combout\ & !blocks(53)) ) ) ) # ( !\blocks_t~100_combout\ & ( !\blocks_t~43_combout\ & ( !blocks(53) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011111100000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~76_combout\,
	datab => \ALT_INV_blocks_t~101_combout\,
	datac => \ALT_INV_Add3~1_sumout\,
	datad => ALT_INV_blocks(53),
	datae => \ALT_INV_blocks_t~100_combout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~116_combout\);

-- Location: LABCELL_X23_Y41_N21
\blocks_t~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~97_combout\ = ( \Add8~13_sumout\ & ( \blocks_t~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~2_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~97_combout\);

-- Location: LABCELL_X33_Y41_N42
\blocks_t~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~238_combout\ = ( \blocks_t~76_combout\ & ( ((\blocks_t~98_combout\ & \blocks_t~152_combout\)) # (\blocks_t~97_combout\) ) ) # ( !\blocks_t~76_combout\ & ( (\blocks_t~98_combout\ & \blocks_t~152_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~98_combout\,
	datac => \ALT_INV_blocks_t~97_combout\,
	datad => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~238_combout\);

-- Location: LABCELL_X29_Y40_N51
\Decoder3~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~47_combout\ = ( !\find_block_index~10_combout\ & ( \find_block_index~9_combout\ & ( (!\find_block_index~11_combout\ & (!\points_per_block~0_combout\ & (!\find_block_index~7_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~47_combout\);

-- Location: LABCELL_X29_Y40_N9
\Decoder2~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~47_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~16_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~18_combout\ & (!\find_block_index~19_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~47_combout\);

-- Location: LABCELL_X30_Y38_N12
\blocks_t~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~239_combout\ = ( \Decoder3~47_combout\ & ( \Decoder2~47_combout\ & ( (!\Update_Game~0_combout\ & ((\blocks_t~238_combout\) # (\blocks_t~293_combout\))) ) ) ) # ( !\Decoder3~47_combout\ & ( \Decoder2~47_combout\ & ( (!\Update_Game~0_combout\ & 
-- (((\blocks_t~293_combout\ & !\ball_row_up~q\)) # (\blocks_t~238_combout\))) ) ) ) # ( \Decoder3~47_combout\ & ( !\Decoder2~47_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~293_combout\ & \ball_row_up~q\)) # (\blocks_t~238_combout\))) ) ) ) # ( 
-- !\Decoder3~47_combout\ & ( !\Decoder2~47_combout\ & ( (\blocks_t~238_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001101110000000001110011000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~293_combout\,
	datab => \ALT_INV_blocks_t~238_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_Decoder3~47_combout\,
	dataf => \ALT_INV_Decoder2~47_combout\,
	combout => \blocks_t~239_combout\);

-- Location: LABCELL_X29_Y40_N39
\blocks_t~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~283_combout\ = ( \blocks_t~239_combout\ ) # ( !\blocks_t~239_combout\ & ( blocks(55) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(55),
	dataf => \ALT_INV_blocks_t~239_combout\,
	combout => \blocks_t~283_combout\);

-- Location: FF_X29_Y40_N41
\blocks[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~283_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(55));

-- Location: LABCELL_X23_Y41_N24
\blocks_t~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~115_combout\ = ( !\blocks_t~97_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(55) & ((!\Add3~1_sumout\) # ((!\blocks_t~43_combout\) # (!\blocks_t~98_combout\)))) ) ) ) # ( \blocks_t~97_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(55) & 
-- ((!\Add3~1_sumout\) # ((!\blocks_t~43_combout\) # (!\blocks_t~98_combout\)))) ) ) ) # ( !\blocks_t~97_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(55) & ((!\Add3~1_sumout\) # ((!\blocks_t~43_combout\) # (!\blocks_t~98_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011001100110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => ALT_INV_blocks(55),
	datac => \ALT_INV_blocks_t~43_combout\,
	datad => \ALT_INV_blocks_t~98_combout\,
	datae => \ALT_INV_blocks_t~97_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~115_combout\);

-- Location: LABCELL_X23_Y41_N12
\rtl~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~53_combout\ = ( \blocks_t~116_combout\ & ( \blocks_t~115_combout\ & ( (!\Add20~0_combout\) # ((!\Add20~1_combout\ & (\blocks_t~117_combout\)) # (\Add20~1_combout\ & ((\blocks_t~118_combout\)))) ) ) ) # ( !\blocks_t~116_combout\ & ( 
-- \blocks_t~115_combout\ & ( (!\Add20~1_combout\ & (((!\Add20~0_combout\)) # (\blocks_t~117_combout\))) # (\Add20~1_combout\ & (((\blocks_t~118_combout\ & \Add20~0_combout\)))) ) ) ) # ( \blocks_t~116_combout\ & ( !\blocks_t~115_combout\ & ( 
-- (!\Add20~1_combout\ & (\blocks_t~117_combout\ & ((\Add20~0_combout\)))) # (\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~118_combout\)))) ) ) ) # ( !\blocks_t~116_combout\ & ( !\blocks_t~115_combout\ & ( (\Add20~0_combout\ & ((!\Add20~1_combout\ 
-- & (\blocks_t~117_combout\)) # (\Add20~1_combout\ & ((\blocks_t~118_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~117_combout\,
	datab => \ALT_INV_blocks_t~118_combout\,
	datac => \ALT_INV_Add20~1_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	datae => \ALT_INV_blocks_t~116_combout\,
	dataf => \ALT_INV_blocks_t~115_combout\,
	combout => \rtl~53_combout\);

-- Location: LABCELL_X24_Y38_N0
\blocks_t~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~106_combout\ = ( \Add6~0_combout\ & ( \Add8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add6~0_combout\,
	combout => \blocks_t~106_combout\);

-- Location: LABCELL_X24_Y38_N45
\blocks_t~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~107_combout\ = ( \Add3~13_sumout\ & ( \Add2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~107_combout\);

-- Location: LABCELL_X24_Y38_N18
\blocks_t~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~74_combout\ = ( \Mux1~19_combout\ & ( \blocks_t~37_combout\ & ( (\Add8~1_sumout\ & (\blocks_t~291_combout\ & (\find_block_index~1_combout\ & !\Add8~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~1_sumout\,
	datab => \ALT_INV_blocks_t~291_combout\,
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_Add8~5_sumout\,
	datae => \ALT_INV_Mux1~19_combout\,
	dataf => \ALT_INV_blocks_t~37_combout\,
	combout => \blocks_t~74_combout\);

-- Location: LABCELL_X24_Y38_N3
\blocks_t~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~232_combout\ = ( \blocks_t~74_combout\ & ( ((\blocks_t~107_combout\ & (\blocks_t~39_combout\ & \blocks_t~54_combout\))) # (\blocks_t~106_combout\) ) ) # ( !\blocks_t~74_combout\ & ( (\blocks_t~107_combout\ & (\blocks_t~39_combout\ & 
-- \blocks_t~54_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010101010101110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~106_combout\,
	datab => \ALT_INV_blocks_t~107_combout\,
	datac => \ALT_INV_blocks_t~39_combout\,
	datad => \ALT_INV_blocks_t~54_combout\,
	dataf => \ALT_INV_blocks_t~74_combout\,
	combout => \blocks_t~232_combout\);

-- Location: MLABCELL_X25_Y38_N42
\Decoder3~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~44_combout\ = ( \find_block_index~8_combout\ & ( \find_block_index~7_combout\ & ( (\points_per_block~0_combout\ & (!\find_block_index~11_combout\ & (\find_block_index~9_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~44_combout\);

-- Location: MLABCELL_X25_Y38_N48
\Decoder2~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~44_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~19_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~16_combout\ & (!\find_block_index~18_combout\ & \find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~44_combout\);

-- Location: MLABCELL_X25_Y38_N36
\blocks_t~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~233_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~44_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\Decoder3~44_combout\)) # (\blocks_t~232_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~44_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~232_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~44_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \Decoder3~44_combout\)) # (\blocks_t~232_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~44_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~232_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010101000100010001000101010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~232_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Decoder3~44_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~44_combout\,
	combout => \blocks_t~233_combout\);

-- Location: MLABCELL_X25_Y38_N3
\blocks_t~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~282_combout\ = (blocks(48)) # (\blocks_t~233_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~233_combout\,
	datad => ALT_INV_blocks(48),
	combout => \blocks_t~282_combout\);

-- Location: FF_X25_Y38_N5
\blocks[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~282_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(48));

-- Location: LABCELL_X24_Y38_N54
\blocks_t~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~126_combout\ = ( \blocks_t~54_combout\ & ( \blocks_t~74_combout\ & ( (!\blocks_t~106_combout\ & (!blocks(48) & ((!\blocks_t~107_combout\) # (!\blocks_t~39_combout\)))) ) ) ) # ( !\blocks_t~54_combout\ & ( \blocks_t~74_combout\ & ( 
-- (!\blocks_t~106_combout\ & !blocks(48)) ) ) ) # ( \blocks_t~54_combout\ & ( !\blocks_t~74_combout\ & ( (!blocks(48) & ((!\blocks_t~107_combout\) # (!\blocks_t~39_combout\))) ) ) ) # ( !\blocks_t~54_combout\ & ( !\blocks_t~74_combout\ & ( !blocks(48) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001100000010100000101000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~106_combout\,
	datab => \ALT_INV_blocks_t~107_combout\,
	datac => ALT_INV_blocks(48),
	datad => \ALT_INV_blocks_t~39_combout\,
	datae => \ALT_INV_blocks_t~54_combout\,
	dataf => \ALT_INV_blocks_t~74_combout\,
	combout => \blocks_t~126_combout\);

-- Location: MLABCELL_X25_Y38_N27
\Decoder2~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~42_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~14_combout\ & ( (\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & (\find_block_index~16_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~42_combout\);

-- Location: MLABCELL_X25_Y38_N9
\Decoder3~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~42_combout\ = ( !\find_block_index~8_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~9_combout\ & (!\find_block_index~10_combout\ & (!\find_block_index~11_combout\ & \points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~42_combout\);

-- Location: LABCELL_X24_Y38_N39
\blocks_t~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~143_combout\ = ( \blocks_t~54_combout\ & ( !\Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datae => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~143_combout\);

-- Location: LABCELL_X31_Y39_N48
\blocks_t~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~228_combout\ = ( \blocks_t~143_combout\ & ( ((\blocks_t~103_combout\ & \blocks_t~70_combout\)) # (\blocks_t~104_combout\) ) ) # ( !\blocks_t~143_combout\ & ( (\blocks_t~103_combout\ & \blocks_t~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~104_combout\,
	datab => \ALT_INV_blocks_t~103_combout\,
	datad => \ALT_INV_blocks_t~70_combout\,
	dataf => \ALT_INV_blocks_t~143_combout\,
	combout => \blocks_t~228_combout\);

-- Location: MLABCELL_X25_Y38_N30
\blocks_t~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~229_combout\ = ( \blocks_t~293_combout\ & ( \blocks_t~228_combout\ & ( !\Update_Game~0_combout\ ) ) ) # ( !\blocks_t~293_combout\ & ( \blocks_t~228_combout\ & ( !\Update_Game~0_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( 
-- !\blocks_t~228_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\ & (\Decoder2~42_combout\)) # (\ball_row_up~q\ & ((\Decoder3~42_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~42_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder3~42_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_blocks_t~228_combout\,
	combout => \blocks_t~229_combout\);

-- Location: MLABCELL_X25_Y38_N0
\blocks_t~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~280_combout\ = (blocks(50)) # (\blocks_t~229_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~229_combout\,
	datad => ALT_INV_blocks(50),
	combout => \blocks_t~280_combout\);

-- Location: FF_X25_Y38_N2
\blocks[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~280_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(50));

-- Location: LABCELL_X24_Y39_N30
\blocks_t~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~125_combout\ = ( !\blocks_t~103_combout\ & ( \blocks_t~70_combout\ & ( (!blocks(50) & ((!\blocks_t~54_combout\) # ((!\blocks_t~104_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( \blocks_t~103_combout\ & ( !\blocks_t~70_combout\ & ( (!blocks(50) & 
-- ((!\blocks_t~54_combout\) # ((!\blocks_t~104_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~103_combout\ & ( !\blocks_t~70_combout\ & ( (!blocks(50) & ((!\blocks_t~54_combout\) # ((!\blocks_t~104_combout\) # (\Add3~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110011001100100011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~54_combout\,
	datab => ALT_INV_blocks(50),
	datac => \ALT_INV_Add3~9_sumout\,
	datad => \ALT_INV_blocks_t~104_combout\,
	datae => \ALT_INV_blocks_t~103_combout\,
	dataf => \ALT_INV_blocks_t~70_combout\,
	combout => \blocks_t~125_combout\);

-- Location: MLABCELL_X25_Y39_N12
\blocks_t~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~123_combout\ = ( \blocks_t~97_combout\ & ( \blocks_t~54_combout\ & ( (!\blocks_t~70_combout\ & (!blocks(51) & ((!\blocks_t~98_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~97_combout\ & ( \blocks_t~54_combout\ & ( (!blocks(51) & 
-- ((!\blocks_t~98_combout\) # (\Add3~9_sumout\))) ) ) ) # ( \blocks_t~97_combout\ & ( !\blocks_t~54_combout\ & ( (!\blocks_t~70_combout\ & !blocks(51)) ) ) ) # ( !\blocks_t~97_combout\ & ( !\blocks_t~54_combout\ & ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100000000000011011101000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_blocks_t~98_combout\,
	datac => \ALT_INV_blocks_t~70_combout\,
	datad => ALT_INV_blocks(51),
	datae => \ALT_INV_blocks_t~97_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~123_combout\);

-- Location: MLABCELL_X25_Y38_N57
\blocks_t~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~230_combout\ = ( \blocks_t~143_combout\ & ( ((\blocks_t~70_combout\ & \blocks_t~100_combout\)) # (\blocks_t~101_combout\) ) ) # ( !\blocks_t~143_combout\ & ( (\blocks_t~70_combout\ & \blocks_t~100_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~70_combout\,
	datab => \ALT_INV_blocks_t~101_combout\,
	datac => \ALT_INV_blocks_t~100_combout\,
	dataf => \ALT_INV_blocks_t~143_combout\,
	combout => \blocks_t~230_combout\);

-- Location: MLABCELL_X25_Y38_N6
\Decoder3~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~43_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~9_combout\ & (!\find_block_index~10_combout\ & (\points_per_block~0_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~43_combout\);

-- Location: MLABCELL_X25_Y38_N24
\Decoder2~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~43_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~15_combout\ & ( (\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~18_combout\ & \find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~43_combout\);

-- Location: MLABCELL_X25_Y38_N12
\blocks_t~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~231_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~43_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # ((\Decoder3~43_combout\) # (\blocks_t~230_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~43_combout\ & ( 
-- (\blocks_t~230_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~43_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \Decoder3~43_combout\)) # (\blocks_t~230_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~43_combout\ & ( (\blocks_t~230_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000111000000110000001100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_blocks_t~230_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder3~43_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~43_combout\,
	combout => \blocks_t~231_combout\);

-- Location: MLABCELL_X25_Y38_N54
\blocks_t~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~281_combout\ = ( \blocks_t~231_combout\ ) # ( !\blocks_t~231_combout\ & ( blocks(49) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(49),
	dataf => \ALT_INV_blocks_t~231_combout\,
	combout => \blocks_t~281_combout\);

-- Location: FF_X25_Y38_N56
\blocks[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~281_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(49));

-- Location: MLABCELL_X25_Y39_N30
\blocks_t~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~124_combout\ = ( !blocks(49) & ( \blocks_t~54_combout\ & ( (!\Add3~9_sumout\ & (!\blocks_t~101_combout\ & ((!\blocks_t~100_combout\) # (!\blocks_t~70_combout\)))) # (\Add3~9_sumout\ & ((!\blocks_t~100_combout\) # ((!\blocks_t~70_combout\)))) ) ) 
-- ) # ( !blocks(49) & ( !\blocks_t~54_combout\ & ( (!\blocks_t~100_combout\) # (!\blocks_t~70_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000000000000000011111100010101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_blocks_t~100_combout\,
	datac => \ALT_INV_blocks_t~70_combout\,
	datad => \ALT_INV_blocks_t~101_combout\,
	datae => ALT_INV_blocks(49),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~124_combout\);

-- Location: MLABCELL_X25_Y40_N24
\rtl~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~52_combout\ = ( \blocks_t~123_combout\ & ( \blocks_t~124_combout\ & ( (!\Add20~0_combout\) # ((!\Add20~1_combout\ & ((\blocks_t~125_combout\))) # (\Add20~1_combout\ & (\blocks_t~126_combout\))) ) ) ) # ( !\blocks_t~123_combout\ & ( 
-- \blocks_t~124_combout\ & ( (!\Add20~1_combout\ & (((\blocks_t~125_combout\ & \Add20~0_combout\)))) # (\Add20~1_combout\ & (((!\Add20~0_combout\)) # (\blocks_t~126_combout\))) ) ) ) # ( \blocks_t~123_combout\ & ( !\blocks_t~124_combout\ & ( 
-- (!\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~125_combout\)))) # (\Add20~1_combout\ & (\blocks_t~126_combout\ & ((\Add20~0_combout\)))) ) ) ) # ( !\blocks_t~123_combout\ & ( !\blocks_t~124_combout\ & ( (\Add20~0_combout\ & ((!\Add20~1_combout\ 
-- & ((\blocks_t~125_combout\))) # (\Add20~1_combout\ & (\blocks_t~126_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~126_combout\,
	datab => \ALT_INV_Add20~1_combout\,
	datac => \ALT_INV_blocks_t~125_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	datae => \ALT_INV_blocks_t~123_combout\,
	dataf => \ALT_INV_blocks_t~124_combout\,
	combout => \rtl~52_combout\);

-- Location: LABCELL_X27_Y40_N48
\Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \rtl~52_combout\ & ( (!\Add22~1_combout\ & ((!\Add22~0_combout\) # ((\rtl~53_combout\)))) # (\Add22~1_combout\ & (!\Add22~0_combout\ & (\rtl~51_combout\))) ) ) # ( !\rtl~52_combout\ & ( (!\Add22~1_combout\ & (\Add22~0_combout\ & 
-- ((\rtl~53_combout\)))) # (\Add22~1_combout\ & (!\Add22~0_combout\ & (\rtl~51_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~1_combout\,
	datab => \ALT_INV_Add22~0_combout\,
	datac => \ALT_INV_rtl~51_combout\,
	datad => \ALT_INV_rtl~53_combout\,
	dataf => \ALT_INV_rtl~52_combout\,
	combout => \Mux3~3_combout\);

-- Location: LABCELL_X22_Y37_N33
\blocks_t~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~28_combout\ = ( !\Add3~13_sumout\ & ( !\Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \blocks_t~28_combout\);

-- Location: MLABCELL_X21_Y40_N24
\blocks_t~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~26_combout\ = ( !\Add8~13_sumout\ & ( !\Add8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~26_combout\);

-- Location: MLABCELL_X21_Y40_N18
\blocks_t~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~27_combout\ = ( \blocks_t~291_combout\ & ( \blocks_t~26_combout\ & ( (\Mux1~19_combout\ & (!\Add8~5_sumout\ & (\find_block_index~1_combout\ & !\Add8~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~19_combout\,
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_blocks_t~291_combout\,
	dataf => \ALT_INV_blocks_t~26_combout\,
	combout => \blocks_t~27_combout\);

-- Location: MLABCELL_X21_Y41_N9
\blocks_t~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~127_combout\ = ( \blocks_t~1_combout\ & ( (\blocks_t~28_combout\ & \blocks_t~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~28_combout\,
	datac => \ALT_INV_blocks_t~4_combout\,
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~127_combout\);

-- Location: LABCELL_X29_Y39_N15
\blocks_t~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~128_combout\ = ( \blocks_t~127_combout\ & ( (!blocks(3) & \Update_Game~0_combout\) ) ) # ( !\blocks_t~127_combout\ & ( (!blocks(3) & (((!\blocks_t~27_combout\) # (!\blocks_t~2_combout\)) # (\Update_Game~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010101010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(3),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~27_combout\,
	datad => \ALT_INV_blocks_t~2_combout\,
	dataf => \ALT_INV_blocks_t~127_combout\,
	combout => \blocks_t~128_combout\);

-- Location: MLABCELL_X28_Y41_N3
\Decoder3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~0_combout\ = ( \find_block_index~11_combout\ & ( !\find_block_index~7_combout\ & ( (\points_per_block~0_combout\ & (\find_block_index~10_combout\ & (!\find_block_index~8_combout\ & \find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~0_combout\);

-- Location: MLABCELL_X28_Y41_N9
\Decoder2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~0_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~14_combout\ & ( (\find_block_index~17_combout\ & (\find_block_index~16_combout\ & (\find_block_index~18_combout\ & !\find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~0_combout\);

-- Location: MLABCELL_X28_Y39_N36
\blocks_t~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~129_combout\ = ( \Decoder2~0_combout\ & ( \blocks_t~293_combout\ & ( (!\blocks_t~128_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~0_combout\)))) ) ) ) # ( !\Decoder2~0_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\blocks_t~128_combout\) # ((\ball_row_up~q\ & (\Decoder3~0_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( \Decoder2~0_combout\ & ( !\blocks_t~293_combout\ & ( !\blocks_t~128_combout\ ) ) ) # ( !\Decoder2~0_combout\ & ( !\blocks_t~293_combout\ & ( 
-- !\blocks_t~128_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101011101010101110111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~128_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~0_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_Decoder2~0_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~129_combout\);

-- Location: MLABCELL_X28_Y39_N51
\blocks[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[3]~feeder_combout\ = \blocks_t~129_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~129_combout\,
	combout => \blocks[3]~feeder_combout\);

-- Location: FF_X28_Y39_N53
\blocks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[3]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(3));

-- Location: MLABCELL_X21_Y40_N36
\blocks_t~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~29_combout\ = ( !\blocks_t~2_combout\ & ( \blocks_t~27_combout\ & ( (!blocks(3) & ((!\blocks_t~28_combout\) # ((!\blocks_t~1_combout\) # (!\blocks_t~4_combout\)))) ) ) ) # ( \blocks_t~2_combout\ & ( !\blocks_t~27_combout\ & ( (!blocks(3) & 
-- ((!\blocks_t~28_combout\) # ((!\blocks_t~1_combout\) # (!\blocks_t~4_combout\)))) ) ) ) # ( !\blocks_t~2_combout\ & ( !\blocks_t~27_combout\ & ( (!blocks(3) & ((!\blocks_t~28_combout\) # ((!\blocks_t~1_combout\) # (!\blocks_t~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~28_combout\,
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => ALT_INV_blocks(3),
	datad => \ALT_INV_blocks_t~4_combout\,
	datae => \ALT_INV_blocks_t~2_combout\,
	dataf => \ALT_INV_blocks_t~27_combout\,
	combout => \blocks_t~29_combout\);

-- Location: LABCELL_X29_Y40_N33
\Decoder2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~29_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~14_combout\ & ( (\find_block_index~16_combout\ & (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~16_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~29_combout\);

-- Location: MLABCELL_X21_Y39_N6
\blocks_t~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~33_combout\ = ( \Add2~0_combout\ & ( (!\Add2~1_combout\ & !\Add3~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_combout\,
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add2~0_combout\,
	combout => \blocks_t~33_combout\);

-- Location: LABCELL_X30_Y37_N12
\blocks_t~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~196_combout\ = ( !\Add3~9_sumout\ & ( \blocks_t~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~196_combout\);

-- Location: MLABCELL_X21_Y40_N48
\blocks_t~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~32_combout\ = ( !\Add8~1_sumout\ & ( \Mux1~19_combout\ & ( (!\Add8~9_sumout\ & (!\Add8~5_sumout\ & (\blocks_t~291_combout\ & \find_block_index~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_blocks_t~291_combout\,
	datad => \ALT_INV_find_block_index~1_combout\,
	datae => \ALT_INV_Add8~1_sumout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \blocks_t~32_combout\);

-- Location: LABCELL_X22_Y40_N0
\blocks_t~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~31_combout\ = ( \Add6~0_combout\ & ( !\Add8~13_sumout\ & ( !\Add6~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_combout\,
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~31_combout\);

-- Location: LABCELL_X27_Y37_N42
\blocks_t~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~197_combout\ = ( \Update_Game~0_combout\ & ( \blocks_t~31_combout\ & ( !blocks(2) ) ) ) # ( !\Update_Game~0_combout\ & ( \blocks_t~31_combout\ & ( (!blocks(2) & (!\blocks_t~32_combout\ & ((!\blocks_t~33_combout\) # (!\blocks_t~196_combout\)))) ) 
-- ) ) # ( \Update_Game~0_combout\ & ( !\blocks_t~31_combout\ & ( !blocks(2) ) ) ) # ( !\Update_Game~0_combout\ & ( !\blocks_t~31_combout\ & ( (!blocks(2) & ((!\blocks_t~33_combout\) # (!\blocks_t~196_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010101010101010101000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(2),
	datab => \ALT_INV_blocks_t~33_combout\,
	datac => \ALT_INV_blocks_t~196_combout\,
	datad => \ALT_INV_blocks_t~32_combout\,
	datae => \ALT_INV_Update_Game~0_combout\,
	dataf => \ALT_INV_blocks_t~31_combout\,
	combout => \blocks_t~197_combout\);

-- Location: LABCELL_X29_Y40_N27
\Decoder3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~29_combout\ = ( !\find_block_index~8_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~9_combout\ & (\find_block_index~10_combout\ & \points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~29_combout\);

-- Location: LABCELL_X30_Y41_N48
\blocks_t~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~198_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~29_combout\ & ( (!\blocks_t~197_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~29_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~29_combout\ & ( 
-- !\blocks_t~197_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~29_combout\ & ( (!\blocks_t~197_combout\) # ((!\Update_Game~0_combout\ & (!\ball_row_up~q\ & \Decoder2~29_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~29_combout\ & ( 
-- !\blocks_t~197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000100011111111000000001111111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~29_combout\,
	datad => \ALT_INV_blocks_t~197_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~29_combout\,
	combout => \blocks_t~198_combout\);

-- Location: FF_X30_Y41_N50
\blocks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~198_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(2));

-- Location: MLABCELL_X21_Y40_N30
\blocks_t~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~34_combout\ = ( \blocks_t~31_combout\ & ( \blocks_t~33_combout\ & ( (!blocks(2) & (!\blocks_t~32_combout\ & ((!\blocks_t~1_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~31_combout\ & ( \blocks_t~33_combout\ & ( (!blocks(2) & 
-- ((!\blocks_t~1_combout\) # (\Add3~9_sumout\))) ) ) ) # ( \blocks_t~31_combout\ & ( !\blocks_t~33_combout\ & ( (!blocks(2) & !\blocks_t~32_combout\) ) ) ) # ( !\blocks_t~31_combout\ & ( !\blocks_t~33_combout\ & ( !blocks(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000010001000101010101000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(2),
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => \ALT_INV_blocks_t~32_combout\,
	datad => \ALT_INV_Add3~9_sumout\,
	datae => \ALT_INV_blocks_t~31_combout\,
	dataf => \ALT_INV_blocks_t~33_combout\,
	combout => \blocks_t~34_combout\);

-- Location: MLABCELL_X21_Y40_N0
\blocks_t~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~40_combout\ = ( \blocks_t~38_combout\ & ( \blocks_t~1_combout\ & ( (!blocks(0) & (!\blocks_t~35_combout\ & ((!\blocks_t~39_combout\) # (!\blocks_t~36_combout\)))) ) ) ) # ( !\blocks_t~38_combout\ & ( \blocks_t~1_combout\ & ( (!blocks(0) & 
-- ((!\blocks_t~39_combout\) # (!\blocks_t~36_combout\))) ) ) ) # ( \blocks_t~38_combout\ & ( !\blocks_t~1_combout\ & ( (!blocks(0) & !\blocks_t~35_combout\) ) ) ) # ( !\blocks_t~38_combout\ & ( !\blocks_t~1_combout\ & ( !blocks(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => \ALT_INV_blocks_t~39_combout\,
	datac => \ALT_INV_blocks_t~36_combout\,
	datad => \ALT_INV_blocks_t~35_combout\,
	datae => \ALT_INV_blocks_t~38_combout\,
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~40_combout\);

-- Location: LABCELL_X29_Y40_N24
\Decoder3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~46_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~9_combout\ & (\points_per_block~0_combout\ & \find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~46_combout\);

-- Location: LABCELL_X22_Y40_N24
\blocks_t~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~236_combout\ = ( \blocks_t~27_combout\ & ( ((\blocks_t~9_combout\ & (\blocks_t~1_combout\ & \blocks_t~28_combout\))) # (\blocks_t~7_combout\) ) ) # ( !\blocks_t~27_combout\ & ( (\blocks_t~9_combout\ & (\blocks_t~1_combout\ & 
-- \blocks_t~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~9_combout\,
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => \ALT_INV_blocks_t~7_combout\,
	datad => \ALT_INV_blocks_t~28_combout\,
	dataf => \ALT_INV_blocks_t~27_combout\,
	combout => \blocks_t~236_combout\);

-- Location: LABCELL_X29_Y40_N30
\Decoder2~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~46_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~15_combout\ & ( (\find_block_index~16_combout\ & (\find_block_index~19_combout\ & (\find_block_index~17_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~16_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~46_combout\);

-- Location: LABCELL_X29_Y40_N18
\blocks_t~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~237_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~46_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\blocks_t~236_combout\)) # (\Decoder3~46_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~46_combout\ & ( 
-- (\blocks_t~236_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~46_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder3~46_combout\ & \ball_row_up~q\)) # (\blocks_t~236_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~46_combout\ & ( (\blocks_t~236_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000111000000110000001100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~46_combout\,
	datab => \ALT_INV_blocks_t~236_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~46_combout\,
	combout => \blocks_t~237_combout\);

-- Location: LABCELL_X29_Y40_N36
\blocks_t~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~264_combout\ = ( \blocks_t~237_combout\ ) # ( !\blocks_t~237_combout\ & ( blocks(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(1),
	dataf => \ALT_INV_blocks_t~237_combout\,
	combout => \blocks_t~264_combout\);

-- Location: FF_X29_Y40_N38
\blocks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~264_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(1));

-- Location: MLABCELL_X21_Y40_N6
\blocks_t~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~30_combout\ = ( \blocks_t~9_combout\ & ( \blocks_t~27_combout\ & ( (!blocks(1) & (!\blocks_t~7_combout\ & ((!\blocks_t~1_combout\) # (!\blocks_t~28_combout\)))) ) ) ) # ( !\blocks_t~9_combout\ & ( \blocks_t~27_combout\ & ( (!blocks(1) & 
-- !\blocks_t~7_combout\) ) ) ) # ( \blocks_t~9_combout\ & ( !\blocks_t~27_combout\ & ( (!blocks(1) & ((!\blocks_t~1_combout\) # (!\blocks_t~28_combout\))) ) ) ) # ( !\blocks_t~9_combout\ & ( !\blocks_t~27_combout\ & ( !blocks(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010001010100010101010000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(1),
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => \ALT_INV_blocks_t~28_combout\,
	datad => \ALT_INV_blocks_t~7_combout\,
	datae => \ALT_INV_blocks_t~9_combout\,
	dataf => \ALT_INV_blocks_t~27_combout\,
	combout => \blocks_t~30_combout\);

-- Location: MLABCELL_X21_Y40_N42
\rtl~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~41_combout\ = ( \blocks_t~40_combout\ & ( \blocks_t~30_combout\ & ( ((!\Add20~0_combout\ & (\blocks_t~29_combout\)) # (\Add20~0_combout\ & ((\blocks_t~34_combout\)))) # (\Add20~1_combout\) ) ) ) # ( !\blocks_t~40_combout\ & ( \blocks_t~30_combout\ & 
-- ( (!\Add20~0_combout\ & (((\Add20~1_combout\)) # (\blocks_t~29_combout\))) # (\Add20~0_combout\ & (((\blocks_t~34_combout\ & !\Add20~1_combout\)))) ) ) ) # ( \blocks_t~40_combout\ & ( !\blocks_t~30_combout\ & ( (!\Add20~0_combout\ & (\blocks_t~29_combout\ 
-- & ((!\Add20~1_combout\)))) # (\Add20~0_combout\ & (((\Add20~1_combout\) # (\blocks_t~34_combout\)))) ) ) ) # ( !\blocks_t~40_combout\ & ( !\blocks_t~30_combout\ & ( (!\Add20~1_combout\ & ((!\Add20~0_combout\ & (\blocks_t~29_combout\)) # (\Add20~0_combout\ 
-- & ((\blocks_t~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~29_combout\,
	datab => \ALT_INV_blocks_t~34_combout\,
	datac => \ALT_INV_Add20~0_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	datae => \ALT_INV_blocks_t~40_combout\,
	dataf => \ALT_INV_blocks_t~30_combout\,
	combout => \rtl~41_combout\);

-- Location: LABCELL_X24_Y41_N48
\blocks_t~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~16_combout\ = ( \Add3~9_sumout\ & ( (!\Add3~13_sumout\ & \Add2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \blocks_t~16_combout\);

-- Location: LABCELL_X31_Y41_N12
\Decoder3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~37_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~7_combout\ & (\find_block_index~10_combout\ & \points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~37_combout\);

-- Location: LABCELL_X23_Y40_N54
\blocks_t~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~17_combout\ = ( !\Add8~5_sumout\ & ( \Add6~1_combout\ & ( (\Mux1~19_combout\ & (\blocks_t~291_combout\ & (!\Add8~1_sumout\ & \find_block_index~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~19_combout\,
	datab => \ALT_INV_blocks_t~291_combout\,
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_find_block_index~1_combout\,
	datae => \ALT_INV_Add8~5_sumout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \blocks_t~17_combout\);

-- Location: LABCELL_X23_Y37_N15
\blocks_t~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~15_combout\ = ( \Add8~9_sumout\ & ( !\Add8~13_sumout\ & ( \Add6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~0_combout\,
	datae => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~15_combout\);

-- Location: MLABCELL_X25_Y41_N18
\blocks_t~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~217_combout\ = ( \blocks_t~1_combout\ & ( (\Add2~1_combout\ & \blocks_t~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_combout\,
	datad => \ALT_INV_blocks_t~16_combout\,
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~217_combout\);

-- Location: LABCELL_X22_Y41_N57
\blocks_t~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~218_combout\ = ( \blocks_t~217_combout\ & ( (\Update_Game~0_combout\ & !blocks(8)) ) ) # ( !\blocks_t~217_combout\ & ( (!blocks(8) & (((!\blocks_t~17_combout\) # (!\blocks_t~15_combout\)) # (\Update_Game~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111111010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~17_combout\,
	datac => \ALT_INV_blocks_t~15_combout\,
	datad => ALT_INV_blocks(8),
	dataf => \ALT_INV_blocks_t~217_combout\,
	combout => \blocks_t~218_combout\);

-- Location: LABCELL_X31_Y41_N30
\Decoder2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~37_combout\ = ( \find_block_index~16_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~15_combout\ & (!\find_block_index~17_combout\ & (\find_block_index~14_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~37_combout\);

-- Location: LABCELL_X31_Y41_N24
\blocks_t~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~219_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~37_combout\ & ( (!\blocks_t~218_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~37_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~37_combout\ & ( 
-- !\blocks_t~218_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~37_combout\ & ( (!\blocks_t~218_combout\) # ((!\Update_Game~0_combout\ & (\Decoder3~37_combout\ & \ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~37_combout\ & ( 
-- !\blocks_t~218_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011110000111100001111101011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_Decoder3~37_combout\,
	datac => \ALT_INV_blocks_t~218_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~37_combout\,
	combout => \blocks_t~219_combout\);

-- Location: FF_X31_Y41_N26
\blocks[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~219_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(8));

-- Location: LABCELL_X23_Y40_N24
\blocks_t~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~18_combout\ = ( \blocks_t~17_combout\ & ( \blocks_t~1_combout\ & ( (!blocks(8) & (!\blocks_t~15_combout\ & ((!\blocks_t~16_combout\) # (!\Add2~1_combout\)))) ) ) ) # ( !\blocks_t~17_combout\ & ( \blocks_t~1_combout\ & ( (!blocks(8) & 
-- ((!\blocks_t~16_combout\) # (!\Add2~1_combout\))) ) ) ) # ( \blocks_t~17_combout\ & ( !\blocks_t~1_combout\ & ( (!blocks(8) & !\blocks_t~15_combout\) ) ) ) # ( !\blocks_t~17_combout\ & ( !\blocks_t~1_combout\ & ( !blocks(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~16_combout\,
	datab => ALT_INV_blocks(8),
	datac => \ALT_INV_Add2~1_combout\,
	datad => \ALT_INV_blocks_t~15_combout\,
	datae => \ALT_INV_blocks_t~17_combout\,
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~18_combout\);

-- Location: MLABCELL_X28_Y39_N15
\Decoder3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~33_combout\ = ( !\find_block_index~10_combout\ & ( \find_block_index~9_combout\ & ( (\find_block_index~11_combout\ & (\points_per_block~0_combout\ & (!\find_block_index~7_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~33_combout\);

-- Location: LABCELL_X31_Y39_N30
\blocks_t~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~207_combout\ = ( \blocks_t~196_combout\ & ( \blocks_t~32_combout\ & ( (!blocks(19) & (((!\blocks_t~97_combout\ & !\blocks_t~98_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~196_combout\ & ( \blocks_t~32_combout\ & ( (!blocks(19) 
-- & ((!\blocks_t~97_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~196_combout\ & ( !\blocks_t~32_combout\ & ( (!blocks(19) & ((!\blocks_t~98_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~196_combout\ & ( !\blocks_t~32_combout\ & 
-- ( !blocks(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000100010011000100110001001100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => ALT_INV_blocks(19),
	datac => \ALT_INV_blocks_t~97_combout\,
	datad => \ALT_INV_blocks_t~98_combout\,
	datae => \ALT_INV_blocks_t~196_combout\,
	dataf => \ALT_INV_blocks_t~32_combout\,
	combout => \blocks_t~207_combout\);

-- Location: MLABCELL_X28_Y41_N33
\Decoder2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~33_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~14_combout\ & (\find_block_index~17_combout\ & (\find_block_index~16_combout\ & !\find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~33_combout\);

-- Location: LABCELL_X29_Y39_N54
\blocks_t~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~208_combout\ = ( \blocks_t~207_combout\ & ( \Decoder2~33_combout\ & ( (!\Update_Game~0_combout\ & (\blocks_t~293_combout\ & ((!\ball_row_up~q\) # (\Decoder3~33_combout\)))) ) ) ) # ( !\blocks_t~207_combout\ & ( \Decoder2~33_combout\ ) ) # ( 
-- \blocks_t~207_combout\ & ( !\Decoder2~33_combout\ & ( (\ball_row_up~q\ & (!\Update_Game~0_combout\ & (\blocks_t~293_combout\ & \Decoder3~33_combout\))) ) ) ) # ( !\blocks_t~207_combout\ & ( !\Decoder2~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000010011111111111111110000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~293_combout\,
	datad => \ALT_INV_Decoder3~33_combout\,
	datae => \ALT_INV_blocks_t~207_combout\,
	dataf => \ALT_INV_Decoder2~33_combout\,
	combout => \blocks_t~208_combout\);

-- Location: FF_X29_Y39_N56
\blocks[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~208_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(19));

-- Location: LABCELL_X31_Y39_N57
\blocks_t~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~248_combout\ = (!\blocks_t~32_combout\ & (((\blocks_t~101_combout\ & \blocks_t~196_combout\)))) # (\blocks_t~32_combout\ & (((\blocks_t~101_combout\ & \blocks_t~196_combout\)) # (\blocks_t~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~32_combout\,
	datab => \ALT_INV_blocks_t~100_combout\,
	datac => \ALT_INV_blocks_t~101_combout\,
	datad => \ALT_INV_blocks_t~196_combout\,
	combout => \blocks_t~248_combout\);

-- Location: LABCELL_X31_Y39_N42
\Decoder3~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~52_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~9_combout\ & (\points_per_block~0_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~52_combout\);

-- Location: LABCELL_X31_Y39_N12
\Decoder2~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~52_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~15_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~16_combout\ & (\find_block_index~17_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~52_combout\);

-- Location: LABCELL_X31_Y39_N6
\blocks_t~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~249_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~52_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\Decoder3~52_combout\)) # (\blocks_t~248_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~52_combout\ & ( 
-- (\blocks_t~248_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~52_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \Decoder3~52_combout\)) # (\blocks_t~248_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~52_combout\ & ( (\blocks_t~248_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000111000001010000010100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~248_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder3~52_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~52_combout\,
	combout => \blocks_t~249_combout\);

-- Location: LABCELL_X31_Y39_N54
\blocks_t~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~276_combout\ = ( \blocks_t~249_combout\ ) # ( !\blocks_t~249_combout\ & ( blocks(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(17),
	dataf => \ALT_INV_blocks_t~249_combout\,
	combout => \blocks_t~276_combout\);

-- Location: FF_X31_Y39_N56
\blocks[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~276_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(17));

-- Location: LABCELL_X31_Y39_N18
\blocks_t~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~205_combout\ = ( \Update_Game~0_combout\ & ( \blocks_t~104_combout\ & ( !blocks(18) ) ) ) # ( !\Update_Game~0_combout\ & ( \blocks_t~104_combout\ & ( (!blocks(18) & (!\blocks_t~196_combout\ & ((!\blocks_t~32_combout\) # 
-- (!\blocks_t~103_combout\)))) ) ) ) # ( \Update_Game~0_combout\ & ( !\blocks_t~104_combout\ & ( !blocks(18) ) ) ) # ( !\Update_Game~0_combout\ & ( !\blocks_t~104_combout\ & ( (!blocks(18) & ((!\blocks_t~32_combout\) # (!\blocks_t~103_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010101010001000100000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(18),
	datab => \ALT_INV_blocks_t~196_combout\,
	datac => \ALT_INV_blocks_t~32_combout\,
	datad => \ALT_INV_blocks_t~103_combout\,
	datae => \ALT_INV_Update_Game~0_combout\,
	dataf => \ALT_INV_blocks_t~104_combout\,
	combout => \blocks_t~205_combout\);

-- Location: LABCELL_X31_Y39_N45
\Decoder3~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~32_combout\ = ( !\find_block_index~8_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~9_combout\ & (!\find_block_index~10_combout\ & \points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~32_combout\);

-- Location: LABCELL_X31_Y39_N15
\Decoder2~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~32_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~14_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~16_combout\ & (!\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~32_combout\);

-- Location: LABCELL_X31_Y39_N24
\blocks_t~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~206_combout\ = ( \Decoder3~32_combout\ & ( \Decoder2~32_combout\ & ( (!\blocks_t~205_combout\) # ((!\Update_Game~0_combout\ & \blocks_t~293_combout\)) ) ) ) # ( !\Decoder3~32_combout\ & ( \Decoder2~32_combout\ & ( (!\blocks_t~205_combout\) # 
-- ((!\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( \Decoder3~32_combout\ & ( !\Decoder2~32_combout\ & ( (!\blocks_t~205_combout\) # ((\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( 
-- !\Decoder3~32_combout\ & ( !\Decoder2~32_combout\ & ( !\blocks_t~205_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101011101010101010111010101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~205_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~293_combout\,
	datae => \ALT_INV_Decoder3~32_combout\,
	dataf => \ALT_INV_Decoder2~32_combout\,
	combout => \blocks_t~206_combout\);

-- Location: LABCELL_X31_Y39_N51
\blocks[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[18]~feeder_combout\ = ( \blocks_t~206_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~206_combout\,
	combout => \blocks[18]~feeder_combout\);

-- Location: FF_X31_Y39_N53
\blocks[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[18]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(18));

-- Location: LABCELL_X24_Y38_N9
\blocks_t~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~202_combout\ = ( \blocks_t~39_combout\ & ( (\blocks_t~1_combout\ & \blocks_t~107_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => \ALT_INV_blocks_t~107_combout\,
	dataf => \ALT_INV_blocks_t~39_combout\,
	combout => \blocks_t~202_combout\);

-- Location: LABCELL_X24_Y38_N12
\blocks_t~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~203_combout\ = ( \blocks_t~38_combout\ & ( (!blocks(16) & (((!\blocks_t~202_combout\ & !\blocks_t~106_combout\)) # (\Update_Game~0_combout\))) ) ) # ( !\blocks_t~38_combout\ & ( (!blocks(16) & ((!\blocks_t~202_combout\) # 
-- (\Update_Game~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000011010000010100001101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~202_combout\,
	datac => ALT_INV_blocks(16),
	datad => \ALT_INV_blocks_t~106_combout\,
	dataf => \ALT_INV_blocks_t~38_combout\,
	combout => \blocks_t~203_combout\);

-- Location: MLABCELL_X28_Y39_N9
\Decoder2~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~31_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~17_combout\ & (\find_block_index~15_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~31_combout\);

-- Location: MLABCELL_X28_Y39_N3
\Decoder3~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~31_combout\ = ( !\find_block_index~10_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~7_combout\ & (\find_block_index~9_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~31_combout\);

-- Location: LABCELL_X30_Y39_N6
\blocks_t~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~204_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~31_combout\ & ( (!\blocks_t~203_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~31_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~31_combout\ & ( 
-- !\blocks_t~203_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~31_combout\ & ( (!\blocks_t~203_combout\) # ((!\ball_row_up~q\ & (\Decoder2~31_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~31_combout\ & ( 
-- !\blocks_t~203_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011101010101010101010101010101011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~203_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~31_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~31_combout\,
	combout => \blocks_t~204_combout\);

-- Location: LABCELL_X30_Y39_N39
\blocks[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[16]~feeder_combout\ = ( \blocks_t~204_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~204_combout\,
	combout => \blocks[16]~feeder_combout\);

-- Location: FF_X30_Y39_N41
\blocks[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[16]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(16));

-- Location: MLABCELL_X21_Y38_N0
\Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(16) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(17) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(18) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(19),
	datab => ALT_INV_blocks(17),
	datac => ALT_INV_blocks(18),
	datad => ALT_INV_blocks(16),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~10_combout\);

-- Location: LABCELL_X29_Y41_N54
\Decoder3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~12_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~11_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~8_combout\ & !\find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~12_combout\);

-- Location: LABCELL_X22_Y38_N6
\blocks_t~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~19_combout\ = ( \Add8~13_sumout\ & ( \blocks_t~292_combout\ & ( (\Mux1~14_combout\ & (\Add8~5_sumout\ & !\Add8~1_sumout\)) ) ) ) # ( !\Add8~13_sumout\ & ( \blocks_t~292_combout\ & ( (\Mux1~4_combout\ & (\Add8~5_sumout\ & !\Add8~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_Mux1~14_combout\,
	datac => \ALT_INV_Add8~5_sumout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_blocks_t~292_combout\,
	combout => \blocks_t~19_combout\);

-- Location: LABCELL_X24_Y39_N51
\blocks_t~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~20_combout\ = ( \Add3~5_sumout\ & ( !\Add3~1_sumout\ & ( (!\ball_col_up~q\ & (\Mux0~19_combout\ & (!\Equal4~1_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datab => \ALT_INV_Mux0~19_combout\,
	datac => \ALT_INV_Equal4~1_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Add3~1_sumout\,
	combout => \blocks_t~20_combout\);

-- Location: LABCELL_X23_Y40_N30
\blocks_t~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~159_combout\ = ( \blocks_t~20_combout\ & ( ((\blocks_t~19_combout\ & \blocks_t~81_combout\)) # (\blocks_t~82_combout\) ) ) # ( !\blocks_t~20_combout\ & ( (\blocks_t~19_combout\ & \blocks_t~81_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~19_combout\,
	datac => \ALT_INV_blocks_t~82_combout\,
	datad => \ALT_INV_blocks_t~81_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~159_combout\);

-- Location: LABCELL_X29_Y41_N12
\Decoder2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~12_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~19_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~16_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~12_combout\);

-- Location: LABCELL_X29_Y41_N36
\blocks_t~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~160_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~12_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\blocks_t~159_combout\)) # (\Decoder3~12_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~12_combout\ & ( 
-- (\blocks_t~159_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~12_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder3~12_combout\ & \ball_row_up~q\)) # (\blocks_t~159_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~12_combout\ & ( (\blocks_t~159_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000111000000110000001100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~12_combout\,
	datab => \ALT_INV_blocks_t~159_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~12_combout\,
	combout => \blocks_t~160_combout\);

-- Location: LABCELL_X30_Y41_N12
\blocks_t~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~287_combout\ = ( \blocks_t~160_combout\ ) # ( !\blocks_t~160_combout\ & ( blocks(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(31),
	dataf => \ALT_INV_blocks_t~160_combout\,
	combout => \blocks_t~287_combout\);

-- Location: FF_X30_Y41_N14
\blocks[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~287_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(31));

-- Location: LABCELL_X29_Y41_N0
\Decoder2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~13_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (!\find_block_index~18_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~13_combout\);

-- Location: LABCELL_X29_Y41_N42
\Decoder3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~13_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~11_combout\ & ( (!\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (\find_block_index~8_combout\ & !\find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~13_combout\);

-- Location: LABCELL_X23_Y40_N51
\blocks_t~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~161_combout\ = ( \blocks_t~20_combout\ & ( ((\blocks_t~19_combout\ & \blocks_t~84_combout\)) # (\blocks_t~85_combout\) ) ) # ( !\blocks_t~20_combout\ & ( (\blocks_t~19_combout\ & \blocks_t~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~19_combout\,
	datac => \ALT_INV_blocks_t~84_combout\,
	datad => \ALT_INV_blocks_t~85_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~161_combout\);

-- Location: LABCELL_X29_Y41_N30
\blocks_t~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~162_combout\ = ( \blocks_t~293_combout\ & ( !\Update_Game~0_combout\ & ( ((!\ball_row_up~q\ & (\Decoder2~13_combout\)) # (\ball_row_up~q\ & ((\Decoder3~13_combout\)))) # (\blocks_t~161_combout\) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Update_Game~0_combout\ & ( \blocks_t~161_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~13_combout\,
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => \ALT_INV_blocks_t~161_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Update_Game~0_combout\,
	combout => \blocks_t~162_combout\);

-- Location: LABCELL_X29_Y39_N48
\blocks_t~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~289_combout\ = ( \blocks_t~162_combout\ ) # ( !\blocks_t~162_combout\ & ( blocks(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(29),
	dataf => \ALT_INV_blocks_t~162_combout\,
	combout => \blocks_t~289_combout\);

-- Location: FF_X29_Y39_N50
\blocks[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~289_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(29));

-- Location: MLABCELL_X28_Y41_N54
\Decoder2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~7_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~18_combout\ & (!\find_block_index~15_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~7_combout\);

-- Location: LABCELL_X22_Y40_N45
\blocks_t~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~148_combout\ = ( \blocks_t~88_combout\ & ( ((\blocks_t~87_combout\ & \blocks_t~19_combout\)) # (\blocks_t~20_combout\) ) ) # ( !\blocks_t~88_combout\ & ( (\blocks_t~87_combout\ & \blocks_t~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~87_combout\,
	datac => \ALT_INV_blocks_t~19_combout\,
	datad => \ALT_INV_blocks_t~20_combout\,
	dataf => \ALT_INV_blocks_t~88_combout\,
	combout => \blocks_t~148_combout\);

-- Location: MLABCELL_X28_Y41_N48
\Decoder3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~7_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~7_combout\ & (!\find_block_index~10_combout\ & (!\find_block_index~9_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~7_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~7_combout\);

-- Location: MLABCELL_X28_Y41_N24
\blocks_t~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~149_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~7_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~148_combout\) # (\Decoder2~7_combout\)) # (\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~7_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~148_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~7_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~7_combout\)) # (\blocks_t~148_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder3~7_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~148_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000010001010101000000000101010100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~7_combout\,
	datad => \ALT_INV_blocks_t~148_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~7_combout\,
	combout => \blocks_t~149_combout\);

-- Location: LABCELL_X27_Y41_N48
\blocks_t~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~288_combout\ = ( blocks(30) & ( \blocks_t~149_combout\ ) ) # ( !blocks(30) & ( \blocks_t~149_combout\ ) ) # ( blocks(30) & ( !\blocks_t~149_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_blocks(30),
	dataf => \ALT_INV_blocks_t~149_combout\,
	combout => \blocks_t~288_combout\);

-- Location: FF_X27_Y41_N50
\blocks[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~288_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(30));

-- Location: MLABCELL_X21_Y40_N27
\blocks_t~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~139_combout\ = ( \blocks_t~20_combout\ & ( \Add2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~139_combout\);

-- Location: LABCELL_X23_Y38_N0
\blocks_t~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~24_combout\ = ( \Mux1~19_combout\ & ( !\Add8~1_sumout\ & ( (\Add8~5_sumout\ & (\blocks_t~291_combout\ & (\find_block_index~1_combout\ & \Add6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_blocks_t~291_combout\,
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_Add6~1_combout\,
	datae => \ALT_INV_Mux1~19_combout\,
	dataf => \ALT_INV_Add8~1_sumout\,
	combout => \blocks_t~24_combout\);

-- Location: LABCELL_X31_Y40_N51
\blocks_t~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~252_combout\ = ( \blocks_t~24_combout\ & ( ((\blocks_t~91_combout\ & \blocks_t~139_combout\)) # (\blocks_t~90_combout\) ) ) # ( !\blocks_t~24_combout\ & ( (\blocks_t~91_combout\ & \blocks_t~139_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~91_combout\,
	datac => \ALT_INV_blocks_t~90_combout\,
	datad => \ALT_INV_blocks_t~139_combout\,
	dataf => \ALT_INV_blocks_t~24_combout\,
	combout => \blocks_t~252_combout\);

-- Location: LABCELL_X31_Y40_N27
\Decoder2~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~54_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~15_combout\ & ( (!\find_block_index~17_combout\ & (\find_block_index~14_combout\ & (\find_block_index~19_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~54_combout\);

-- Location: LABCELL_X31_Y40_N33
\Decoder3~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~54_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~7_combout\ & (!\find_block_index~9_combout\ & (\find_block_index~11_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~7_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~54_combout\);

-- Location: LABCELL_X31_Y40_N18
\blocks_t~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~253_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~54_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder2~54_combout\) # (\ball_row_up~q\)) # (\blocks_t~252_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~54_combout\ & ( 
-- (\blocks_t~252_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~54_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~54_combout\)) # (\blocks_t~252_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~54_combout\ & ( (\blocks_t~252_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001001100010001000100010001000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~252_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Decoder2~54_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~54_combout\,
	combout => \blocks_t~253_combout\);

-- Location: LABCELL_X31_Y40_N48
\blocks_t~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~290_combout\ = ( \blocks_t~253_combout\ ) # ( !\blocks_t~253_combout\ & ( blocks(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(28),
	dataf => \ALT_INV_blocks_t~253_combout\,
	combout => \blocks_t~290_combout\);

-- Location: FF_X31_Y40_N50
\blocks[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~290_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(28));

-- Location: MLABCELL_X21_Y39_N15
\Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~13_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(28) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(29) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(30) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(31),
	datab => ALT_INV_blocks(29),
	datac => ALT_INV_blocks(30),
	datad => ALT_INV_blocks(28),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~13_combout\);

-- Location: LABCELL_X31_Y40_N3
\blocks_t~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~254_combout\ = ( \blocks_t~82_combout\ & ( ((\blocks_t~81_combout\ & \blocks_t~0_combout\)) # (\blocks_t~1_combout\) ) ) # ( !\blocks_t~82_combout\ & ( (\blocks_t~81_combout\ & \blocks_t~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~81_combout\,
	datac => \ALT_INV_blocks_t~1_combout\,
	datad => \ALT_INV_blocks_t~0_combout\,
	dataf => \ALT_INV_blocks_t~82_combout\,
	combout => \blocks_t~254_combout\);

-- Location: LABCELL_X31_Y40_N6
\Decoder2~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~55_combout\ = ( !\find_block_index~18_combout\ & ( !\find_block_index~15_combout\ & ( (!\find_block_index~14_combout\ & (\find_block_index~16_combout\ & (!\find_block_index~17_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~55_combout\);

-- Location: LABCELL_X31_Y40_N12
\Decoder3~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~55_combout\ = ( !\find_block_index~9_combout\ & ( !\find_block_index~10_combout\ & ( (!\find_block_index~7_combout\ & (!\find_block_index~8_combout\ & (\points_per_block~0_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~7_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~55_combout\);

-- Location: LABCELL_X31_Y40_N36
\blocks_t~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~255_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~55_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder2~55_combout\) # (\ball_row_up~q\)) # (\blocks_t~254_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~55_combout\ & ( 
-- (\blocks_t~254_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~55_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~55_combout\)) # (\blocks_t~254_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~55_combout\ & ( (\blocks_t~254_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001001100010001000100010001000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~254_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Decoder2~55_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~55_combout\,
	combout => \blocks_t~255_combout\);

-- Location: LABCELL_X31_Y40_N0
\blocks_t~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~284_combout\ = (blocks(27)) # (\blocks_t~255_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~255_combout\,
	datad => ALT_INV_blocks(27),
	combout => \blocks_t~284_combout\);

-- Location: FF_X31_Y40_N2
\blocks[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~284_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(27));

-- Location: LABCELL_X27_Y37_N33
\blocks_t~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~212_combout\ = ( \Add2~1_combout\ & ( \blocks_t~91_combout\ & ( \blocks_t~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~1_combout\,
	datae => \ALT_INV_Add2~1_combout\,
	dataf => \ALT_INV_blocks_t~91_combout\,
	combout => \blocks_t~212_combout\);

-- Location: LABCELL_X27_Y37_N48
\blocks_t~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~213_combout\ = ( \blocks_t~17_combout\ & ( \blocks_t~212_combout\ & ( (!blocks(24) & \Update_Game~0_combout\) ) ) ) # ( !\blocks_t~17_combout\ & ( \blocks_t~212_combout\ & ( (!blocks(24) & \Update_Game~0_combout\) ) ) ) # ( \blocks_t~17_combout\ 
-- & ( !\blocks_t~212_combout\ & ( (!blocks(24) & ((!\blocks_t~90_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~17_combout\ & ( !\blocks_t~212_combout\ & ( !blocks(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000101010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(24),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~90_combout\,
	datae => \ALT_INV_blocks_t~17_combout\,
	dataf => \ALT_INV_blocks_t~212_combout\,
	combout => \blocks_t~213_combout\);

-- Location: MLABCELL_X25_Y38_N51
\Decoder2~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~35_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~16_combout\ & (\find_block_index~15_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~35_combout\);

-- Location: LABCELL_X27_Y37_N0
\Decoder3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~35_combout\ = ( \points_per_block~0_combout\ & ( \find_block_index~7_combout\ & ( (!\find_block_index~9_combout\ & (\find_block_index~11_combout\ & (!\find_block_index~10_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~35_combout\);

-- Location: MLABCELL_X28_Y39_N42
\blocks_t~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~214_combout\ = ( \Decoder2~35_combout\ & ( \Decoder3~35_combout\ & ( (!\blocks_t~213_combout\) # ((!\Update_Game~0_combout\ & \blocks_t~293_combout\)) ) ) ) # ( !\Decoder2~35_combout\ & ( \Decoder3~35_combout\ & ( (!\blocks_t~213_combout\) # 
-- ((\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( \Decoder2~35_combout\ & ( !\Decoder3~35_combout\ & ( (!\blocks_t~213_combout\) # ((!\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( 
-- !\Decoder2~35_combout\ & ( !\Decoder3~35_combout\ & ( !\blocks_t~213_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000100011111111000001001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~293_combout\,
	datad => \ALT_INV_blocks_t~213_combout\,
	datae => \ALT_INV_Decoder2~35_combout\,
	dataf => \ALT_INV_Decoder3~35_combout\,
	combout => \blocks_t~214_combout\);

-- Location: MLABCELL_X28_Y39_N57
\blocks[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[24]~feeder_combout\ = ( \blocks_t~214_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~214_combout\,
	combout => \blocks[24]~feeder_combout\);

-- Location: FF_X28_Y39_N59
\blocks[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[24]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(24));

-- Location: MLABCELL_X21_Y39_N45
\Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~12_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(24) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(25) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(26) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(25),
	datab => ALT_INV_blocks(26),
	datac => ALT_INV_blocks(27),
	datad => ALT_INV_blocks(24),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~12_combout\);

-- Location: LABCELL_X27_Y38_N0
\Decoder2~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~51_combout\ = ( \find_block_index~14_combout\ & ( \find_block_index~15_combout\ & ( (!\find_block_index~18_combout\ & (!\find_block_index~16_combout\ & (\find_block_index~17_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~51_combout\);

-- Location: LABCELL_X33_Y41_N9
\blocks_t~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~209_combout\ = ( \blocks_t~43_combout\ & ( !\Add3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~209_combout\);

-- Location: LABCELL_X23_Y40_N57
\blocks_t~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~41_combout\ = ( !\Add8~9_sumout\ & ( \Add8~5_sumout\ & ( (\Mux1~19_combout\ & (\blocks_t~291_combout\ & (\find_block_index~1_combout\ & !\Add8~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~19_combout\,
	datab => \ALT_INV_blocks_t~291_combout\,
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \blocks_t~41_combout\);

-- Location: LABCELL_X27_Y38_N15
\blocks_t~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~246_combout\ = ( \blocks_t~113_combout\ & ( ((\blocks_t~112_combout\ & \blocks_t~41_combout\)) # (\blocks_t~209_combout\) ) ) # ( !\blocks_t~113_combout\ & ( (\blocks_t~112_combout\ & \blocks_t~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~112_combout\,
	datac => \ALT_INV_blocks_t~209_combout\,
	datad => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~113_combout\,
	combout => \blocks_t~246_combout\);

-- Location: LABCELL_X27_Y38_N30
\Decoder3~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~51_combout\ = ( \find_block_index~7_combout\ & ( \find_block_index~11_combout\ & ( (!\points_per_block~0_combout\ & (\find_block_index~9_combout\ & (\find_block_index~8_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~51_combout\);

-- Location: LABCELL_X27_Y38_N42
\blocks_t~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~247_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~51_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~246_combout\) # (\ball_row_up~q\)) # (\Decoder2~51_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~51_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~246_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~51_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder2~51_combout\ & !\ball_row_up~q\)) # (\blocks_t~246_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~51_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~246_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010000001100110000000000110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~51_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_blocks_t~246_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~51_combout\,
	combout => \blocks_t~247_combout\);

-- Location: LABCELL_X27_Y38_N12
\blocks_t~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~279_combout\ = ( \blocks_t~247_combout\ ) # ( !\blocks_t~247_combout\ & ( blocks(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(20),
	dataf => \ALT_INV_blocks_t~247_combout\,
	combout => \blocks_t~279_combout\);

-- Location: FF_X27_Y38_N14
\blocks[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~279_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(20));

-- Location: LABCELL_X30_Y40_N45
\Decoder3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~34_combout\ = ( !\find_block_index~10_combout\ & ( \find_block_index~7_combout\ & ( (!\find_block_index~8_combout\ & (!\points_per_block~0_combout\ & (\find_block_index~11_combout\ & \find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~34_combout\);

-- Location: LABCELL_X31_Y39_N36
\blocks_t~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~210_combout\ = ( \blocks_t~209_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(22) & (((!\blocks_t~103_combout\ & !\blocks_t~104_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~209_combout\ & ( \blocks_t~41_combout\ & ( 
-- (!blocks(22) & ((!\blocks_t~103_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~209_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(22) & ((!\blocks_t~104_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~209_combout\ & ( 
-- !\blocks_t~41_combout\ & ( !blocks(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000101010001010100010101000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(22),
	datab => \ALT_INV_blocks_t~103_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~104_combout\,
	datae => \ALT_INV_blocks_t~209_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~210_combout\);

-- Location: LABCELL_X30_Y40_N3
\Decoder2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~34_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~14_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~16_combout\ & (\find_block_index~19_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~34_combout\);

-- Location: LABCELL_X30_Y39_N48
\blocks_t~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~211_combout\ = ( \Decoder2~34_combout\ & ( \blocks_t~293_combout\ & ( (!\blocks_t~210_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~34_combout\)))) ) ) ) # ( !\Decoder2~34_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\blocks_t~210_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~34_combout\))) ) ) ) # ( \Decoder2~34_combout\ & ( !\blocks_t~293_combout\ & ( !\blocks_t~210_combout\ ) ) ) # ( !\Decoder2~34_combout\ & ( !\blocks_t~293_combout\ & ( 
-- !\blocks_t~210_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000101111111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~34_combout\,
	datad => \ALT_INV_blocks_t~210_combout\,
	datae => \ALT_INV_Decoder2~34_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~211_combout\);

-- Location: LABCELL_X30_Y39_N45
\blocks[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[22]~feeder_combout\ = ( \blocks_t~211_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~211_combout\,
	combout => \blocks[22]~feeder_combout\);

-- Location: FF_X30_Y39_N47
\blocks[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[22]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(22));

-- Location: LABCELL_X33_Y41_N54
\blocks_t~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~262_combout\ = ( \blocks_t~100_combout\ & ( ((\blocks_t~101_combout\ & \blocks_t~209_combout\)) # (\blocks_t~41_combout\) ) ) # ( !\blocks_t~100_combout\ & ( (\blocks_t~101_combout\ & \blocks_t~209_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~101_combout\,
	datab => \ALT_INV_blocks_t~209_combout\,
	datac => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~100_combout\,
	combout => \blocks_t~262_combout\);

-- Location: MLABCELL_X28_Y38_N21
\Decoder3~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~59_combout\ = ( \find_block_index~9_combout\ & ( !\points_per_block~0_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~8_combout\ & (!\find_block_index~7_combout\ & !\find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~59_combout\);

-- Location: MLABCELL_X28_Y38_N15
\Decoder2~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~59_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~16_combout\ & ( (\find_block_index~15_combout\ & (\find_block_index~19_combout\ & (!\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~59_combout\);

-- Location: LABCELL_X29_Y38_N57
\blocks_t~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~263_combout\ = ( \Decoder3~59_combout\ & ( \Decoder2~59_combout\ & ( (!\Update_Game~0_combout\ & ((\blocks_t~293_combout\) # (\blocks_t~262_combout\))) ) ) ) # ( !\Decoder3~59_combout\ & ( \Decoder2~59_combout\ & ( (!\Update_Game~0_combout\ & 
-- (((!\ball_row_up~q\ & \blocks_t~293_combout\)) # (\blocks_t~262_combout\))) ) ) ) # ( \Decoder3~59_combout\ & ( !\Decoder2~59_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \blocks_t~293_combout\)) # (\blocks_t~262_combout\))) ) ) ) # ( 
-- !\Decoder3~59_combout\ & ( !\Decoder2~59_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~262_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100010101000001010100010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~262_combout\,
	datad => \ALT_INV_blocks_t~293_combout\,
	datae => \ALT_INV_Decoder3~59_combout\,
	dataf => \ALT_INV_Decoder2~59_combout\,
	combout => \blocks_t~263_combout\);

-- Location: LABCELL_X30_Y37_N27
\blocks_t~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~278_combout\ = ( blocks(21) & ( \blocks_t~263_combout\ ) ) # ( !blocks(21) & ( \blocks_t~263_combout\ ) ) # ( blocks(21) & ( !\blocks_t~263_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_blocks(21),
	dataf => \ALT_INV_blocks_t~263_combout\,
	combout => \blocks_t~278_combout\);

-- Location: FF_X30_Y37_N29
\blocks[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~278_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(21));

-- Location: MLABCELL_X28_Y38_N27
\Decoder3~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~58_combout\ = ( !\find_block_index~10_combout\ & ( \find_block_index~9_combout\ & ( (!\points_per_block~0_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~8_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~58_combout\);

-- Location: LABCELL_X33_Y41_N27
\blocks_t~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~260_combout\ = ( \blocks_t~209_combout\ & ( ((\blocks_t~41_combout\ & \blocks_t~97_combout\)) # (\blocks_t~98_combout\) ) ) # ( !\blocks_t~209_combout\ & ( (\blocks_t~41_combout\ & \blocks_t~97_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~41_combout\,
	datac => \ALT_INV_blocks_t~98_combout\,
	datad => \ALT_INV_blocks_t~97_combout\,
	dataf => \ALT_INV_blocks_t~209_combout\,
	combout => \blocks_t~260_combout\);

-- Location: MLABCELL_X28_Y38_N57
\Decoder2~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~58_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (\find_block_index~19_combout\ & !\find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~58_combout\);

-- Location: LABCELL_X29_Y38_N36
\blocks_t~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~261_combout\ = ( \Decoder2~58_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\blocks_t~260_combout\)) # (\Decoder3~58_combout\))) ) ) ) # ( !\Decoder2~58_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\Update_Game~0_combout\ & (((\Decoder3~58_combout\ & \ball_row_up~q\)) # (\blocks_t~260_combout\))) ) ) ) # ( \Decoder2~58_combout\ & ( !\blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~260_combout\) ) ) ) # ( !\Decoder2~58_combout\ & ( 
-- !\blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~260_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010000111100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~58_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~260_combout\,
	datae => \ALT_INV_Decoder2~58_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~261_combout\);

-- Location: LABCELL_X29_Y39_N27
\blocks_t~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~277_combout\ = ( \blocks_t~261_combout\ ) # ( !\blocks_t~261_combout\ & ( blocks(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(23),
	dataf => \ALT_INV_blocks_t~261_combout\,
	combout => \blocks_t~277_combout\);

-- Location: FF_X29_Y39_N29
\blocks[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~277_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(23));

-- Location: MLABCELL_X21_Y39_N24
\Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~11_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(20) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(21) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(22) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(20),
	datab => ALT_INV_blocks(22),
	datac => ALT_INV_blocks(21),
	datad => ALT_INV_blocks(23),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~11_combout\);

-- Location: LABCELL_X22_Y38_N42
\Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~14_combout\ = ( \Mux1~11_combout\ & ( \Add8~5_sumout\ & ( (!\Add8~9_sumout\) # (\Mux1~13_combout\) ) ) ) # ( !\Mux1~11_combout\ & ( \Add8~5_sumout\ & ( (\Add8~9_sumout\ & \Mux1~13_combout\) ) ) ) # ( \Mux1~11_combout\ & ( !\Add8~5_sumout\ & ( 
-- (!\Add8~9_sumout\ & (\Mux1~10_combout\)) # (\Add8~9_sumout\ & ((\Mux1~12_combout\))) ) ) ) # ( !\Mux1~11_combout\ & ( !\Add8~5_sumout\ & ( (!\Add8~9_sumout\ & (\Mux1~10_combout\)) # (\Add8~9_sumout\ & ((\Mux1~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datab => \ALT_INV_Mux1~10_combout\,
	datac => \ALT_INV_Mux1~13_combout\,
	datad => \ALT_INV_Mux1~12_combout\,
	datae => \ALT_INV_Mux1~11_combout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \Mux1~14_combout\);

-- Location: LABCELL_X22_Y38_N0
\blocks_t~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~0_combout\ = ( \Add8~13_sumout\ & ( \blocks_t~292_combout\ & ( (!\Add8~5_sumout\ & (\Mux1~14_combout\ & !\Add8~1_sumout\)) ) ) ) # ( !\Add8~13_sumout\ & ( \blocks_t~292_combout\ & ( (!\Add8~5_sumout\ & (\Mux1~4_combout\ & !\Add8~1_sumout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_Mux1~14_combout\,
	datac => \ALT_INV_Mux1~4_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_blocks_t~292_combout\,
	combout => \blocks_t~0_combout\);

-- Location: LABCELL_X23_Y37_N27
\blocks_t~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~220_combout\ = ( \blocks_t~10_combout\ & ( \blocks_t~0_combout\ & ( (!blocks(9) & (((!\blocks_t~8_combout\ & !\blocks_t~1_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~10_combout\ & ( \blocks_t~0_combout\ & ( (!blocks(9) & 
-- ((!\blocks_t~8_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~10_combout\ & ( !\blocks_t~0_combout\ & ( (!blocks(9) & ((!\blocks_t~1_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~10_combout\ & ( !\blocks_t~0_combout\ & ( 
-- !blocks(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000101010001010100010101000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(9),
	datab => \ALT_INV_blocks_t~8_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~1_combout\,
	datae => \ALT_INV_blocks_t~10_combout\,
	dataf => \ALT_INV_blocks_t~0_combout\,
	combout => \blocks_t~220_combout\);

-- Location: LABCELL_X31_Y38_N9
\Decoder3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~38_combout\ = ( !\find_block_index~9_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~10_combout\ & (\find_block_index~8_combout\ & (!\find_block_index~7_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~38_combout\);

-- Location: LABCELL_X31_Y38_N39
\Decoder2~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~38_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (\find_block_index~15_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~38_combout\);

-- Location: LABCELL_X30_Y39_N24
\blocks_t~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~221_combout\ = ( \Decoder3~38_combout\ & ( \Decoder2~38_combout\ & ( (!\blocks_t~220_combout\) # ((!\Update_Game~0_combout\ & \blocks_t~293_combout\)) ) ) ) # ( !\Decoder3~38_combout\ & ( \Decoder2~38_combout\ & ( (!\blocks_t~220_combout\) # 
-- ((!\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( \Decoder3~38_combout\ & ( !\Decoder2~38_combout\ & ( (!\blocks_t~220_combout\) # ((\ball_row_up~q\ & (!\Update_Game~0_combout\ & \blocks_t~293_combout\))) ) ) ) # ( 
-- !\Decoder3~38_combout\ & ( !\Decoder2~38_combout\ & ( !\blocks_t~220_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101011101010101010111010101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~220_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~293_combout\,
	datae => \ALT_INV_Decoder3~38_combout\,
	dataf => \ALT_INV_Decoder2~38_combout\,
	combout => \blocks_t~221_combout\);

-- Location: LABCELL_X30_Y39_N36
\blocks[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[9]~feeder_combout\ = ( \blocks_t~221_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~221_combout\,
	combout => \blocks[9]~feeder_combout\);

-- Location: FF_X30_Y39_N38
\blocks[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[9]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(9));

-- Location: LABCELL_X24_Y40_N18
\blocks_t~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~11_combout\ = ( \blocks_t~10_combout\ & ( (!\blocks_t~1_combout\ & (!blocks(9) & ((!\blocks_t~0_combout\) # (!\blocks_t~8_combout\)))) ) ) # ( !\blocks_t~10_combout\ & ( (!blocks(9) & ((!\blocks_t~0_combout\) # (!\blocks_t~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_blocks_t~0_combout\,
	datac => ALT_INV_blocks(9),
	datad => \ALT_INV_blocks_t~8_combout\,
	dataf => \ALT_INV_blocks_t~10_combout\,
	combout => \blocks_t~11_combout\);

-- Location: MLABCELL_X21_Y39_N21
\blocks_t~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~13_combout\ = ( \Add3~9_sumout\ & ( (!\Add2~1_combout\ & (\Add2~0_combout\ & !\Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	datac => \ALT_INV_Add2~0_combout\,
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \blocks_t~13_combout\);

-- Location: LABCELL_X22_Y41_N48
\blocks_t~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~12_combout\ = ( !\Add8~13_sumout\ & ( (!\Add6~1_combout\ & (\Add8~9_sumout\ & \Add6~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_combout\,
	datac => \ALT_INV_Add8~9_sumout\,
	datad => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~12_combout\);

-- Location: LABCELL_X29_Y40_N12
\blocks_t~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~222_combout\ = ( \blocks_t~12_combout\ & ( \blocks_t~0_combout\ & ( (\Update_Game~0_combout\ & !blocks(10)) ) ) ) # ( !\blocks_t~12_combout\ & ( \blocks_t~0_combout\ & ( (!blocks(10) & ((!\blocks_t~1_combout\) # ((!\blocks_t~13_combout\) # 
-- (\Update_Game~0_combout\)))) ) ) ) # ( \blocks_t~12_combout\ & ( !\blocks_t~0_combout\ & ( (!blocks(10) & ((!\blocks_t~1_combout\) # ((!\blocks_t~13_combout\) # (\Update_Game~0_combout\)))) ) ) ) # ( !\blocks_t~12_combout\ & ( !\blocks_t~0_combout\ & ( 
-- (!blocks(10) & ((!\blocks_t~1_combout\) # ((!\blocks_t~13_combout\) # (\Update_Game~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100000000111011110000000011101111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_blocks_t~13_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => ALT_INV_blocks(10),
	datae => \ALT_INV_blocks_t~12_combout\,
	dataf => \ALT_INV_blocks_t~0_combout\,
	combout => \blocks_t~222_combout\);

-- Location: LABCELL_X29_Y40_N0
\Decoder3~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~39_combout\ = ( \points_per_block~0_combout\ & ( !\find_block_index~9_combout\ & ( (!\find_block_index~8_combout\ & (\find_block_index~10_combout\ & (\find_block_index~11_combout\ & \find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~39_combout\);

-- Location: LABCELL_X29_Y40_N42
\Decoder2~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~39_combout\ = ( \find_block_index~16_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~15_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~39_combout\);

-- Location: LABCELL_X29_Y40_N54
\blocks_t~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~223_combout\ = ( \Decoder3~39_combout\ & ( \Decoder2~39_combout\ & ( (!\blocks_t~222_combout\) # ((\blocks_t~293_combout\ & !\Update_Game~0_combout\)) ) ) ) # ( !\Decoder3~39_combout\ & ( \Decoder2~39_combout\ & ( (!\blocks_t~222_combout\) # 
-- ((\blocks_t~293_combout\ & (!\ball_row_up~q\ & !\Update_Game~0_combout\))) ) ) ) # ( \Decoder3~39_combout\ & ( !\Decoder2~39_combout\ & ( (!\blocks_t~222_combout\) # ((\blocks_t~293_combout\ & (\ball_row_up~q\ & !\Update_Game~0_combout\))) ) ) ) # ( 
-- !\Decoder3~39_combout\ & ( !\Decoder2~39_combout\ & ( !\blocks_t~222_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110001000011111111010000001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~293_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~222_combout\,
	datae => \ALT_INV_Decoder3~39_combout\,
	dataf => \ALT_INV_Decoder2~39_combout\,
	combout => \blocks_t~223_combout\);

-- Location: FF_X29_Y40_N56
\blocks[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~223_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(10));

-- Location: LABCELL_X24_Y40_N27
\blocks_t~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~14_combout\ = ( \blocks_t~13_combout\ & ( (!\blocks_t~1_combout\ & (!blocks(10) & ((!\blocks_t~0_combout\) # (!\blocks_t~12_combout\)))) ) ) # ( !\blocks_t~13_combout\ & ( (!blocks(10) & ((!\blocks_t~0_combout\) # (!\blocks_t~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_blocks_t~0_combout\,
	datac => ALT_INV_blocks(10),
	datad => \ALT_INV_blocks_t~12_combout\,
	dataf => \ALT_INV_blocks_t~13_combout\,
	combout => \blocks_t~14_combout\);

-- Location: MLABCELL_X28_Y39_N24
\Decoder2~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~48_combout\ = ( \find_block_index~18_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~16_combout\ & (!\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~16_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~48_combout\);

-- Location: MLABCELL_X28_Y39_N12
\Decoder3~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~48_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~10_combout\ & ( (\find_block_index~11_combout\ & (\points_per_block~0_combout\ & (!\find_block_index~8_combout\ & !\find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~48_combout\);

-- Location: LABCELL_X22_Y41_N18
\blocks_t~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~5_combout\ = ( \blocks_t~4_combout\ & ( (!\Add3~13_sumout\ & \Add3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_blocks_t~4_combout\,
	combout => \blocks_t~5_combout\);

-- Location: LABCELL_X23_Y41_N18
\blocks_t~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~3_combout\ = ( \Add8~9_sumout\ & ( (\blocks_t~2_combout\ & !\Add8~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~2_combout\,
	datab => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_Add8~9_sumout\,
	combout => \blocks_t~3_combout\);

-- Location: LABCELL_X30_Y37_N18
\blocks_t~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~240_combout\ = ( \blocks_t~3_combout\ & ( ((\blocks_t~1_combout\ & \blocks_t~5_combout\)) # (\blocks_t~0_combout\) ) ) # ( !\blocks_t~3_combout\ & ( (\blocks_t~1_combout\ & \blocks_t~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~0_combout\,
	datac => \ALT_INV_blocks_t~1_combout\,
	datad => \ALT_INV_blocks_t~5_combout\,
	dataf => \ALT_INV_blocks_t~3_combout\,
	combout => \blocks_t~240_combout\);

-- Location: MLABCELL_X28_Y39_N30
\blocks_t~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~241_combout\ = ( \blocks_t~240_combout\ & ( \blocks_t~293_combout\ & ( !\Update_Game~0_combout\ ) ) ) # ( !\blocks_t~240_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\ & (\Decoder2~48_combout\)) # 
-- (\ball_row_up~q\ & ((\Decoder3~48_combout\))))) ) ) ) # ( \blocks_t~240_combout\ & ( !\blocks_t~293_combout\ & ( !\Update_Game~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001000010011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder2~48_combout\,
	datad => \ALT_INV_Decoder3~48_combout\,
	datae => \ALT_INV_blocks_t~240_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~241_combout\);

-- Location: LABCELL_X29_Y39_N21
\blocks_t~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~273_combout\ = ( \blocks_t~241_combout\ ) # ( !\blocks_t~241_combout\ & ( blocks(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(11),
	dataf => \ALT_INV_blocks_t~241_combout\,
	combout => \blocks_t~273_combout\);

-- Location: FF_X29_Y39_N23
\blocks[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~273_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(11));

-- Location: LABCELL_X24_Y40_N24
\blocks_t~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~6_combout\ = ( \blocks_t~3_combout\ & ( (!\blocks_t~0_combout\ & (!blocks(11) & ((!\blocks_t~1_combout\) # (!\blocks_t~5_combout\)))) ) ) # ( !\blocks_t~3_combout\ & ( (!blocks(11) & ((!\blocks_t~1_combout\) # (!\blocks_t~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_blocks_t~0_combout\,
	datac => ALT_INV_blocks(11),
	datad => \ALT_INV_blocks_t~5_combout\,
	dataf => \ALT_INV_blocks_t~3_combout\,
	combout => \blocks_t~6_combout\);

-- Location: LABCELL_X24_Y40_N12
\rtl~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~39_combout\ = ( \blocks_t~14_combout\ & ( \blocks_t~6_combout\ & ( (!\Add20~1_combout\) # ((!\Add20~0_combout\ & ((\blocks_t~11_combout\))) # (\Add20~0_combout\ & (\blocks_t~18_combout\))) ) ) ) # ( !\blocks_t~14_combout\ & ( \blocks_t~6_combout\ & ( 
-- (!\Add20~1_combout\ & (((!\Add20~0_combout\)))) # (\Add20~1_combout\ & ((!\Add20~0_combout\ & ((\blocks_t~11_combout\))) # (\Add20~0_combout\ & (\blocks_t~18_combout\)))) ) ) ) # ( \blocks_t~14_combout\ & ( !\blocks_t~6_combout\ & ( (!\Add20~1_combout\ & 
-- (((\Add20~0_combout\)))) # (\Add20~1_combout\ & ((!\Add20~0_combout\ & ((\blocks_t~11_combout\))) # (\Add20~0_combout\ & (\blocks_t~18_combout\)))) ) ) ) # ( !\blocks_t~14_combout\ & ( !\blocks_t~6_combout\ & ( (\Add20~1_combout\ & ((!\Add20~0_combout\ & 
-- ((\blocks_t~11_combout\))) # (\Add20~0_combout\ & (\blocks_t~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_blocks_t~18_combout\,
	datac => \ALT_INV_blocks_t~11_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	datae => \ALT_INV_blocks_t~14_combout\,
	dataf => \ALT_INV_blocks_t~6_combout\,
	combout => \rtl~39_combout\);

-- Location: LABCELL_X30_Y37_N39
\blocks_t~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~250_combout\ = ( \blocks_t~19_combout\ & ( ((\blocks_t~20_combout\ & \blocks_t~5_combout\)) # (\blocks_t~3_combout\) ) ) # ( !\blocks_t~19_combout\ & ( (\blocks_t~20_combout\ & \blocks_t~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~20_combout\,
	datab => \ALT_INV_blocks_t~5_combout\,
	datac => \ALT_INV_blocks_t~3_combout\,
	datae => \ALT_INV_blocks_t~19_combout\,
	combout => \blocks_t~250_combout\);

-- Location: MLABCELL_X28_Y38_N54
\Decoder2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~53_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (!\find_block_index~16_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~53_combout\);

-- Location: MLABCELL_X28_Y38_N24
\Decoder3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~53_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~10_combout\ & ( (!\points_per_block~0_combout\ & (!\find_block_index~7_combout\ & (\find_block_index~11_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~53_combout\);

-- Location: MLABCELL_X28_Y38_N36
\blocks_t~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~251_combout\ = ( \Decoder2~53_combout\ & ( \Decoder3~53_combout\ & ( (!\Update_Game~0_combout\ & ((\blocks_t~250_combout\) # (\blocks_t~293_combout\))) ) ) ) # ( !\Decoder2~53_combout\ & ( \Decoder3~53_combout\ & ( (!\Update_Game~0_combout\ & 
-- (((\ball_row_up~q\ & \blocks_t~293_combout\)) # (\blocks_t~250_combout\))) ) ) ) # ( \Decoder2~53_combout\ & ( !\Decoder3~53_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \blocks_t~293_combout\)) # (\blocks_t~250_combout\))) ) ) ) # ( 
-- !\Decoder2~53_combout\ & ( !\Decoder3~53_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~250_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000010001010101000000010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~293_combout\,
	datad => \ALT_INV_blocks_t~250_combout\,
	datae => \ALT_INV_Decoder2~53_combout\,
	dataf => \ALT_INV_Decoder3~53_combout\,
	combout => \blocks_t~251_combout\);

-- Location: MLABCELL_X28_Y38_N6
\blocks_t~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~274_combout\ = (blocks(15)) # (\blocks_t~251_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks_t~251_combout\,
	datad => ALT_INV_blocks(15),
	combout => \blocks_t~274_combout\);

-- Location: FF_X28_Y38_N8
\blocks[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~274_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(15));

-- Location: LABCELL_X24_Y39_N6
\blocks_t~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~21_combout\ = ( \blocks_t~19_combout\ & ( (!\blocks_t~3_combout\ & (!blocks(15) & ((!\blocks_t~5_combout\) # (!\blocks_t~20_combout\)))) ) ) # ( !\blocks_t~19_combout\ & ( (!blocks(15) & ((!\blocks_t~5_combout\) # (!\blocks_t~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~5_combout\,
	datab => \ALT_INV_blocks_t~3_combout\,
	datac => \ALT_INV_blocks_t~20_combout\,
	datad => ALT_INV_blocks(15),
	dataf => \ALT_INV_blocks_t~19_combout\,
	combout => \blocks_t~21_combout\);

-- Location: LABCELL_X31_Y41_N0
\Decoder3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~41_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~10_combout\ & (!\points_per_block~0_combout\ & (!\find_block_index~9_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~41_combout\);

-- Location: LABCELL_X31_Y41_N42
\blocks_t~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~226_combout\ = ( \blocks_t~8_combout\ & ( \Update_Game~0_combout\ & ( !blocks(13) ) ) ) # ( !\blocks_t~8_combout\ & ( \Update_Game~0_combout\ & ( !blocks(13) ) ) ) # ( \blocks_t~8_combout\ & ( !\Update_Game~0_combout\ & ( (!blocks(13) & 
-- (!\blocks_t~19_combout\ & ((!\blocks_t~20_combout\) # (!\blocks_t~10_combout\)))) ) ) ) # ( !\blocks_t~8_combout\ & ( !\Update_Game~0_combout\ & ( (!blocks(13) & ((!\blocks_t~20_combout\) # (!\blocks_t~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101000001000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(13),
	datab => \ALT_INV_blocks_t~20_combout\,
	datac => \ALT_INV_blocks_t~19_combout\,
	datad => \ALT_INV_blocks_t~10_combout\,
	datae => \ALT_INV_blocks_t~8_combout\,
	dataf => \ALT_INV_Update_Game~0_combout\,
	combout => \blocks_t~226_combout\);

-- Location: LABCELL_X31_Y41_N6
\Decoder2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~41_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~15_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~16_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~41_combout\);

-- Location: LABCELL_X31_Y41_N48
\blocks_t~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~227_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~41_combout\ & ( (!\blocks_t~226_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~41_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~41_combout\ & ( 
-- !\blocks_t~226_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~41_combout\ & ( (!\blocks_t~226_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~41_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~41_combout\ & ( 
-- !\blocks_t~226_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000001011111111000000001111111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~41_combout\,
	datad => \ALT_INV_blocks_t~226_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~41_combout\,
	combout => \blocks_t~227_combout\);

-- Location: FF_X31_Y41_N50
\blocks[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~227_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(13));

-- Location: LABCELL_X24_Y39_N15
\blocks_t~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~22_combout\ = ( \blocks_t~20_combout\ & ( (!\blocks_t~10_combout\ & (!blocks(13) & ((!\blocks_t~8_combout\) # (!\blocks_t~19_combout\)))) ) ) # ( !\blocks_t~20_combout\ & ( (!blocks(13) & ((!\blocks_t~8_combout\) # (!\blocks_t~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~10_combout\,
	datab => \ALT_INV_blocks_t~8_combout\,
	datac => \ALT_INV_blocks_t~19_combout\,
	datad => ALT_INV_blocks(13),
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~22_combout\);

-- Location: LABCELL_X22_Y40_N54
\blocks_t~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~140_combout\ = ( \blocks_t~15_combout\ & ( ((\blocks_t~16_combout\ & \blocks_t~139_combout\)) # (\blocks_t~24_combout\) ) ) # ( !\blocks_t~15_combout\ & ( (\blocks_t~16_combout\ & \blocks_t~139_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~24_combout\,
	datac => \ALT_INV_blocks_t~16_combout\,
	datad => \ALT_INV_blocks_t~139_combout\,
	dataf => \ALT_INV_blocks_t~15_combout\,
	combout => \blocks_t~140_combout\);

-- Location: LABCELL_X27_Y39_N6
\Decoder2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~4_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~18_combout\ & (\find_block_index~15_combout\ & (\find_block_index~14_combout\ & !\find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~4_combout\);

-- Location: LABCELL_X27_Y39_N12
\Decoder3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~4_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~11_combout\ & ( (!\points_per_block~0_combout\ & (\find_block_index~7_combout\ & (\find_block_index~10_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~4_combout\);

-- Location: MLABCELL_X28_Y39_N54
\blocks_t~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~141_combout\ = ( \blocks_t~293_combout\ & ( (!\ball_row_up~q\ & (\Decoder2~4_combout\)) # (\ball_row_up~q\ & ((\Decoder3~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~4_combout\,
	datad => \ALT_INV_Decoder3~4_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~141_combout\);

-- Location: LABCELL_X29_Y39_N12
\blocks_t~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~142_combout\ = ( \blocks_t~141_combout\ & ( (!\Update_Game~0_combout\) # (blocks(12)) ) ) # ( !\blocks_t~141_combout\ & ( ((!\Update_Game~0_combout\ & \blocks_t~140_combout\)) # (blocks(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~140_combout\,
	datad => ALT_INV_blocks(12),
	dataf => \ALT_INV_blocks_t~141_combout\,
	combout => \blocks_t~142_combout\);

-- Location: FF_X29_Y39_N14
\blocks[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~142_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(12));

-- Location: LABCELL_X24_Y39_N0
\blocks_t~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~25_combout\ = ( !blocks(12) & ( \blocks_t~20_combout\ & ( (!\Add2~1_combout\ & ((!\blocks_t~15_combout\) # ((!\blocks_t~24_combout\)))) # (\Add2~1_combout\ & (!\blocks_t~16_combout\ & ((!\blocks_t~15_combout\) # (!\blocks_t~24_combout\)))) ) ) ) 
-- # ( !blocks(12) & ( !\blocks_t~20_combout\ & ( (!\blocks_t~15_combout\) # (!\blocks_t~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000000000000000011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	datab => \ALT_INV_blocks_t~15_combout\,
	datac => \ALT_INV_blocks_t~24_combout\,
	datad => \ALT_INV_blocks_t~16_combout\,
	datae => ALT_INV_blocks(12),
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~25_combout\);

-- Location: LABCELL_X31_Y41_N36
\blocks_t~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~224_combout\ = ( \blocks_t~13_combout\ & ( !blocks(14) & ( ((!\blocks_t~20_combout\ & ((!\blocks_t~19_combout\) # (!\blocks_t~12_combout\)))) # (\Update_Game~0_combout\) ) ) ) # ( !\blocks_t~13_combout\ & ( !blocks(14) & ( 
-- (!\blocks_t~19_combout\) # ((!\blocks_t~12_combout\) # (\Update_Game~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111110011111000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~19_combout\,
	datab => \ALT_INV_blocks_t~20_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~12_combout\,
	datae => \ALT_INV_blocks_t~13_combout\,
	dataf => ALT_INV_blocks(14),
	combout => \blocks_t~224_combout\);

-- Location: LABCELL_X31_Y41_N3
\Decoder3~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~40_combout\ = ( !\find_block_index~8_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~10_combout\ & (!\points_per_block~0_combout\ & (\find_block_index~11_combout\ & !\find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~40_combout\);

-- Location: LABCELL_X31_Y41_N9
\Decoder2~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~40_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~14_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~40_combout\);

-- Location: LABCELL_X31_Y41_N18
\blocks_t~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~225_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~40_combout\ & ( (!\blocks_t~224_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~40_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~40_combout\ & ( 
-- !\blocks_t~224_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~40_combout\ & ( (!\blocks_t~224_combout\) # ((!\Update_Game~0_combout\ & (\Decoder3~40_combout\ & \ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~40_combout\ & ( 
-- !\blocks_t~224_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010111010101010101010101110111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~224_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder3~40_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~40_combout\,
	combout => \blocks_t~225_combout\);

-- Location: FF_X31_Y41_N20
\blocks[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~225_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(14));

-- Location: LABCELL_X24_Y39_N42
\blocks_t~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~23_combout\ = ( \blocks_t~19_combout\ & ( (!\blocks_t~12_combout\ & (!blocks(14) & ((!\blocks_t~13_combout\) # (!\blocks_t~20_combout\)))) ) ) # ( !\blocks_t~19_combout\ & ( (!blocks(14) & ((!\blocks_t~13_combout\) # (!\blocks_t~20_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~12_combout\,
	datab => \ALT_INV_blocks_t~13_combout\,
	datac => \ALT_INV_blocks_t~20_combout\,
	datad => ALT_INV_blocks(14),
	dataf => \ALT_INV_blocks_t~19_combout\,
	combout => \blocks_t~23_combout\);

-- Location: LABCELL_X24_Y39_N18
\rtl~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~40_combout\ = ( \blocks_t~25_combout\ & ( \blocks_t~23_combout\ & ( ((!\Add20~1_combout\ & (\blocks_t~21_combout\)) # (\Add20~1_combout\ & ((\blocks_t~22_combout\)))) # (\Add20~0_combout\) ) ) ) # ( !\blocks_t~25_combout\ & ( \blocks_t~23_combout\ & 
-- ( (!\Add20~1_combout\ & (((\Add20~0_combout\)) # (\blocks_t~21_combout\))) # (\Add20~1_combout\ & (((!\Add20~0_combout\ & \blocks_t~22_combout\)))) ) ) ) # ( \blocks_t~25_combout\ & ( !\blocks_t~23_combout\ & ( (!\Add20~1_combout\ & (\blocks_t~21_combout\ 
-- & (!\Add20~0_combout\))) # (\Add20~1_combout\ & (((\blocks_t~22_combout\) # (\Add20~0_combout\)))) ) ) ) # ( !\blocks_t~25_combout\ & ( !\blocks_t~23_combout\ & ( (!\Add20~0_combout\ & ((!\Add20~1_combout\ & (\blocks_t~21_combout\)) # (\Add20~1_combout\ & 
-- ((\blocks_t~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_blocks_t~21_combout\,
	datac => \ALT_INV_Add20~0_combout\,
	datad => \ALT_INV_blocks_t~22_combout\,
	datae => \ALT_INV_blocks_t~25_combout\,
	dataf => \ALT_INV_blocks_t~23_combout\,
	combout => \rtl~40_combout\);

-- Location: LABCELL_X22_Y41_N45
\blocks_t~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~42_combout\ = ( \blocks_t~2_combout\ & ( !\Add8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_blocks_t~2_combout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \blocks_t~42_combout\);

-- Location: MLABCELL_X21_Y39_N54
\blocks_t~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~44_combout\ = ( \blocks_t~4_combout\ & ( !\Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_blocks_t~4_combout\,
	combout => \blocks_t~44_combout\);

-- Location: LABCELL_X30_Y40_N18
\blocks_t~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~242_combout\ = ( \blocks_t~209_combout\ & ( ((\blocks_t~42_combout\ & \blocks_t~41_combout\)) # (\blocks_t~44_combout\) ) ) # ( !\blocks_t~209_combout\ & ( (\blocks_t~42_combout\ & \blocks_t~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~42_combout\,
	datab => \ALT_INV_blocks_t~44_combout\,
	datac => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~209_combout\,
	combout => \blocks_t~242_combout\);

-- Location: LABCELL_X30_Y40_N42
\Decoder3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~49_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~10_combout\ & ( (!\find_block_index~8_combout\ & (!\points_per_block~0_combout\ & (\find_block_index~9_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~49_combout\);

-- Location: LABCELL_X30_Y40_N0
\Decoder2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~49_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~16_combout\ & (\find_block_index~17_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~49_combout\);

-- Location: LABCELL_X30_Y40_N6
\blocks_t~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~243_combout\ = ( \Decoder2~49_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\Decoder3~49_combout\)) # (\blocks_t~242_combout\))) ) ) ) # ( !\Decoder2~49_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\Update_Game~0_combout\ & (((\Decoder3~49_combout\ & \ball_row_up~q\)) # (\blocks_t~242_combout\))) ) ) ) # ( \Decoder2~49_combout\ & ( !\blocks_t~293_combout\ & ( (\blocks_t~242_combout\ & !\Update_Game~0_combout\) ) ) ) # ( !\Decoder2~49_combout\ & ( 
-- !\blocks_t~293_combout\ & ( (\blocks_t~242_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010111000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~242_combout\,
	datab => \ALT_INV_Decoder3~49_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_Decoder2~49_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~243_combout\);

-- Location: LABCELL_X29_Y39_N36
\blocks_t~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~265_combout\ = ( \blocks_t~243_combout\ ) # ( !\blocks_t~243_combout\ & ( blocks(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(7),
	dataf => \ALT_INV_blocks_t~243_combout\,
	combout => \blocks_t~265_combout\);

-- Location: FF_X29_Y39_N38
\blocks[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~265_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(7));

-- Location: LABCELL_X24_Y41_N6
\blocks_t~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~45_combout\ = ( \blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!\blocks_t~42_combout\ & (!blocks(7) & ((!\blocks_t~44_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!\blocks_t~42_combout\ & 
-- !blocks(7)) ) ) ) # ( \blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(7) & ((!\blocks_t~44_combout\) # (\Add3~1_sumout\))) ) ) ) # ( !\blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( !blocks(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001111000010100000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~42_combout\,
	datab => \ALT_INV_blocks_t~44_combout\,
	datac => ALT_INV_blocks(7),
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~43_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~45_combout\);

-- Location: MLABCELL_X28_Y39_N6
\Decoder2~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~36_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~17_combout\ & (\find_block_index~19_combout\ & \find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~36_combout\);

-- Location: MLABCELL_X28_Y39_N0
\Decoder3~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~36_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~10_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~7_combout\ & (\find_block_index~8_combout\ & \find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~36_combout\);

-- Location: LABCELL_X33_Y41_N48
\blocks_t~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~215_combout\ = ( \Update_Game~0_combout\ & ( \blocks_t~41_combout\ & ( !blocks(4) ) ) ) # ( !\Update_Game~0_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(4) & (!\blocks_t~50_combout\ & ((!\blocks_t~209_combout\) # (!\blocks_t~51_combout\)))) ) 
-- ) ) # ( \Update_Game~0_combout\ & ( !\blocks_t~41_combout\ & ( !blocks(4) ) ) ) # ( !\Update_Game~0_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(4) & ((!\blocks_t~209_combout\) # (!\blocks_t~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010101010101010101000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(4),
	datab => \ALT_INV_blocks_t~209_combout\,
	datac => \ALT_INV_blocks_t~51_combout\,
	datad => \ALT_INV_blocks_t~50_combout\,
	datae => \ALT_INV_Update_Game~0_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~215_combout\);

-- Location: LABCELL_X29_Y39_N0
\blocks_t~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~216_combout\ = ( \blocks_t~215_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\ & (\Decoder2~36_combout\)) # (\ball_row_up~q\ & ((\Decoder3~36_combout\))))) ) ) ) # ( !\blocks_t~215_combout\ & ( 
-- \blocks_t~293_combout\ ) ) # ( !\blocks_t~215_combout\ & ( !\blocks_t~293_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder2~36_combout\,
	datad => \ALT_INV_Decoder3~36_combout\,
	datae => \ALT_INV_blocks_t~215_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~216_combout\);

-- Location: FF_X29_Y39_N2
\blocks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~216_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(4));

-- Location: LABCELL_X24_Y41_N36
\blocks_t~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~52_combout\ = ( \blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(4) & (!\blocks_t~50_combout\ & ((!\blocks_t~51_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(4) & 
-- !\blocks_t~50_combout\) ) ) ) # ( \blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(4) & ((!\blocks_t~51_combout\) # (\Add3~1_sumout\))) ) ) ) # ( !\blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( !blocks(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110100001101000011110000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \ALT_INV_blocks_t~51_combout\,
	datac => ALT_INV_blocks(4),
	datad => \ALT_INV_blocks_t~50_combout\,
	datae => \ALT_INV_blocks_t~43_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~52_combout\);

-- Location: LABCELL_X29_Y40_N45
\Decoder2~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~50_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~16_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (\find_block_index~14_combout\ & !\find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~50_combout\);

-- Location: LABCELL_X33_Y41_N45
\blocks_t~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~244_combout\ = ( \blocks_t~41_combout\ & ( ((\blocks_t~33_combout\ & \blocks_t~209_combout\)) # (\blocks_t~31_combout\) ) ) # ( !\blocks_t~41_combout\ & ( (\blocks_t~33_combout\ & \blocks_t~209_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~33_combout\,
	datac => \ALT_INV_blocks_t~209_combout\,
	datad => \ALT_INV_blocks_t~31_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~244_combout\);

-- Location: LABCELL_X29_Y40_N3
\Decoder3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~50_combout\ = ( \find_block_index~9_combout\ & ( !\points_per_block~0_combout\ & ( (!\find_block_index~8_combout\ & (\find_block_index~10_combout\ & (\find_block_index~7_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~7_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~50_combout\);

-- Location: LABCELL_X30_Y38_N24
\blocks_t~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~245_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~50_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~244_combout\) # (\Decoder2~50_combout\)) # (\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~50_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~244_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~50_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~50_combout\)) # (\blocks_t~244_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~50_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~244_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000010001100110000000000110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder2~50_combout\,
	datad => \ALT_INV_blocks_t~244_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~50_combout\,
	combout => \blocks_t~245_combout\);

-- Location: LABCELL_X29_Y39_N9
\blocks_t~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~266_combout\ = ( \blocks_t~245_combout\ ) # ( !\blocks_t~245_combout\ & ( blocks(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(6),
	dataf => \ALT_INV_blocks_t~245_combout\,
	combout => \blocks_t~266_combout\);

-- Location: FF_X29_Y39_N11
\blocks[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~266_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(6));

-- Location: LABCELL_X24_Y41_N54
\blocks_t~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~49_combout\ = ( \blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(6) & (!\blocks_t~31_combout\ & ((!\blocks_t~33_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!blocks(6) & 
-- !\blocks_t~31_combout\) ) ) ) # ( \blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(6) & ((!\blocks_t~33_combout\) # (\Add3~1_sumout\))) ) ) ) # ( !\blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( !blocks(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001010101010100000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(6),
	datab => \ALT_INV_blocks_t~33_combout\,
	datac => \ALT_INV_blocks_t~31_combout\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~43_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~49_combout\);

-- Location: LABCELL_X24_Y41_N51
\blocks_t~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~46_combout\ = ( \blocks_t~7_combout\ & ( !\Add8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	dataf => \ALT_INV_blocks_t~7_combout\,
	combout => \blocks_t~46_combout\);

-- Location: MLABCELL_X25_Y41_N0
\blocks_t~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~47_combout\ = ( \blocks_t~9_combout\ & ( !\Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_blocks_t~9_combout\,
	combout => \blocks_t~47_combout\);

-- Location: LABCELL_X31_Y38_N36
\Decoder2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~45_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~14_combout\ & \find_block_index~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~15_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~45_combout\);

-- Location: LABCELL_X33_Y41_N6
\blocks_t~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~234_combout\ = ( \blocks_t~209_combout\ & ( ((\blocks_t~41_combout\ & \blocks_t~46_combout\)) # (\blocks_t~47_combout\) ) ) # ( !\blocks_t~209_combout\ & ( (\blocks_t~41_combout\ & \blocks_t~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~41_combout\,
	datab => \ALT_INV_blocks_t~47_combout\,
	datac => \ALT_INV_blocks_t~46_combout\,
	dataf => \ALT_INV_blocks_t~209_combout\,
	combout => \blocks_t~234_combout\);

-- Location: LABCELL_X31_Y38_N6
\Decoder3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~45_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~9_combout\ & ( (\find_block_index~10_combout\ & (\find_block_index~8_combout\ & (\find_block_index~11_combout\ & !\find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~45_combout\);

-- Location: LABCELL_X31_Y38_N42
\blocks_t~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~235_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~45_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~234_combout\) # (\Decoder2~45_combout\)) # (\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~45_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~234_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~45_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~45_combout\)) # (\blocks_t~234_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~45_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~234_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000010001010101000000000101010100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~45_combout\,
	datad => \ALT_INV_blocks_t~234_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~45_combout\,
	combout => \blocks_t~235_combout\);

-- Location: MLABCELL_X28_Y38_N3
\blocks_t~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~267_combout\ = ( \blocks_t~235_combout\ ) # ( !\blocks_t~235_combout\ & ( blocks(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(5),
	dataf => \ALT_INV_blocks_t~235_combout\,
	combout => \blocks_t~267_combout\);

-- Location: FF_X28_Y38_N5
\blocks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~267_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(5));

-- Location: LABCELL_X24_Y41_N24
\blocks_t~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~48_combout\ = ( \blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!\blocks_t~46_combout\ & (!blocks(5) & ((!\blocks_t~47_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~43_combout\ & ( \blocks_t~41_combout\ & ( (!\blocks_t~46_combout\ & 
-- !blocks(5)) ) ) ) # ( \blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( (!blocks(5) & ((!\blocks_t~47_combout\) # (\Add3~1_sumout\))) ) ) ) # ( !\blocks_t~43_combout\ & ( !\blocks_t~41_combout\ & ( !blocks(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100110000000010101010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~46_combout\,
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_blocks_t~47_combout\,
	datad => ALT_INV_blocks(5),
	datae => \ALT_INV_blocks_t~43_combout\,
	dataf => \ALT_INV_blocks_t~41_combout\,
	combout => \blocks_t~48_combout\);

-- Location: LABCELL_X24_Y41_N18
\rtl~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~42_combout\ = ( \blocks_t~49_combout\ & ( \blocks_t~48_combout\ & ( (!\Add20~0_combout\ & (((\Add20~1_combout\)) # (\blocks_t~45_combout\))) # (\Add20~0_combout\ & (((!\Add20~1_combout\) # (\blocks_t~52_combout\)))) ) ) ) # ( !\blocks_t~49_combout\ & 
-- ( \blocks_t~48_combout\ & ( (!\Add20~0_combout\ & (((\Add20~1_combout\)) # (\blocks_t~45_combout\))) # (\Add20~0_combout\ & (((\blocks_t~52_combout\ & \Add20~1_combout\)))) ) ) ) # ( \blocks_t~49_combout\ & ( !\blocks_t~48_combout\ & ( (!\Add20~0_combout\ 
-- & (\blocks_t~45_combout\ & ((!\Add20~1_combout\)))) # (\Add20~0_combout\ & (((!\Add20~1_combout\) # (\blocks_t~52_combout\)))) ) ) ) # ( !\blocks_t~49_combout\ & ( !\blocks_t~48_combout\ & ( (!\Add20~0_combout\ & (\blocks_t~45_combout\ & 
-- ((!\Add20~1_combout\)))) # (\Add20~0_combout\ & (((\blocks_t~52_combout\ & \Add20~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~0_combout\,
	datab => \ALT_INV_blocks_t~45_combout\,
	datac => \ALT_INV_blocks_t~52_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	datae => \ALT_INV_blocks_t~49_combout\,
	dataf => \ALT_INV_blocks_t~48_combout\,
	combout => \rtl~42_combout\);

-- Location: LABCELL_X27_Y40_N12
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \rtl~40_combout\ & ( \rtl~42_combout\ & ( ((!\Add22~1_combout\ & (\rtl~41_combout\)) # (\Add22~1_combout\ & ((\rtl~39_combout\)))) # (\Add22~0_combout\) ) ) ) # ( !\rtl~40_combout\ & ( \rtl~42_combout\ & ( (!\Add22~1_combout\ & 
-- (((\rtl~41_combout\)) # (\Add22~0_combout\))) # (\Add22~1_combout\ & (!\Add22~0_combout\ & ((\rtl~39_combout\)))) ) ) ) # ( \rtl~40_combout\ & ( !\rtl~42_combout\ & ( (!\Add22~1_combout\ & (!\Add22~0_combout\ & (\rtl~41_combout\))) # (\Add22~1_combout\ & 
-- (((\rtl~39_combout\)) # (\Add22~0_combout\))) ) ) ) # ( !\rtl~40_combout\ & ( !\rtl~42_combout\ & ( (!\Add22~0_combout\ & ((!\Add22~1_combout\ & (\rtl~41_combout\)) # (\Add22~1_combout\ & ((\rtl~39_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~1_combout\,
	datab => \ALT_INV_Add22~0_combout\,
	datac => \ALT_INV_rtl~41_combout\,
	datad => \ALT_INV_rtl~39_combout\,
	datae => \ALT_INV_rtl~40_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \Mux3~0_combout\);

-- Location: MLABCELL_X28_Y41_N0
\Decoder3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~6_combout\ = ( \find_block_index~7_combout\ & ( !\find_block_index~11_combout\ & ( (\points_per_block~0_combout\ & (\find_block_index~10_combout\ & (\find_block_index~9_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder3~6_combout\);

-- Location: LABCELL_X33_Y41_N15
\blocks_t~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~146_combout\ = ( \blocks_t~143_combout\ & ( \blocks_t~70_combout\ & ( (\blocks_t~31_combout\) # (\blocks_t~33_combout\) ) ) ) # ( !\blocks_t~143_combout\ & ( \blocks_t~70_combout\ & ( \blocks_t~31_combout\ ) ) ) # ( \blocks_t~143_combout\ & ( 
-- !\blocks_t~70_combout\ & ( \blocks_t~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~33_combout\,
	datac => \ALT_INV_blocks_t~31_combout\,
	datae => \ALT_INV_blocks_t~143_combout\,
	dataf => \ALT_INV_blocks_t~70_combout\,
	combout => \blocks_t~146_combout\);

-- Location: MLABCELL_X28_Y41_N6
\Decoder2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~6_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~19_combout\ & ( (\find_block_index~17_combout\ & (\find_block_index~16_combout\ & (!\find_block_index~15_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~6_combout\);

-- Location: MLABCELL_X28_Y41_N18
\blocks_t~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~147_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~6_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\blocks_t~146_combout\)) # (\Decoder3~6_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~6_combout\ & ( 
-- (\blocks_t~146_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~6_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder3~6_combout\ & \ball_row_up~q\)) # (\blocks_t~146_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~6_combout\ & ( (\blocks_t~146_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000111000000110000001100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datab => \ALT_INV_blocks_t~146_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \blocks_t~147_combout\);

-- Location: MLABCELL_X28_Y39_N48
\blocks_t~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~269_combout\ = ( \blocks_t~147_combout\ ) # ( !\blocks_t~147_combout\ & ( blocks(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(34),
	dataf => \ALT_INV_blocks_t~147_combout\,
	combout => \blocks_t~269_combout\);

-- Location: FF_X28_Y39_N50
\blocks[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~269_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(34));

-- Location: MLABCELL_X25_Y39_N42
\blocks_t~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~73_combout\ = ( \blocks_t~33_combout\ & ( \blocks_t~70_combout\ & ( (!blocks(34) & (!\blocks_t~31_combout\ & ((!\blocks_t~54_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~33_combout\ & ( \blocks_t~70_combout\ & ( (!blocks(34) & 
-- !\blocks_t~31_combout\) ) ) ) # ( \blocks_t~33_combout\ & ( !\blocks_t~70_combout\ & ( (!blocks(34) & ((!\blocks_t~54_combout\) # (\Add3~9_sumout\))) ) ) ) # ( !\blocks_t~33_combout\ & ( !\blocks_t~70_combout\ & ( !blocks(34) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010101000101010101010000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(34),
	datab => \ALT_INV_blocks_t~54_combout\,
	datac => \ALT_INV_Add3~9_sumout\,
	datad => \ALT_INV_blocks_t~31_combout\,
	datae => \ALT_INV_blocks_t~33_combout\,
	dataf => \ALT_INV_blocks_t~70_combout\,
	combout => \blocks_t~73_combout\);

-- Location: LABCELL_X30_Y39_N0
\blocks_t~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~163_combout\ = ( \blocks_t~70_combout\ & ( \blocks_t~47_combout\ & ( (!blocks(33) & (((!\blocks_t~46_combout\ & !\blocks_t~143_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~70_combout\ & ( \blocks_t~47_combout\ & ( (!blocks(33) & 
-- ((!\blocks_t~143_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~70_combout\ & ( !\blocks_t~47_combout\ & ( (!blocks(33) & ((!\blocks_t~46_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~70_combout\ & ( !\blocks_t~47_combout\ & ( 
-- !blocks(33) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100011001000110011001100000011001000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~46_combout\,
	datab => ALT_INV_blocks(33),
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~143_combout\,
	datae => \ALT_INV_blocks_t~70_combout\,
	dataf => \ALT_INV_blocks_t~47_combout\,
	combout => \blocks_t~163_combout\);

-- Location: LABCELL_X27_Y39_N21
\Decoder2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~14_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~14_combout\ & ( (\find_block_index~18_combout\ & (\find_block_index~15_combout\ & (!\find_block_index~19_combout\ & \find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder2~14_combout\);

-- Location: LABCELL_X27_Y39_N48
\Decoder3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~14_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~9_combout\ & ( (\find_block_index~10_combout\ & (!\find_block_index~11_combout\ & (\points_per_block~0_combout\ & \find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~14_combout\);

-- Location: LABCELL_X27_Y39_N0
\blocks_t~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~164_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~14_combout\ & ( (!\blocks_t~163_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~14_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~14_combout\ & ( 
-- !\blocks_t~163_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~14_combout\ & ( (!\blocks_t~163_combout\) # ((!\ball_row_up~q\ & (\Decoder2~14_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~14_combout\ & ( 
-- !\blocks_t~163_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011101010101010101010101010101011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~163_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~14_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~14_combout\,
	combout => \blocks_t~164_combout\);

-- Location: FF_X27_Y39_N2
\blocks[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~164_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(33));

-- Location: MLABCELL_X25_Y39_N48
\blocks_t~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~72_combout\ = ( \blocks_t~47_combout\ & ( \blocks_t~54_combout\ & ( (\Add3~9_sumout\ & (!blocks(33) & ((!\blocks_t~70_combout\) # (!\blocks_t~46_combout\)))) ) ) ) # ( !\blocks_t~47_combout\ & ( \blocks_t~54_combout\ & ( (!blocks(33) & 
-- ((!\blocks_t~70_combout\) # (!\blocks_t~46_combout\))) ) ) ) # ( \blocks_t~47_combout\ & ( !\blocks_t~54_combout\ & ( (!blocks(33) & ((!\blocks_t~70_combout\) # (!\blocks_t~46_combout\))) ) ) ) # ( !\blocks_t~47_combout\ & ( !\blocks_t~54_combout\ & ( 
-- (!blocks(33) & ((!\blocks_t~70_combout\) # (!\blocks_t~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datab => ALT_INV_blocks(33),
	datac => \ALT_INV_blocks_t~70_combout\,
	datad => \ALT_INV_blocks_t~46_combout\,
	datae => \ALT_INV_blocks_t~47_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~72_combout\);

-- Location: LABCELL_X31_Y41_N54
\Decoder3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~11_combout\ = ( \find_block_index~9_combout\ & ( \find_block_index~8_combout\ & ( (!\find_block_index~11_combout\ & (\points_per_block~0_combout\ & (\find_block_index~10_combout\ & \find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~11_combout\);

-- Location: LABCELL_X24_Y38_N42
\blocks_t~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~157_combout\ = ( \blocks_t~36_combout\ & ( (!\blocks_t~35_combout\ & (\blocks_t~39_combout\ & ((\blocks_t~54_combout\)))) # (\blocks_t~35_combout\ & (((\blocks_t~39_combout\ & \blocks_t~54_combout\)) # (\blocks_t~74_combout\))) ) ) # ( 
-- !\blocks_t~36_combout\ & ( (\blocks_t~35_combout\ & \blocks_t~74_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~35_combout\,
	datab => \ALT_INV_blocks_t~39_combout\,
	datac => \ALT_INV_blocks_t~74_combout\,
	datad => \ALT_INV_blocks_t~54_combout\,
	dataf => \ALT_INV_blocks_t~36_combout\,
	combout => \blocks_t~157_combout\);

-- Location: LABCELL_X29_Y41_N6
\Decoder2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~11_combout\ = ( \find_block_index~15_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~16_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~16_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~11_combout\);

-- Location: LABCELL_X29_Y41_N24
\blocks_t~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~158_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~11_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # ((\blocks_t~157_combout\) # (\Decoder3~11_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~11_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~157_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~11_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \Decoder3~11_combout\)) # (\blocks_t~157_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder2~11_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~157_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000100001111000000000000111100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Decoder3~11_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~157_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~11_combout\,
	combout => \blocks_t~158_combout\);

-- Location: LABCELL_X23_Y38_N24
\blocks_t~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~270_combout\ = ( \blocks_t~158_combout\ ) # ( !\blocks_t~158_combout\ & ( blocks(32) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(32),
	dataf => \ALT_INV_blocks_t~158_combout\,
	combout => \blocks_t~270_combout\);

-- Location: FF_X23_Y38_N26
\blocks[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~270_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(32));

-- Location: MLABCELL_X25_Y39_N0
\blocks_t~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~75_combout\ = ( \blocks_t~36_combout\ & ( \blocks_t~54_combout\ & ( (!\blocks_t~39_combout\ & (!blocks(32) & ((!\blocks_t~74_combout\) # (!\blocks_t~35_combout\)))) ) ) ) # ( !\blocks_t~36_combout\ & ( \blocks_t~54_combout\ & ( (!blocks(32) & 
-- ((!\blocks_t~74_combout\) # (!\blocks_t~35_combout\))) ) ) ) # ( \blocks_t~36_combout\ & ( !\blocks_t~54_combout\ & ( (!blocks(32) & ((!\blocks_t~74_combout\) # (!\blocks_t~35_combout\))) ) ) ) # ( !\blocks_t~36_combout\ & ( !\blocks_t~54_combout\ & ( 
-- (!blocks(32) & ((!\blocks_t~74_combout\) # (!\blocks_t~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~39_combout\,
	datab => ALT_INV_blocks(32),
	datac => \ALT_INV_blocks_t~74_combout\,
	datad => \ALT_INV_blocks_t~35_combout\,
	datae => \ALT_INV_blocks_t~36_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~75_combout\);

-- Location: LABCELL_X30_Y40_N21
\blocks_t~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~144_combout\ = ( \blocks_t~143_combout\ & ( ((\blocks_t~42_combout\ & \blocks_t~70_combout\)) # (\blocks_t~44_combout\) ) ) # ( !\blocks_t~143_combout\ & ( (\blocks_t~42_combout\ & \blocks_t~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~42_combout\,
	datab => \ALT_INV_blocks_t~44_combout\,
	datad => \ALT_INV_blocks_t~70_combout\,
	dataf => \ALT_INV_blocks_t~143_combout\,
	combout => \blocks_t~144_combout\);

-- Location: MLABCELL_X28_Y41_N30
\Decoder2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~5_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~19_combout\ & ( (!\find_block_index~14_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~15_combout\ & \find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~5_combout\);

-- Location: MLABCELL_X28_Y41_N12
\Decoder3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~5_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~9_combout\ & ( (\points_per_block~0_combout\ & (!\find_block_index~8_combout\ & (!\find_block_index~11_combout\ & \find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~5_combout\);

-- Location: MLABCELL_X28_Y41_N36
\blocks_t~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~145_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~5_combout\ & ( (!\Update_Game~0_combout\ & (((\Decoder2~5_combout\) # (\blocks_t~144_combout\)) # (\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~5_combout\ & ( 
-- (\blocks_t~144_combout\ & !\Update_Game~0_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~5_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~5_combout\)) # (\blocks_t~144_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( 
-- !\Decoder3~5_combout\ & ( (\blocks_t~144_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100001011000000110000001100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_blocks_t~144_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder2~5_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~5_combout\,
	combout => \blocks_t~145_combout\);

-- Location: LABCELL_X23_Y38_N27
\blocks_t~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~268_combout\ = ( \blocks_t~145_combout\ ) # ( !\blocks_t~145_combout\ & ( blocks(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(35),
	dataf => \ALT_INV_blocks_t~145_combout\,
	combout => \blocks_t~268_combout\);

-- Location: FF_X23_Y38_N29
\blocks[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~268_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(35));

-- Location: MLABCELL_X25_Y39_N6
\blocks_t~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~71_combout\ = ( !\blocks_t~42_combout\ & ( \blocks_t~70_combout\ & ( (!blocks(35) & ((!\blocks_t~44_combout\) # ((!\blocks_t~54_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( \blocks_t~42_combout\ & ( !\blocks_t~70_combout\ & ( (!blocks(35) & 
-- ((!\blocks_t~44_combout\) # ((!\blocks_t~54_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~42_combout\ & ( !\blocks_t~70_combout\ & ( (!blocks(35) & ((!\blocks_t~44_combout\) # ((!\blocks_t~54_combout\) # (\Add3~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001010101010101000101010101010100010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(35),
	datab => \ALT_INV_blocks_t~44_combout\,
	datac => \ALT_INV_Add3~9_sumout\,
	datad => \ALT_INV_blocks_t~54_combout\,
	datae => \ALT_INV_blocks_t~42_combout\,
	dataf => \ALT_INV_blocks_t~70_combout\,
	combout => \blocks_t~71_combout\);

-- Location: MLABCELL_X25_Y39_N18
\rtl~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~45_combout\ = ( \blocks_t~75_combout\ & ( \blocks_t~71_combout\ & ( (!\Add20~0_combout\ & (((!\Add20~1_combout\) # (\blocks_t~72_combout\)))) # (\Add20~0_combout\ & (((\Add20~1_combout\)) # (\blocks_t~73_combout\))) ) ) ) # ( !\blocks_t~75_combout\ & 
-- ( \blocks_t~71_combout\ & ( (!\Add20~0_combout\ & (((!\Add20~1_combout\) # (\blocks_t~72_combout\)))) # (\Add20~0_combout\ & (\blocks_t~73_combout\ & ((!\Add20~1_combout\)))) ) ) ) # ( \blocks_t~75_combout\ & ( !\blocks_t~71_combout\ & ( 
-- (!\Add20~0_combout\ & (((\blocks_t~72_combout\ & \Add20~1_combout\)))) # (\Add20~0_combout\ & (((\Add20~1_combout\)) # (\blocks_t~73_combout\))) ) ) ) # ( !\blocks_t~75_combout\ & ( !\blocks_t~71_combout\ & ( (!\Add20~0_combout\ & (((\blocks_t~72_combout\ 
-- & \Add20~1_combout\)))) # (\Add20~0_combout\ & (\blocks_t~73_combout\ & ((!\Add20~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~0_combout\,
	datab => \ALT_INV_blocks_t~73_combout\,
	datac => \ALT_INV_blocks_t~72_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	datae => \ALT_INV_blocks_t~75_combout\,
	dataf => \ALT_INV_blocks_t~71_combout\,
	combout => \rtl~45_combout\);

-- Location: LABCELL_X22_Y41_N54
\blocks_t~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~62_combout\ = ( \Add3~5_sumout\ & ( \Add3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_Add3~5_sumout\,
	combout => \blocks_t~62_combout\);

-- Location: MLABCELL_X25_Y41_N24
\blocks_t~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~64_combout\ = ( \find_block_index~2_combout\ & ( \Mux0~19_combout\ & ( (\Add2~1_combout\ & (!\Equal4~1_combout\ & (\blocks_t~62_combout\ & !\ball_col_up~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	datab => \ALT_INV_Equal4~1_combout\,
	datac => \ALT_INV_blocks_t~62_combout\,
	datad => \ALT_INV_ball_col_up~q\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_Mux0~19_combout\,
	combout => \blocks_t~64_combout\);

-- Location: LABCELL_X24_Y38_N15
\blocks_t~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~65_combout\ = ( !\Add6~0_combout\ & ( (!\Add8~13_sumout\ & \Add8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add6~0_combout\,
	combout => \blocks_t~65_combout\);

-- Location: LABCELL_X27_Y38_N51
\Decoder3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~20_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~8_combout\ & ( (\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~9_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~20_combout\);

-- Location: LABCELL_X22_Y41_N51
\blocks_t~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~177_combout\ = ( \blocks_t~61_combout\ & ( (\Add6~1_combout\ & \blocks_t~65_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_combout\,
	datad => \ALT_INV_blocks_t~65_combout\,
	dataf => \ALT_INV_blocks_t~61_combout\,
	combout => \blocks_t~177_combout\);

-- Location: MLABCELL_X25_Y41_N57
\blocks_t~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~66_combout\ = ( !\Add3~13_sumout\ & ( (!\Add2~0_combout\ & \Add3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~0_combout\,
	datad => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \blocks_t~66_combout\);

-- Location: MLABCELL_X25_Y41_N54
\blocks_t~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~178_combout\ = ( \blocks_t~64_combout\ & ( (!blocks(45) & (((!\blocks_t~177_combout\ & !\blocks_t~66_combout\)) # (\Update_Game~0_combout\))) ) ) # ( !\blocks_t~64_combout\ & ( (!blocks(45) & ((!\blocks_t~177_combout\) # 
-- (\Update_Game~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110001001100010011000100010001001100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => ALT_INV_blocks(45),
	datac => \ALT_INV_blocks_t~177_combout\,
	datad => \ALT_INV_blocks_t~66_combout\,
	dataf => \ALT_INV_blocks_t~64_combout\,
	combout => \blocks_t~178_combout\);

-- Location: LABCELL_X27_Y38_N57
\Decoder2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~20_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~15_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~14_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~20_combout\);

-- Location: LABCELL_X31_Y38_N48
\blocks_t~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~179_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~20_combout\ & ( (!\blocks_t~178_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~20_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~20_combout\ & ( 
-- !\blocks_t~178_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~20_combout\ & ( (!\blocks_t~178_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~20_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~20_combout\ & ( 
-- !\blocks_t~178_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000001011111111000000001111111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~20_combout\,
	datad => \ALT_INV_blocks_t~178_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~20_combout\,
	combout => \blocks_t~179_combout\);

-- Location: FF_X31_Y38_N50
\blocks[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~179_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(45));

-- Location: MLABCELL_X25_Y41_N36
\blocks_t~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~67_combout\ = ( \blocks_t~66_combout\ & ( \blocks_t~61_combout\ & ( (!\blocks_t~64_combout\ & (!blocks(45) & ((!\Add6~1_combout\) # (!\blocks_t~65_combout\)))) ) ) ) # ( !\blocks_t~66_combout\ & ( \blocks_t~61_combout\ & ( (!blocks(45) & 
-- ((!\Add6~1_combout\) # (!\blocks_t~65_combout\))) ) ) ) # ( \blocks_t~66_combout\ & ( !\blocks_t~61_combout\ & ( (!\blocks_t~64_combout\ & !blocks(45)) ) ) ) # ( !\blocks_t~66_combout\ & ( !\blocks_t~61_combout\ & ( !blocks(45) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011111100000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~64_combout\,
	datab => \ALT_INV_Add6~1_combout\,
	datac => \ALT_INV_blocks_t~65_combout\,
	datad => ALT_INV_blocks(45),
	datae => \ALT_INV_blocks_t~66_combout\,
	dataf => \ALT_INV_blocks_t~61_combout\,
	combout => \blocks_t~67_combout\);

-- Location: LABCELL_X22_Y41_N27
\blocks_t~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~60_combout\ = ( \find_block_index~2_combout\ & ( \Mux0~19_combout\ & ( (!\ball_col_up~q\ & !\Equal4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datac => \ALT_INV_Equal4~1_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_Mux0~19_combout\,
	combout => \blocks_t~60_combout\);

-- Location: LABCELL_X22_Y41_N33
\blocks_t~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~133_combout\ = ( \blocks_t~61_combout\ & ( ((\blocks_t~62_combout\ & (\blocks_t~13_combout\ & \blocks_t~60_combout\))) # (\blocks_t~12_combout\) ) ) # ( !\blocks_t~61_combout\ & ( (\blocks_t~62_combout\ & (\blocks_t~13_combout\ & 
-- \blocks_t~60_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100110011001101110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~62_combout\,
	datab => \ALT_INV_blocks_t~12_combout\,
	datac => \ALT_INV_blocks_t~13_combout\,
	datad => \ALT_INV_blocks_t~60_combout\,
	dataf => \ALT_INV_blocks_t~61_combout\,
	combout => \blocks_t~133_combout\);

-- Location: LABCELL_X30_Y40_N51
\Decoder2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~2_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~17_combout\ & ( (!\find_block_index~15_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~19_combout\ & !\find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~2_combout\);

-- Location: MLABCELL_X28_Y37_N15
\Decoder3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~2_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~7_combout\ & ( (!\find_block_index~11_combout\ & (\find_block_index~10_combout\ & (!\points_per_block~0_combout\ & !\find_block_index~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~2_combout\);

-- Location: LABCELL_X29_Y39_N24
\blocks_t~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~134_combout\ = ( \blocks_t~293_combout\ & ( (!\ball_row_up~q\ & (\Decoder2~2_combout\)) # (\ball_row_up~q\ & ((\Decoder3~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~2_combout\,
	datad => \ALT_INV_Decoder3~2_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~134_combout\);

-- Location: LABCELL_X29_Y39_N39
\blocks_t~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~135_combout\ = ( \blocks_t~134_combout\ & ( (!\Update_Game~0_combout\) # (blocks(46)) ) ) # ( !\blocks_t~134_combout\ & ( ((\blocks_t~133_combout\ & !\Update_Game~0_combout\)) # (blocks(46)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~133_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => ALT_INV_blocks(46),
	dataf => \ALT_INV_blocks_t~134_combout\,
	combout => \blocks_t~135_combout\);

-- Location: FF_X29_Y39_N41
\blocks[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~135_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(46));

-- Location: MLABCELL_X25_Y41_N6
\blocks_t~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~68_combout\ = ( \blocks_t~13_combout\ & ( \blocks_t~60_combout\ & ( (!\blocks_t~62_combout\ & (!blocks(46) & ((!\blocks_t~12_combout\) # (!\blocks_t~61_combout\)))) ) ) ) # ( !\blocks_t~13_combout\ & ( \blocks_t~60_combout\ & ( (!blocks(46) & 
-- ((!\blocks_t~12_combout\) # (!\blocks_t~61_combout\))) ) ) ) # ( \blocks_t~13_combout\ & ( !\blocks_t~60_combout\ & ( (!blocks(46) & ((!\blocks_t~12_combout\) # (!\blocks_t~61_combout\))) ) ) ) # ( !\blocks_t~13_combout\ & ( !\blocks_t~60_combout\ & ( 
-- (!blocks(46) & ((!\blocks_t~12_combout\) # (!\blocks_t~61_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~62_combout\,
	datab => ALT_INV_blocks(46),
	datac => \ALT_INV_blocks_t~12_combout\,
	datad => \ALT_INV_blocks_t~61_combout\,
	datae => \ALT_INV_blocks_t~13_combout\,
	dataf => \ALT_INV_blocks_t~60_combout\,
	combout => \blocks_t~68_combout\);

-- Location: LABCELL_X27_Y38_N21
\Decoder3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~19_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~8_combout\ & ( (!\points_per_block~0_combout\ & (\find_block_index~7_combout\ & (\find_block_index~10_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~8_combout\,
	combout => \Decoder3~19_combout\);

-- Location: MLABCELL_X25_Y41_N3
\blocks_t~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~174_combout\ = ( \blocks_t~61_combout\ & ( (\Add6~1_combout\ & \blocks_t~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_combout\,
	datad => \ALT_INV_blocks_t~15_combout\,
	dataf => \ALT_INV_blocks_t~61_combout\,
	combout => \blocks_t~174_combout\);

-- Location: MLABCELL_X25_Y39_N39
\blocks_t~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~175_combout\ = ( \blocks_t~64_combout\ & ( (!blocks(44) & (((!\blocks_t~16_combout\ & !\blocks_t~174_combout\)) # (\Update_Game~0_combout\))) ) ) # ( !\blocks_t~64_combout\ & ( (!blocks(44) & ((!\blocks_t~174_combout\) # 
-- (\Update_Game~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101010001010000010101000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(44),
	datab => \ALT_INV_blocks_t~16_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~174_combout\,
	dataf => \ALT_INV_blocks_t~64_combout\,
	combout => \blocks_t~175_combout\);

-- Location: MLABCELL_X28_Y39_N21
\Decoder2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~19_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~15_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & (\find_block_index~18_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~15_combout\,
	combout => \Decoder2~19_combout\);

-- Location: LABCELL_X27_Y38_N6
\blocks_t~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~176_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~19_combout\ & ( (!\blocks_t~175_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~19_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~19_combout\ & ( 
-- !\blocks_t~175_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~19_combout\ & ( (!\blocks_t~175_combout\) # ((\Decoder3~19_combout\ & (\ball_row_up~q\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~19_combout\ & ( 
-- !\blocks_t~175_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011011100110011001100110011001111110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~19_combout\,
	datab => \ALT_INV_blocks_t~175_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~19_combout\,
	combout => \blocks_t~176_combout\);

-- Location: FF_X27_Y38_N8
\blocks[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~176_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(44));

-- Location: MLABCELL_X25_Y41_N12
\blocks_t~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~69_combout\ = ( !\blocks_t~16_combout\ & ( \blocks_t~64_combout\ & ( (!blocks(44) & ((!\blocks_t~15_combout\) # ((!\blocks_t~61_combout\) # (!\Add6~1_combout\)))) ) ) ) # ( \blocks_t~16_combout\ & ( !\blocks_t~64_combout\ & ( (!blocks(44) & 
-- ((!\blocks_t~15_combout\) # ((!\blocks_t~61_combout\) # (!\Add6~1_combout\)))) ) ) ) # ( !\blocks_t~16_combout\ & ( !\blocks_t~64_combout\ & ( (!blocks(44) & ((!\blocks_t~15_combout\) # ((!\blocks_t~61_combout\) # (!\Add6~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~15_combout\,
	datab => \ALT_INV_blocks_t~61_combout\,
	datac => ALT_INV_blocks(44),
	datad => \ALT_INV_Add6~1_combout\,
	datae => \ALT_INV_blocks_t~16_combout\,
	dataf => \ALT_INV_blocks_t~64_combout\,
	combout => \blocks_t~69_combout\);

-- Location: FF_X29_Y39_N53
\blocks[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~132_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(47));

-- Location: LABCELL_X22_Y41_N36
\blocks_t~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~63_combout\ = ( \blocks_t~60_combout\ & ( \blocks_t~61_combout\ & ( (!\blocks_t~3_combout\ & (!blocks(47) & ((!\blocks_t~62_combout\) # (!\blocks_t~5_combout\)))) ) ) ) # ( !\blocks_t~60_combout\ & ( \blocks_t~61_combout\ & ( 
-- (!\blocks_t~3_combout\ & !blocks(47)) ) ) ) # ( \blocks_t~60_combout\ & ( !\blocks_t~61_combout\ & ( (!blocks(47) & ((!\blocks_t~62_combout\) # (!\blocks_t~5_combout\))) ) ) ) # ( !\blocks_t~60_combout\ & ( !\blocks_t~61_combout\ & ( !blocks(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111110100000000011001100000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~62_combout\,
	datab => \ALT_INV_blocks_t~3_combout\,
	datac => \ALT_INV_blocks_t~5_combout\,
	datad => ALT_INV_blocks(47),
	datae => \ALT_INV_blocks_t~60_combout\,
	dataf => \ALT_INV_blocks_t~61_combout\,
	combout => \blocks_t~63_combout\);

-- Location: MLABCELL_X25_Y41_N42
\rtl~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~44_combout\ = ( \Add20~0_combout\ & ( \blocks_t~63_combout\ & ( (!\Add20~1_combout\ & (\blocks_t~68_combout\)) # (\Add20~1_combout\ & ((\blocks_t~69_combout\))) ) ) ) # ( !\Add20~0_combout\ & ( \blocks_t~63_combout\ & ( (!\Add20~1_combout\) # 
-- (\blocks_t~67_combout\) ) ) ) # ( \Add20~0_combout\ & ( !\blocks_t~63_combout\ & ( (!\Add20~1_combout\ & (\blocks_t~68_combout\)) # (\Add20~1_combout\ & ((\blocks_t~69_combout\))) ) ) ) # ( !\Add20~0_combout\ & ( !\blocks_t~63_combout\ & ( 
-- (\blocks_t~67_combout\ & \Add20~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~67_combout\,
	datab => \ALT_INV_blocks_t~68_combout\,
	datac => \ALT_INV_Add20~1_combout\,
	datad => \ALT_INV_blocks_t~69_combout\,
	datae => \ALT_INV_Add20~0_combout\,
	dataf => \ALT_INV_blocks_t~63_combout\,
	combout => \rtl~44_combout\);

-- Location: MLABCELL_X28_Y37_N12
\Decoder3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~9_combout\ = ( !\find_block_index~7_combout\ & ( \find_block_index~9_combout\ & ( (!\find_block_index~11_combout\ & (\find_block_index~10_combout\ & (!\find_block_index~8_combout\ & !\points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~10_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~7_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~9_combout\);

-- Location: MLABCELL_X28_Y37_N48
\Decoder2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~9_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~15_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~19_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~9_combout\);

-- Location: MLABCELL_X28_Y37_N21
\blocks_t~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~153_combout\ = ( \blocks_t~152_combout\ & ( ((\blocks_t~42_combout\ & \blocks_t~76_combout\)) # (\blocks_t~44_combout\) ) ) # ( !\blocks_t~152_combout\ & ( (\blocks_t~42_combout\ & \blocks_t~76_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~42_combout\,
	datac => \ALT_INV_blocks_t~76_combout\,
	datad => \ALT_INV_blocks_t~44_combout\,
	dataf => \ALT_INV_blocks_t~152_combout\,
	combout => \blocks_t~153_combout\);

-- Location: MLABCELL_X28_Y37_N6
\blocks_t~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~154_combout\ = ( \blocks_t~153_combout\ & ( \blocks_t~293_combout\ & ( !\Update_Game~0_combout\ ) ) ) # ( !\blocks_t~153_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & ((!\ball_row_up~q\ & ((\Decoder2~9_combout\))) # 
-- (\ball_row_up~q\ & (\Decoder3~9_combout\)))) ) ) ) # ( \blocks_t~153_combout\ & ( !\blocks_t~293_combout\ & ( !\Update_Game~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001010001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_Decoder3~9_combout\,
	datac => \ALT_INV_Decoder2~9_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~153_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~154_combout\);

-- Location: MLABCELL_X28_Y37_N39
\blocks_t~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~271_combout\ = ( \blocks_t~154_combout\ ) # ( !\blocks_t~154_combout\ & ( blocks(39) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(39),
	dataf => \ALT_INV_blocks_t~154_combout\,
	combout => \blocks_t~271_combout\);

-- Location: FF_X28_Y37_N41
\blocks[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~271_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(39));

-- Location: LABCELL_X23_Y41_N6
\blocks_t~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~77_combout\ = ( \blocks_t~44_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(39) & (!\blocks_t~42_combout\ & ((!\Add3~1_sumout\) # (!\blocks_t~43_combout\)))) ) ) ) # ( !\blocks_t~44_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(39) & 
-- !\blocks_t~42_combout\) ) ) ) # ( \blocks_t~44_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(39) & ((!\Add3~1_sumout\) # (!\blocks_t~43_combout\))) ) ) ) # ( !\blocks_t~44_combout\ & ( !\blocks_t~76_combout\ & ( !blocks(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110010001100100011001100000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => ALT_INV_blocks(39),
	datac => \ALT_INV_blocks_t~43_combout\,
	datad => \ALT_INV_blocks_t~42_combout\,
	datae => \ALT_INV_blocks_t~44_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~77_combout\);

-- Location: LABCELL_X33_Y41_N36
\blocks_t~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~167_combout\ = ( \blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(38) & (((!\blocks_t~33_combout\ & !\blocks_t~31_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(38) 
-- & ((!\blocks_t~31_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~152_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(38) & ((!\blocks_t~33_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( !\blocks_t~76_combout\ & 
-- ( !blocks(38) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000101010001010101010001000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(38),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~33_combout\,
	datad => \ALT_INV_blocks_t~31_combout\,
	datae => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~167_combout\);

-- Location: LABCELL_X27_Y39_N27
\Decoder2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~16_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~16_combout\ & (!\find_block_index~15_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~16_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~16_combout\);

-- Location: LABCELL_X27_Y38_N18
\Decoder3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~16_combout\ = ( !\find_block_index~8_combout\ & ( \find_block_index~9_combout\ & ( (!\points_per_block~0_combout\ & (\find_block_index~7_combout\ & (!\find_block_index~11_combout\ & \find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~16_combout\);

-- Location: LABCELL_X27_Y39_N30
\blocks_t~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~168_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~16_combout\ & ( (!\blocks_t~167_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~16_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~16_combout\ & ( 
-- !\blocks_t~167_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~16_combout\ & ( (!\blocks_t~167_combout\) # ((!\ball_row_up~q\ & (\Decoder2~16_combout\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~16_combout\ & ( 
-- !\blocks_t~167_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011101010101010101010101010101011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~167_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder2~16_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~16_combout\,
	combout => \blocks_t~168_combout\);

-- Location: FF_X27_Y39_N32
\blocks[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~168_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(38));

-- Location: LABCELL_X24_Y41_N30
\blocks_t~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~79_combout\ = ( \blocks_t~43_combout\ & ( \blocks_t~33_combout\ & ( (!blocks(38) & (!\Add3~1_sumout\ & ((!\blocks_t~76_combout\) # (!\blocks_t~31_combout\)))) ) ) ) # ( !\blocks_t~43_combout\ & ( \blocks_t~33_combout\ & ( (!blocks(38) & 
-- ((!\blocks_t~76_combout\) # (!\blocks_t~31_combout\))) ) ) ) # ( \blocks_t~43_combout\ & ( !\blocks_t~33_combout\ & ( (!blocks(38) & ((!\blocks_t~76_combout\) # (!\blocks_t~31_combout\))) ) ) ) # ( !\blocks_t~43_combout\ & ( !\blocks_t~33_combout\ & ( 
-- (!blocks(38) & ((!\blocks_t~76_combout\) # (!\blocks_t~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~76_combout\,
	datab => ALT_INV_blocks(38),
	datac => \ALT_INV_blocks_t~31_combout\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~43_combout\,
	dataf => \ALT_INV_blocks_t~33_combout\,
	combout => \blocks_t~79_combout\);

-- Location: LABCELL_X33_Y41_N24
\blocks_t~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~155_combout\ = ( \blocks_t~76_combout\ & ( ((\blocks_t~47_combout\ & \blocks_t~152_combout\)) # (\blocks_t~46_combout\) ) ) # ( !\blocks_t~76_combout\ & ( (\blocks_t~47_combout\ & \blocks_t~152_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~47_combout\,
	datac => \ALT_INV_blocks_t~46_combout\,
	datad => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~155_combout\);

-- Location: MLABCELL_X28_Y37_N42
\Decoder3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~10_combout\ = ( !\points_per_block~0_combout\ & ( \find_block_index~9_combout\ & ( (\find_block_index~8_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~11_combout\ & \find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~10_combout\);

-- Location: MLABCELL_X28_Y37_N0
\Decoder2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~10_combout\ = ( !\find_block_index~16_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (!\find_block_index~19_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~10_combout\);

-- Location: MLABCELL_X28_Y37_N24
\blocks_t~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~156_combout\ = ( \Decoder2~10_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\Decoder3~10_combout\)) # (\blocks_t~155_combout\))) ) ) ) # ( !\Decoder2~10_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\Update_Game~0_combout\ & (((\Decoder3~10_combout\ & \ball_row_up~q\)) # (\blocks_t~155_combout\))) ) ) ) # ( \Decoder2~10_combout\ & ( !\blocks_t~293_combout\ & ( (\blocks_t~155_combout\ & !\Update_Game~0_combout\) ) ) ) # ( !\Decoder2~10_combout\ & ( 
-- !\blocks_t~293_combout\ & ( (\blocks_t~155_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000011100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~155_combout\,
	datab => \ALT_INV_Decoder3~10_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_Decoder2~10_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~156_combout\);

-- Location: MLABCELL_X28_Y37_N36
\blocks_t~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~272_combout\ = ( \blocks_t~156_combout\ ) # ( !\blocks_t~156_combout\ & ( blocks(37) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(37),
	dataf => \ALT_INV_blocks_t~156_combout\,
	combout => \blocks_t~272_combout\);

-- Location: FF_X28_Y37_N38
\blocks[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~272_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(37));

-- Location: LABCELL_X24_Y41_N0
\blocks_t~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~78_combout\ = ( \blocks_t~47_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(37) & (!\blocks_t~46_combout\ & ((!\blocks_t~43_combout\) # (!\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~47_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(37) & 
-- !\blocks_t~46_combout\) ) ) ) # ( \blocks_t~47_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(37) & ((!\blocks_t~43_combout\) # (!\Add3~1_sumout\))) ) ) ) # ( !\blocks_t~47_combout\ & ( !\blocks_t~76_combout\ & ( !blocks(37) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101000100010100000101000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(37),
	datab => \ALT_INV_blocks_t~43_combout\,
	datac => \ALT_INV_blocks_t~46_combout\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~47_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~78_combout\);

-- Location: LABCELL_X24_Y41_N12
\blocks_t~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~80_combout\ = ( \Add3~1_sumout\ & ( \blocks_t~76_combout\ & ( (!blocks(36) & (!\blocks_t~50_combout\ & ((!\blocks_t~51_combout\) # (!\blocks_t~43_combout\)))) ) ) ) # ( !\Add3~1_sumout\ & ( \blocks_t~76_combout\ & ( (!blocks(36) & 
-- !\blocks_t~50_combout\) ) ) ) # ( \Add3~1_sumout\ & ( !\blocks_t~76_combout\ & ( (!blocks(36) & ((!\blocks_t~51_combout\) # (!\blocks_t~43_combout\))) ) ) ) # ( !\Add3~1_sumout\ & ( !\blocks_t~76_combout\ & ( !blocks(36) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010000010001000100010001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(36),
	datab => \ALT_INV_blocks_t~50_combout\,
	datac => \ALT_INV_blocks_t~51_combout\,
	datad => \ALT_INV_blocks_t~43_combout\,
	datae => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~80_combout\);

-- Location: LABCELL_X24_Y41_N42
\rtl~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~46_combout\ = ( \blocks_t~78_combout\ & ( \blocks_t~80_combout\ & ( ((!\Add20~0_combout\ & (\blocks_t~77_combout\)) # (\Add20~0_combout\ & ((\blocks_t~79_combout\)))) # (\Add20~1_combout\) ) ) ) # ( !\blocks_t~78_combout\ & ( \blocks_t~80_combout\ & 
-- ( (!\Add20~0_combout\ & (!\Add20~1_combout\ & (\blocks_t~77_combout\))) # (\Add20~0_combout\ & (((\blocks_t~79_combout\)) # (\Add20~1_combout\))) ) ) ) # ( \blocks_t~78_combout\ & ( !\blocks_t~80_combout\ & ( (!\Add20~0_combout\ & 
-- (((\blocks_t~77_combout\)) # (\Add20~1_combout\))) # (\Add20~0_combout\ & (!\Add20~1_combout\ & ((\blocks_t~79_combout\)))) ) ) ) # ( !\blocks_t~78_combout\ & ( !\blocks_t~80_combout\ & ( (!\Add20~1_combout\ & ((!\Add20~0_combout\ & 
-- (\blocks_t~77_combout\)) # (\Add20~0_combout\ & ((\blocks_t~79_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~0_combout\,
	datab => \ALT_INV_Add20~1_combout\,
	datac => \ALT_INV_blocks_t~77_combout\,
	datad => \ALT_INV_blocks_t~79_combout\,
	datae => \ALT_INV_blocks_t~78_combout\,
	dataf => \ALT_INV_blocks_t~80_combout\,
	combout => \rtl~46_combout\);

-- Location: LABCELL_X27_Y40_N54
\Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \rtl~44_combout\ & ( \rtl~46_combout\ & ( ((!\Add22~1_combout\ & (\rtl~45_combout\)) # (\Add22~1_combout\ & ((\rtl~43_combout\)))) # (\Add22~0_combout\) ) ) ) # ( !\rtl~44_combout\ & ( \rtl~46_combout\ & ( (!\Add22~0_combout\ & 
-- ((!\Add22~1_combout\ & (\rtl~45_combout\)) # (\Add22~1_combout\ & ((\rtl~43_combout\))))) # (\Add22~0_combout\ & (((!\Add22~1_combout\)))) ) ) ) # ( \rtl~44_combout\ & ( !\rtl~46_combout\ & ( (!\Add22~0_combout\ & ((!\Add22~1_combout\ & 
-- (\rtl~45_combout\)) # (\Add22~1_combout\ & ((\rtl~43_combout\))))) # (\Add22~0_combout\ & (((\Add22~1_combout\)))) ) ) ) # ( !\rtl~44_combout\ & ( !\rtl~46_combout\ & ( (!\Add22~0_combout\ & ((!\Add22~1_combout\ & (\rtl~45_combout\)) # (\Add22~1_combout\ 
-- & ((\rtl~43_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~45_combout\,
	datab => \ALT_INV_Add22~0_combout\,
	datac => \ALT_INV_Add22~1_combout\,
	datad => \ALT_INV_rtl~43_combout\,
	datae => \ALT_INV_rtl~44_combout\,
	dataf => \ALT_INV_rtl~46_combout\,
	combout => \Mux3~1_combout\);

-- Location: LABCELL_X23_Y40_N21
\blocks_t~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~95_combout\ = ( \blocks_t~20_combout\ & ( (!blocks(30) & (!\blocks_t~88_combout\ & ((!\blocks_t~87_combout\) # (!\blocks_t~19_combout\)))) ) ) # ( !\blocks_t~20_combout\ & ( (!blocks(30) & ((!\blocks_t~87_combout\) # (!\blocks_t~19_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(30),
	datab => \ALT_INV_blocks_t~87_combout\,
	datac => \ALT_INV_blocks_t~88_combout\,
	datad => \ALT_INV_blocks_t~19_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~95_combout\);

-- Location: LABCELL_X23_Y40_N12
\blocks_t~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~93_combout\ = ( \blocks_t~20_combout\ & ( (!\blocks_t~82_combout\ & (!blocks(31) & ((!\blocks_t~19_combout\) # (!\blocks_t~81_combout\)))) ) ) # ( !\blocks_t~20_combout\ & ( (!blocks(31) & ((!\blocks_t~19_combout\) # (!\blocks_t~81_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~82_combout\,
	datab => ALT_INV_blocks(31),
	datac => \ALT_INV_blocks_t~19_combout\,
	datad => \ALT_INV_blocks_t~81_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~93_combout\);

-- Location: LABCELL_X22_Y40_N33
\blocks_t~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~94_combout\ = ( \blocks_t~85_combout\ & ( (!blocks(29) & (!\blocks_t~20_combout\ & ((!\blocks_t~84_combout\) # (!\blocks_t~19_combout\)))) ) ) # ( !\blocks_t~85_combout\ & ( (!blocks(29) & ((!\blocks_t~84_combout\) # (!\blocks_t~19_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~84_combout\,
	datab => \ALT_INV_blocks_t~19_combout\,
	datac => ALT_INV_blocks(29),
	datad => \ALT_INV_blocks_t~20_combout\,
	dataf => \ALT_INV_blocks_t~85_combout\,
	combout => \blocks_t~94_combout\);

-- Location: LABCELL_X23_Y38_N54
\blocks_t~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~96_combout\ = ( \blocks_t~24_combout\ & ( \blocks_t~20_combout\ & ( (!\blocks_t~90_combout\ & (!blocks(28) & ((!\Add2~1_combout\) # (!\blocks_t~91_combout\)))) ) ) ) # ( !\blocks_t~24_combout\ & ( \blocks_t~20_combout\ & ( (!blocks(28) & 
-- ((!\Add2~1_combout\) # (!\blocks_t~91_combout\))) ) ) ) # ( \blocks_t~24_combout\ & ( !\blocks_t~20_combout\ & ( (!\blocks_t~90_combout\ & !blocks(28)) ) ) ) # ( !\blocks_t~24_combout\ & ( !\blocks_t~20_combout\ & ( !blocks(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100000000000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	datab => \ALT_INV_blocks_t~91_combout\,
	datac => \ALT_INV_blocks_t~90_combout\,
	datad => ALT_INV_blocks(28),
	datae => \ALT_INV_blocks_t~24_combout\,
	dataf => \ALT_INV_blocks_t~20_combout\,
	combout => \blocks_t~96_combout\);

-- Location: LABCELL_X27_Y40_N24
\rtl~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~48_combout\ = ( \blocks_t~94_combout\ & ( \blocks_t~96_combout\ & ( ((!\Add20~0_combout\ & ((\blocks_t~93_combout\))) # (\Add20~0_combout\ & (\blocks_t~95_combout\))) # (\Add20~1_combout\) ) ) ) # ( !\blocks_t~94_combout\ & ( \blocks_t~96_combout\ & 
-- ( (!\Add20~1_combout\ & ((!\Add20~0_combout\ & ((\blocks_t~93_combout\))) # (\Add20~0_combout\ & (\blocks_t~95_combout\)))) # (\Add20~1_combout\ & (\Add20~0_combout\)) ) ) ) # ( \blocks_t~94_combout\ & ( !\blocks_t~96_combout\ & ( (!\Add20~1_combout\ & 
-- ((!\Add20~0_combout\ & ((\blocks_t~93_combout\))) # (\Add20~0_combout\ & (\blocks_t~95_combout\)))) # (\Add20~1_combout\ & (!\Add20~0_combout\)) ) ) ) # ( !\blocks_t~94_combout\ & ( !\blocks_t~96_combout\ & ( (!\Add20~1_combout\ & ((!\Add20~0_combout\ & 
-- ((\blocks_t~93_combout\))) # (\Add20~0_combout\ & (\blocks_t~95_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_Add20~0_combout\,
	datac => \ALT_INV_blocks_t~95_combout\,
	datad => \ALT_INV_blocks_t~93_combout\,
	datae => \ALT_INV_blocks_t~94_combout\,
	dataf => \ALT_INV_blocks_t~96_combout\,
	combout => \rtl~48_combout\);

-- Location: LABCELL_X24_Y40_N6
\blocks_t~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~89_combout\ = ( \blocks_t~1_combout\ & ( (!\blocks_t~88_combout\ & (!blocks(26) & ((!\blocks_t~87_combout\) # (!\blocks_t~0_combout\)))) ) ) # ( !\blocks_t~1_combout\ & ( (!blocks(26) & ((!\blocks_t~87_combout\) # (!\blocks_t~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~87_combout\,
	datab => \ALT_INV_blocks_t~88_combout\,
	datac => \ALT_INV_blocks_t~0_combout\,
	datad => ALT_INV_blocks(26),
	dataf => \ALT_INV_blocks_t~1_combout\,
	combout => \blocks_t~89_combout\);

-- Location: LABCELL_X24_Y40_N36
\blocks_t~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~92_combout\ = ( \blocks_t~91_combout\ & ( \blocks_t~17_combout\ & ( (!\blocks_t~90_combout\ & (!blocks(24) & ((!\blocks_t~1_combout\) # (!\Add2~1_combout\)))) ) ) ) # ( !\blocks_t~91_combout\ & ( \blocks_t~17_combout\ & ( (!\blocks_t~90_combout\ 
-- & !blocks(24)) ) ) ) # ( \blocks_t~91_combout\ & ( !\blocks_t~17_combout\ & ( (!blocks(24) & ((!\blocks_t~1_combout\) # (!\Add2~1_combout\))) ) ) ) # ( !\blocks_t~91_combout\ & ( !\blocks_t~17_combout\ & ( !blocks(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111011100000000011110000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_Add2~1_combout\,
	datac => \ALT_INV_blocks_t~90_combout\,
	datad => ALT_INV_blocks(24),
	datae => \ALT_INV_blocks_t~91_combout\,
	dataf => \ALT_INV_blocks_t~17_combout\,
	combout => \blocks_t~92_combout\);

-- Location: LABCELL_X24_Y40_N21
\blocks_t~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~83_combout\ = ( !blocks(27) & ( (!\blocks_t~1_combout\ & ((!\blocks_t~0_combout\) # ((!\blocks_t~81_combout\)))) # (\blocks_t~1_combout\ & (!\blocks_t~82_combout\ & ((!\blocks_t~0_combout\) # (!\blocks_t~81_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~1_combout\,
	datab => \ALT_INV_blocks_t~0_combout\,
	datac => \ALT_INV_blocks_t~82_combout\,
	datad => \ALT_INV_blocks_t~81_combout\,
	dataf => ALT_INV_blocks(27),
	combout => \blocks_t~83_combout\);

-- Location: LABCELL_X24_Y40_N48
\blocks_t~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~86_combout\ = ( \blocks_t~0_combout\ & ( (!\blocks_t~84_combout\ & (!blocks(25) & ((!\blocks_t~85_combout\) # (!\blocks_t~1_combout\)))) ) ) # ( !\blocks_t~0_combout\ & ( (!blocks(25) & ((!\blocks_t~85_combout\) # (!\blocks_t~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~85_combout\,
	datab => \ALT_INV_blocks_t~84_combout\,
	datac => \ALT_INV_blocks_t~1_combout\,
	datad => ALT_INV_blocks(25),
	dataf => \ALT_INV_blocks_t~0_combout\,
	combout => \blocks_t~86_combout\);

-- Location: LABCELL_X24_Y40_N42
\rtl~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~47_combout\ = ( \blocks_t~83_combout\ & ( \blocks_t~86_combout\ & ( (!\Add20~0_combout\) # ((!\Add20~1_combout\ & (\blocks_t~89_combout\)) # (\Add20~1_combout\ & ((\blocks_t~92_combout\)))) ) ) ) # ( !\blocks_t~83_combout\ & ( \blocks_t~86_combout\ & 
-- ( (!\Add20~1_combout\ & (\blocks_t~89_combout\ & ((\Add20~0_combout\)))) # (\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~92_combout\)))) ) ) ) # ( \blocks_t~83_combout\ & ( !\blocks_t~86_combout\ & ( (!\Add20~1_combout\ & 
-- (((!\Add20~0_combout\)) # (\blocks_t~89_combout\))) # (\Add20~1_combout\ & (((\blocks_t~92_combout\ & \Add20~0_combout\)))) ) ) ) # ( !\blocks_t~83_combout\ & ( !\blocks_t~86_combout\ & ( (\Add20~0_combout\ & ((!\Add20~1_combout\ & 
-- (\blocks_t~89_combout\)) # (\Add20~1_combout\ & ((\blocks_t~92_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_blocks_t~89_combout\,
	datac => \ALT_INV_blocks_t~92_combout\,
	datad => \ALT_INV_Add20~0_combout\,
	datae => \ALT_INV_blocks_t~83_combout\,
	dataf => \ALT_INV_blocks_t~86_combout\,
	combout => \rtl~47_combout\);

-- Location: MLABCELL_X21_Y40_N54
\blocks_t~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~102_combout\ = ( \Add3~9_sumout\ & ( \blocks_t~32_combout\ & ( (!blocks(17) & !\blocks_t~100_combout\) ) ) ) # ( !\Add3~9_sumout\ & ( \blocks_t~32_combout\ & ( (!blocks(17) & (!\blocks_t~100_combout\ & ((!\blocks_t~101_combout\) # 
-- (!\blocks_t~1_combout\)))) ) ) ) # ( \Add3~9_sumout\ & ( !\blocks_t~32_combout\ & ( !blocks(17) ) ) ) # ( !\Add3~9_sumout\ & ( !\blocks_t~32_combout\ & ( (!blocks(17) & ((!\blocks_t~101_combout\) # (!\blocks_t~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001100110011000000100000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~101_combout\,
	datab => ALT_INV_blocks(17),
	datac => \ALT_INV_blocks_t~100_combout\,
	datad => \ALT_INV_blocks_t~1_combout\,
	datae => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_blocks_t~32_combout\,
	combout => \blocks_t~102_combout\);

-- Location: LABCELL_X27_Y40_N30
\blocks_t~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~105_combout\ = ( !\blocks_t~103_combout\ & ( \blocks_t~32_combout\ & ( (!blocks(18) & (((!\blocks_t~1_combout\) # (!\blocks_t~104_combout\)) # (\Add3~9_sumout\))) ) ) ) # ( \blocks_t~103_combout\ & ( !\blocks_t~32_combout\ & ( (!blocks(18) & 
-- (((!\blocks_t~1_combout\) # (!\blocks_t~104_combout\)) # (\Add3~9_sumout\))) ) ) ) # ( !\blocks_t~103_combout\ & ( !\blocks_t~32_combout\ & ( (!blocks(18) & (((!\blocks_t~1_combout\) # (!\blocks_t~104_combout\)) # (\Add3~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010101010001010101010101000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(18),
	datab => \ALT_INV_Add3~9_sumout\,
	datac => \ALT_INV_blocks_t~1_combout\,
	datad => \ALT_INV_blocks_t~104_combout\,
	datae => \ALT_INV_blocks_t~103_combout\,
	dataf => \ALT_INV_blocks_t~32_combout\,
	combout => \blocks_t~105_combout\);

-- Location: MLABCELL_X21_Y40_N12
\blocks_t~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~99_combout\ = ( \blocks_t~98_combout\ & ( \blocks_t~32_combout\ & ( (!blocks(19) & (!\blocks_t~97_combout\ & ((!\blocks_t~1_combout\) # (\Add3~9_sumout\)))) ) ) ) # ( !\blocks_t~98_combout\ & ( \blocks_t~32_combout\ & ( (!blocks(19) & 
-- !\blocks_t~97_combout\) ) ) ) # ( \blocks_t~98_combout\ & ( !\blocks_t~32_combout\ & ( (!blocks(19) & ((!\blocks_t~1_combout\) # (\Add3~9_sumout\))) ) ) ) # ( !\blocks_t~98_combout\ & ( !\blocks_t~32_combout\ & ( !blocks(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100010001010100000101000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(19),
	datab => \ALT_INV_Add3~9_sumout\,
	datac => \ALT_INV_blocks_t~97_combout\,
	datad => \ALT_INV_blocks_t~1_combout\,
	datae => \ALT_INV_blocks_t~98_combout\,
	dataf => \ALT_INV_blocks_t~32_combout\,
	combout => \blocks_t~99_combout\);

-- Location: LABCELL_X24_Y38_N24
\blocks_t~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~108_combout\ = ( \blocks_t~107_combout\ & ( \blocks_t~38_combout\ & ( (!\blocks_t~106_combout\ & (!blocks(16) & ((!\blocks_t~1_combout\) # (!\blocks_t~39_combout\)))) ) ) ) # ( !\blocks_t~107_combout\ & ( \blocks_t~38_combout\ & ( 
-- (!\blocks_t~106_combout\ & !blocks(16)) ) ) ) # ( \blocks_t~107_combout\ & ( !\blocks_t~38_combout\ & ( (!blocks(16) & ((!\blocks_t~1_combout\) # (!\blocks_t~39_combout\))) ) ) ) # ( !\blocks_t~107_combout\ & ( !\blocks_t~38_combout\ & ( !blocks(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001100000010100000101000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~106_combout\,
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => ALT_INV_blocks(16),
	datad => \ALT_INV_blocks_t~39_combout\,
	datae => \ALT_INV_blocks_t~107_combout\,
	dataf => \ALT_INV_blocks_t~38_combout\,
	combout => \blocks_t~108_combout\);

-- Location: LABCELL_X27_Y40_N0
\rtl~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~49_combout\ = ( \blocks_t~99_combout\ & ( \blocks_t~108_combout\ & ( (!\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~105_combout\)))) # (\Add20~1_combout\ & (((\Add20~0_combout\)) # (\blocks_t~102_combout\))) ) ) ) # ( 
-- !\blocks_t~99_combout\ & ( \blocks_t~108_combout\ & ( (!\Add20~1_combout\ & (((\Add20~0_combout\ & \blocks_t~105_combout\)))) # (\Add20~1_combout\ & (((\Add20~0_combout\)) # (\blocks_t~102_combout\))) ) ) ) # ( \blocks_t~99_combout\ & ( 
-- !\blocks_t~108_combout\ & ( (!\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~105_combout\)))) # (\Add20~1_combout\ & (\blocks_t~102_combout\ & (!\Add20~0_combout\))) ) ) ) # ( !\blocks_t~99_combout\ & ( !\blocks_t~108_combout\ & ( 
-- (!\Add20~1_combout\ & (((\Add20~0_combout\ & \blocks_t~105_combout\)))) # (\Add20~1_combout\ & (\blocks_t~102_combout\ & (!\Add20~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_blocks_t~102_combout\,
	datac => \ALT_INV_Add20~0_combout\,
	datad => \ALT_INV_blocks_t~105_combout\,
	datae => \ALT_INV_blocks_t~99_combout\,
	dataf => \ALT_INV_blocks_t~108_combout\,
	combout => \rtl~49_combout\);

-- Location: LABCELL_X22_Y40_N36
\blocks_t~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~111_combout\ = ( \blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(22) & (!\blocks_t~103_combout\ & ((!\blocks_t~104_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(22) & 
-- ((!\blocks_t~104_combout\) # (\Add3~1_sumout\))) ) ) ) # ( \blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( (!blocks(22) & !\blocks_t~103_combout\) ) ) ) # ( !\blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( !blocks(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000010101010001000101010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(22),
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_blocks_t~103_combout\,
	datad => \ALT_INV_blocks_t~104_combout\,
	datae => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~111_combout\);

-- Location: LABCELL_X23_Y40_N0
\blocks_t~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~114_combout\ = ( \blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(20) & (!\blocks_t~112_combout\ & ((!\blocks_t~113_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(20) & 
-- ((!\blocks_t~113_combout\) # (\Add3~1_sumout\))) ) ) ) # ( \blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( (!blocks(20) & !\blocks_t~112_combout\) ) ) ) # ( !\blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( !blocks(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000000000010001100100011001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~113_combout\,
	datab => ALT_INV_blocks(20),
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_blocks_t~112_combout\,
	datae => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~114_combout\);

-- Location: LABCELL_X22_Y40_N48
\blocks_t~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~109_combout\ = ( \blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!\blocks_t~97_combout\ & (!blocks(23) & ((!\blocks_t~98_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(23) & 
-- ((!\blocks_t~98_combout\) # (\Add3~1_sumout\))) ) ) ) # ( \blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( (!\blocks_t~97_combout\ & !blocks(23)) ) ) ) # ( !\blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( !blocks(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001000100011000000110011001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~97_combout\,
	datab => ALT_INV_blocks(23),
	datac => \ALT_INV_blocks_t~98_combout\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~109_combout\);

-- Location: LABCELL_X22_Y40_N18
\blocks_t~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~110_combout\ = ( \blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(21) & (!\blocks_t~100_combout\ & ((!\blocks_t~101_combout\) # (\Add3~1_sumout\)))) ) ) ) # ( !\blocks_t~41_combout\ & ( \blocks_t~43_combout\ & ( (!blocks(21) & 
-- ((!\blocks_t~101_combout\) # (\Add3~1_sumout\))) ) ) ) # ( \blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( (!blocks(21) & !\blocks_t~100_combout\) ) ) ) # ( !\blocks_t~41_combout\ & ( !\blocks_t~43_combout\ & ( !blocks(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001000100010100000101010101000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(21),
	datab => \ALT_INV_blocks_t~100_combout\,
	datac => \ALT_INV_blocks_t~101_combout\,
	datad => \ALT_INV_Add3~1_sumout\,
	datae => \ALT_INV_blocks_t~41_combout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~110_combout\);

-- Location: LABCELL_X23_Y40_N42
\rtl~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~50_combout\ = ( \blocks_t~109_combout\ & ( \blocks_t~110_combout\ & ( (!\Add20~0_combout\) # ((!\Add20~1_combout\ & (\blocks_t~111_combout\)) # (\Add20~1_combout\ & ((\blocks_t~114_combout\)))) ) ) ) # ( !\blocks_t~109_combout\ & ( 
-- \blocks_t~110_combout\ & ( (!\Add20~0_combout\ & (((\Add20~1_combout\)))) # (\Add20~0_combout\ & ((!\Add20~1_combout\ & (\blocks_t~111_combout\)) # (\Add20~1_combout\ & ((\blocks_t~114_combout\))))) ) ) ) # ( \blocks_t~109_combout\ & ( 
-- !\blocks_t~110_combout\ & ( (!\Add20~0_combout\ & (((!\Add20~1_combout\)))) # (\Add20~0_combout\ & ((!\Add20~1_combout\ & (\blocks_t~111_combout\)) # (\Add20~1_combout\ & ((\blocks_t~114_combout\))))) ) ) ) # ( !\blocks_t~109_combout\ & ( 
-- !\blocks_t~110_combout\ & ( (\Add20~0_combout\ & ((!\Add20~1_combout\ & (\blocks_t~111_combout\)) # (\Add20~1_combout\ & ((\blocks_t~114_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~111_combout\,
	datab => \ALT_INV_Add20~0_combout\,
	datac => \ALT_INV_blocks_t~114_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	datae => \ALT_INV_blocks_t~109_combout\,
	dataf => \ALT_INV_blocks_t~110_combout\,
	combout => \rtl~50_combout\);

-- Location: LABCELL_X27_Y40_N6
\Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \Add22~0_combout\ & ( \Add22~1_combout\ & ( \rtl~48_combout\ ) ) ) # ( !\Add22~0_combout\ & ( \Add22~1_combout\ & ( \rtl~47_combout\ ) ) ) # ( \Add22~0_combout\ & ( !\Add22~1_combout\ & ( \rtl~50_combout\ ) ) ) # ( !\Add22~0_combout\ 
-- & ( !\Add22~1_combout\ & ( \rtl~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~48_combout\,
	datab => \ALT_INV_rtl~47_combout\,
	datac => \ALT_INV_rtl~49_combout\,
	datad => \ALT_INV_rtl~50_combout\,
	datae => \ALT_INV_Add22~0_combout\,
	dataf => \ALT_INV_Add22~1_combout\,
	combout => \Mux3~2_combout\);

-- Location: LABCELL_X27_Y40_N18
\Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \Mux3~1_combout\ & ( \Mux3~2_combout\ & ( (!\Add22~4_combout\ & ((!\Add22~3_combout\) # ((\Mux3~3_combout\)))) # (\Add22~4_combout\ & (((\Mux3~0_combout\)) # (\Add22~3_combout\))) ) ) ) # ( !\Mux3~1_combout\ & ( \Mux3~2_combout\ & ( 
-- (!\Add22~4_combout\ & ((!\Add22~3_combout\) # ((\Mux3~3_combout\)))) # (\Add22~4_combout\ & (!\Add22~3_combout\ & ((\Mux3~0_combout\)))) ) ) ) # ( \Mux3~1_combout\ & ( !\Mux3~2_combout\ & ( (!\Add22~4_combout\ & (\Add22~3_combout\ & (\Mux3~3_combout\))) # 
-- (\Add22~4_combout\ & (((\Mux3~0_combout\)) # (\Add22~3_combout\))) ) ) ) # ( !\Mux3~1_combout\ & ( !\Mux3~2_combout\ & ( (!\Add22~4_combout\ & (\Add22~3_combout\ & (\Mux3~3_combout\))) # (\Add22~4_combout\ & (!\Add22~3_combout\ & ((\Mux3~0_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~4_combout\,
	datab => \ALT_INV_Add22~3_combout\,
	datac => \ALT_INV_Mux3~3_combout\,
	datad => \ALT_INV_Mux3~0_combout\,
	datae => \ALT_INV_Mux3~1_combout\,
	dataf => \ALT_INV_Mux3~2_combout\,
	combout => \Mux3~4_combout\);

-- Location: LABCELL_X27_Y40_N45
\Equal12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~1_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & ((!\Add22~3_combout\) # (\Add20~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_Add22~3_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \Equal12~1_combout\);

-- Location: MLABCELL_X28_Y40_N24
\Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = ( \Add20~0_combout\ & ( \Mux3~4_combout\ & ( \find_block_index~6_combout\ ) ) ) # ( !\Add20~0_combout\ & ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & (((!\Add22~0_combout\) # (!\Add22~1_combout\)) # (\Add22~4_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~4_combout\,
	datab => \ALT_INV_Add22~0_combout\,
	datac => \ALT_INV_Add22~1_combout\,
	datad => \ALT_INV_find_block_index~6_combout\,
	datae => \ALT_INV_Add20~0_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \Equal12~0_combout\);

-- Location: MLABCELL_X25_Y40_N36
\Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal9~0_combout\ = ( \Add16~4_combout\ & ( \Mux2~4_combout\ & ( \find_block_index~13_combout\ ) ) ) # ( !\Add16~4_combout\ & ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & (((!\Add16~0_combout\) # (!\Add16~1_combout\)) # (\Add20~0_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~0_combout\,
	datab => \ALT_INV_Add16~0_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_Add16~4_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \Equal9~0_combout\);

-- Location: MLABCELL_X25_Y40_N45
\Equal9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal9~1_combout\ = ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & ((!\Add16~3_combout\) # (\Add20~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~3_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \Equal9~1_combout\);

-- Location: LABCELL_X16_Y40_N51
\Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal8~0_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit\(6) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit\(6) & ( ((!\counter_ball_row|auto_generated|counter_reg_bit\(1)) # (!\Update_Game~1_combout\)) # 
-- (\counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101111111011111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \ALT_INV_Update_Game~1_combout\,
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \Equal8~0_combout\);

-- Location: MLABCELL_X28_Y40_N0
\blocks_t~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~293_combout\ = ( !\ball_row_up~q\ & ( (((\Equal8~0_combout\ & ((\Equal9~1_combout\) # (\Equal9~0_combout\))))) ) ) # ( \ball_row_up~q\ & ( (\Equal10~0_combout\ & (((\Equal12~0_combout\)) # (\Equal12~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000001110000011100001111000011110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~1_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_Equal10~0_combout\,
	datad => \ALT_INV_Equal9~0_combout\,
	datae => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Equal9~1_combout\,
	datag => \ALT_INV_Equal8~0_combout\,
	combout => \blocks_t~293_combout\);

-- Location: LABCELL_X30_Y41_N36
\Decoder2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~30_combout\ = ( \find_block_index~16_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~15_combout\ & (\find_block_index~17_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~30_combout\);

-- Location: LABCELL_X30_Y41_N30
\Decoder3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~30_combout\ = ( \find_block_index~10_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~8_combout\ & (\find_block_index~9_combout\ & (\points_per_block~0_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_points_per_block~0_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~30_combout\);

-- Location: LABCELL_X30_Y41_N57
\blocks_t~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~201_combout\ = ( \Decoder2~30_combout\ & ( \Decoder3~30_combout\ & ( (!\blocks_t~200_combout\) # ((!\Update_Game~0_combout\ & \blocks_t~293_combout\)) ) ) ) # ( !\Decoder2~30_combout\ & ( \Decoder3~30_combout\ & ( (!\blocks_t~200_combout\) # 
-- ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \blocks_t~293_combout\))) ) ) ) # ( \Decoder2~30_combout\ & ( !\Decoder3~30_combout\ & ( (!\blocks_t~200_combout\) # ((!\Update_Game~0_combout\ & (!\ball_row_up~q\ & \blocks_t~293_combout\))) ) ) ) # ( 
-- !\Decoder2~30_combout\ & ( !\Decoder3~30_combout\ & ( !\blocks_t~200_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001110110011001100110011101100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~200_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_blocks_t~293_combout\,
	datae => \ALT_INV_Decoder2~30_combout\,
	dataf => \ALT_INV_Decoder3~30_combout\,
	combout => \blocks_t~201_combout\);

-- Location: FF_X30_Y41_N59
\blocks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~201_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(0));

-- Location: LABCELL_X22_Y38_N24
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(0) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(1) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(2) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ & ( 
-- !blocks(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => ALT_INV_blocks(2),
	datac => ALT_INV_blocks(1),
	datad => ALT_INV_blocks(3),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~0_combout\);

-- Location: LABCELL_X22_Y37_N24
\Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(4) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(5) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(6) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ & ( 
-- !blocks(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(7),
	datab => ALT_INV_blocks(4),
	datac => ALT_INV_blocks(5),
	datad => ALT_INV_blocks(6),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~1_combout\);

-- Location: LABCELL_X22_Y37_N18
\Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(8) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(9) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(10) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ & 
-- ( !blocks(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000010101010101010101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(9),
	datab => ALT_INV_blocks(8),
	datac => ALT_INV_blocks(10),
	datad => ALT_INV_blocks(11),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~2_combout\);

-- Location: LABCELL_X23_Y40_N36
\Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(12) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(13) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(14) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(14),
	datab => ALT_INV_blocks(12),
	datac => ALT_INV_blocks(13),
	datad => ALT_INV_blocks(15),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~3_combout\);

-- Location: LABCELL_X22_Y38_N54
\Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \Mux1~2_combout\ & ( \Mux1~3_combout\ & ( ((!\Add8~5_sumout\ & (\Mux1~0_combout\)) # (\Add8~5_sumout\ & ((\Mux1~1_combout\)))) # (\Add8~9_sumout\) ) ) ) # ( !\Mux1~2_combout\ & ( \Mux1~3_combout\ & ( (!\Add8~9_sumout\ & 
-- ((!\Add8~5_sumout\ & (\Mux1~0_combout\)) # (\Add8~5_sumout\ & ((\Mux1~1_combout\))))) # (\Add8~9_sumout\ & (((\Add8~5_sumout\)))) ) ) ) # ( \Mux1~2_combout\ & ( !\Mux1~3_combout\ & ( (!\Add8~9_sumout\ & ((!\Add8~5_sumout\ & (\Mux1~0_combout\)) # 
-- (\Add8~5_sumout\ & ((\Mux1~1_combout\))))) # (\Add8~9_sumout\ & (((!\Add8~5_sumout\)))) ) ) ) # ( !\Mux1~2_combout\ & ( !\Mux1~3_combout\ & ( (!\Add8~9_sumout\ & ((!\Add8~5_sumout\ & (\Mux1~0_combout\)) # (\Add8~5_sumout\ & ((\Mux1~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_Mux1~1_combout\,
	datac => \ALT_INV_Add8~9_sumout\,
	datad => \ALT_INV_Add8~5_sumout\,
	datae => \ALT_INV_Mux1~2_combout\,
	dataf => \ALT_INV_Mux1~3_combout\,
	combout => \Mux1~4_combout\);

-- Location: LABCELL_X23_Y38_N51
\Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(36) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(37) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(38) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(37),
	datab => ALT_INV_blocks(38),
	datac => ALT_INV_blocks(39),
	datad => ALT_INV_blocks(36),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~6_combout\);

-- Location: LABCELL_X22_Y38_N51
\Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(44) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(45) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(46) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(47),
	datab => ALT_INV_blocks(45),
	datac => ALT_INV_blocks(44),
	datad => ALT_INV_blocks(46),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~8_combout\);

-- Location: LABCELL_X23_Y38_N9
\Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(32) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(33) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(34) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(32),
	datab => ALT_INV_blocks(33),
	datac => ALT_INV_blocks(34),
	datad => ALT_INV_blocks(35),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~5_combout\);

-- Location: LABCELL_X27_Y39_N51
\Decoder3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~18_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~7_combout\ & ( (\find_block_index~10_combout\ & (!\find_block_index~11_combout\ & (\find_block_index~8_combout\ & \points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_points_per_block~0_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~18_combout\);

-- Location: LABCELL_X27_Y37_N6
\blocks_t~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~172_combout\ = ( \blocks_t~15_combout\ & ( \blocks_t~171_combout\ & ( (!blocks(40) & (((!\blocks_t~16_combout\ & !\blocks_t~58_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~15_combout\ & ( \blocks_t~171_combout\ & ( (!blocks(40) 
-- & ((!\blocks_t~16_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~15_combout\ & ( !\blocks_t~171_combout\ & ( (!blocks(40) & ((!\blocks_t~58_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~15_combout\ & ( !\blocks_t~171_combout\ & 
-- ( !blocks(40) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100010001010100010101000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(40),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~16_combout\,
	datad => \ALT_INV_blocks_t~58_combout\,
	datae => \ALT_INV_blocks_t~15_combout\,
	dataf => \ALT_INV_blocks_t~171_combout\,
	combout => \blocks_t~172_combout\);

-- Location: LABCELL_X27_Y39_N18
\Decoder2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~18_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~18_combout\ & (\find_block_index~15_combout\ & (\find_block_index~16_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~18_combout\);

-- Location: LABCELL_X27_Y39_N42
\blocks_t~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~173_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~18_combout\ & ( (!\blocks_t~172_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~18_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~18_combout\ & ( 
-- !\blocks_t~172_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~18_combout\ & ( (!\blocks_t~172_combout\) # ((\Decoder3~18_combout\ & (\ball_row_up~q\ & !\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~18_combout\ & ( 
-- !\blocks_t~172_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100011111000011110000111100001111110111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~18_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~172_combout\,
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~18_combout\,
	combout => \blocks_t~173_combout\);

-- Location: LABCELL_X27_Y39_N57
\blocks[40]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks[40]~feeder_combout\ = ( \blocks_t~173_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks_t~173_combout\,
	combout => \blocks[40]~feeder_combout\);

-- Location: FF_X27_Y39_N59
\blocks[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks[40]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(40));

-- Location: LABCELL_X27_Y38_N36
\blocks_t~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~169_combout\ = ( \blocks_t~54_combout\ & ( \blocks_t~3_combout\ & ( (!blocks(43) & (((!\blocks_t~53_combout\ & !\blocks_t~5_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~54_combout\ & ( \blocks_t~3_combout\ & ( (!blocks(43) & 
-- ((!\blocks_t~53_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~54_combout\ & ( !\blocks_t~3_combout\ & ( (!blocks(43) & ((!\blocks_t~5_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~54_combout\ & ( !\blocks_t~3_combout\ & ( 
-- !blocks(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100010001010100010101000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(43),
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => \ALT_INV_blocks_t~5_combout\,
	datae => \ALT_INV_blocks_t~54_combout\,
	dataf => \ALT_INV_blocks_t~3_combout\,
	combout => \blocks_t~169_combout\);

-- Location: LABCELL_X27_Y38_N54
\Decoder2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~17_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~16_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & (\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~17_combout\);

-- Location: LABCELL_X27_Y38_N48
\Decoder3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~17_combout\ = ( !\find_block_index~8_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~10_combout\ & (!\find_block_index~7_combout\ & (!\find_block_index~11_combout\ & !\find_block_index~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~17_combout\);

-- Location: LABCELL_X27_Y38_N24
\blocks_t~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~170_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~17_combout\ & ( (!\blocks_t~169_combout\) # ((!\Update_Game~0_combout\ & ((\ball_row_up~q\) # (\Decoder2~17_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~17_combout\ & ( 
-- !\blocks_t~169_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~17_combout\ & ( (!\blocks_t~169_combout\) # ((!\Update_Game~0_combout\ & (\Decoder2~17_combout\ & !\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~17_combout\ & ( 
-- !\blocks_t~169_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011101010101010101010101010101010111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~169_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder2~17_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~17_combout\,
	combout => \blocks_t~170_combout\);

-- Location: FF_X27_Y38_N26
\blocks[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~170_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(43));

-- Location: LABCELL_X13_Y39_N54
\blocks_t~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~136_combout\ = ( \blocks_t~54_combout\ & ( ((\blocks_t~53_combout\ & \blocks_t~12_combout\)) # (\blocks_t~13_combout\) ) ) # ( !\blocks_t~54_combout\ & ( (\blocks_t~53_combout\ & \blocks_t~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~13_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => \ALT_INV_blocks_t~12_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~136_combout\);

-- Location: MLABCELL_X28_Y41_N15
\Decoder3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~3_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~7_combout\ & ( (\points_per_block~0_combout\ & (!\find_block_index~8_combout\ & (\find_block_index~10_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \Decoder3~3_combout\);

-- Location: MLABCELL_X28_Y39_N18
\Decoder2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~3_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~19_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~3_combout\);

-- Location: LABCELL_X29_Y39_N6
\blocks_t~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~137_combout\ = ( \blocks_t~293_combout\ & ( (!\ball_row_up~q\ & ((\Decoder2~3_combout\))) # (\ball_row_up~q\ & (\Decoder3~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Decoder3~3_combout\,
	datad => \ALT_INV_Decoder2~3_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~137_combout\);

-- Location: LABCELL_X29_Y39_N45
\blocks_t~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~138_combout\ = ( \blocks_t~137_combout\ & ( (!\Update_Game~0_combout\) # (blocks(42)) ) ) # ( !\blocks_t~137_combout\ & ( ((\blocks_t~136_combout\ & !\Update_Game~0_combout\)) # (blocks(42)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~136_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => ALT_INV_blocks(42),
	dataf => \ALT_INV_blocks_t~137_combout\,
	combout => \blocks_t~138_combout\);

-- Location: FF_X29_Y39_N47
\blocks[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~138_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(42));

-- Location: LABCELL_X23_Y38_N21
\Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(40) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(41) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(42) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(40),
	datab => ALT_INV_blocks(43),
	datac => ALT_INV_blocks(42),
	datad => ALT_INV_blocks(41),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~7_combout\);

-- Location: LABCELL_X23_Y38_N36
\Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = ( \Mux1~7_combout\ & ( \Add8~5_sumout\ & ( (!\Add8~9_sumout\ & (\Mux1~6_combout\)) # (\Add8~9_sumout\ & ((\Mux1~8_combout\))) ) ) ) # ( !\Mux1~7_combout\ & ( \Add8~5_sumout\ & ( (!\Add8~9_sumout\ & (\Mux1~6_combout\)) # (\Add8~9_sumout\ 
-- & ((\Mux1~8_combout\))) ) ) ) # ( \Mux1~7_combout\ & ( !\Add8~5_sumout\ & ( (\Mux1~5_combout\) # (\Add8~9_sumout\) ) ) ) # ( !\Mux1~7_combout\ & ( !\Add8~5_sumout\ & ( (!\Add8~9_sumout\ & \Mux1~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~6_combout\,
	datab => \ALT_INV_Add8~9_sumout\,
	datac => \ALT_INV_Mux1~8_combout\,
	datad => \ALT_INV_Mux1~5_combout\,
	datae => \ALT_INV_Mux1~7_combout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \Mux1~9_combout\);

-- Location: LABCELL_X22_Y38_N18
\Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~19_combout\ = ( \Mux1~9_combout\ & ( \Mux1~14_combout\ & ( (!\Add8~13_sumout\ & (((\Add8~1_sumout\) # (\Mux1~4_combout\)))) # (\Add8~13_sumout\ & (((!\Add8~1_sumout\)) # (\Mux1~18_combout\))) ) ) ) # ( !\Mux1~9_combout\ & ( \Mux1~14_combout\ & ( 
-- (!\Add8~13_sumout\ & (((\Mux1~4_combout\ & !\Add8~1_sumout\)))) # (\Add8~13_sumout\ & (((!\Add8~1_sumout\)) # (\Mux1~18_combout\))) ) ) ) # ( \Mux1~9_combout\ & ( !\Mux1~14_combout\ & ( (!\Add8~13_sumout\ & (((\Add8~1_sumout\) # (\Mux1~4_combout\)))) # 
-- (\Add8~13_sumout\ & (\Mux1~18_combout\ & ((\Add8~1_sumout\)))) ) ) ) # ( !\Mux1~9_combout\ & ( !\Mux1~14_combout\ & ( (!\Add8~13_sumout\ & (((\Mux1~4_combout\ & !\Add8~1_sumout\)))) # (\Add8~13_sumout\ & (\Mux1~18_combout\ & ((\Add8~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~13_sumout\,
	datab => \ALT_INV_Mux1~18_combout\,
	datac => \ALT_INV_Mux1~4_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Mux1~9_combout\,
	dataf => \ALT_INV_Mux1~14_combout\,
	combout => \Mux1~19_combout\);

-- Location: MLABCELL_X25_Y39_N24
\blocks_t~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~70_combout\ = ( \find_block_index~1_combout\ & ( \Mux1~19_combout\ & ( (\blocks_t~291_combout\ & (\Add8~1_sumout\ & (!\Add8~5_sumout\ & !\Add8~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~291_combout\,
	datab => \ALT_INV_Add8~1_sumout\,
	datac => \ALT_INV_Add8~5_sumout\,
	datad => \ALT_INV_Add8~9_sumout\,
	datae => \ALT_INV_find_block_index~1_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \blocks_t~70_combout\);

-- Location: LABCELL_X31_Y39_N0
\blocks_t~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~180_combout\ = ( \blocks_t~97_combout\ & ( \blocks_t~143_combout\ & ( (!blocks(51) & (((!\blocks_t~98_combout\ & !\blocks_t~70_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~97_combout\ & ( \blocks_t~143_combout\ & ( (!blocks(51) 
-- & ((!\blocks_t~98_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~97_combout\ & ( !\blocks_t~143_combout\ & ( (!blocks(51) & ((!\blocks_t~70_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~97_combout\ & ( !\blocks_t~143_combout\ & 
-- ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010100000101010001010100010101000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(51),
	datab => \ALT_INV_blocks_t~98_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_blocks_t~70_combout\,
	datae => \ALT_INV_blocks_t~97_combout\,
	dataf => \ALT_INV_blocks_t~143_combout\,
	combout => \blocks_t~180_combout\);

-- Location: LABCELL_X31_Y38_N12
\Decoder3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~21_combout\ = ( !\find_block_index~8_combout\ & ( \points_per_block~0_combout\ & ( (!\find_block_index~10_combout\ & (\find_block_index~9_combout\ & (!\find_block_index~11_combout\ & !\find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~10_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~21_combout\);

-- Location: LABCELL_X30_Y37_N6
\Decoder2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~21_combout\ = ( \find_block_index~16_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~14_combout\ & (!\find_block_index~18_combout\ & (!\find_block_index~15_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~15_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~21_combout\);

-- Location: LABCELL_X31_Y38_N18
\blocks_t~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~181_combout\ = ( \blocks_t~293_combout\ & ( \Decoder2~21_combout\ & ( (!\blocks_t~180_combout\) # ((!\Update_Game~0_combout\ & ((!\ball_row_up~q\) # (\Decoder3~21_combout\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder2~21_combout\ & ( 
-- !\blocks_t~180_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder2~21_combout\ & ( (!\blocks_t~180_combout\) # ((!\Update_Game~0_combout\ & (\ball_row_up~q\ & \Decoder3~21_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder2~21_combout\ & ( 
-- !\blocks_t~180_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011110000111100001111100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_blocks_t~180_combout\,
	datad => \ALT_INV_Decoder3~21_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder2~21_combout\,
	combout => \blocks_t~181_combout\);

-- Location: FF_X31_Y38_N20
\blocks[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~181_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(51));

-- Location: MLABCELL_X21_Y38_N51
\Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~16_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(48) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(49) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(50) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(51),
	datab => ALT_INV_blocks(49),
	datac => ALT_INV_blocks(48),
	datad => ALT_INV_blocks(50),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~16_combout\);

-- Location: MLABCELL_X21_Y38_N21
\Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~17_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(52) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(53) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(54) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(54),
	datab => ALT_INV_blocks(55),
	datac => ALT_INV_blocks(53),
	datad => ALT_INV_blocks(52),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~17_combout\);

-- Location: MLABCELL_X21_Y38_N45
\Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~15_combout\ = ( \Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(56) ) ) ) # ( !\Add6~0_combout\ & ( \Add6~1_combout\ & ( !blocks(57) ) ) ) # ( \Add6~0_combout\ & ( !\Add6~1_combout\ & ( !blocks(58) ) ) ) # ( !\Add6~0_combout\ & ( !\Add6~1_combout\ 
-- & ( !blocks(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(57),
	datab => ALT_INV_blocks(59),
	datac => ALT_INV_blocks(56),
	datad => ALT_INV_blocks(58),
	datae => \ALT_INV_Add6~0_combout\,
	dataf => \ALT_INV_Add6~1_combout\,
	combout => \Mux1~15_combout\);

-- Location: LABCELL_X22_Y38_N15
\Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~18_combout\ = ( \Mux1~15_combout\ & ( (!\Add8~9_sumout\ & ((!\Add8~5_sumout\ & (\Mux1~16_combout\)) # (\Add8~5_sumout\ & ((\Mux1~17_combout\))))) # (\Add8~9_sumout\ & (!\Add8~5_sumout\)) ) ) # ( !\Mux1~15_combout\ & ( (!\Add8~9_sumout\ & 
-- ((!\Add8~5_sumout\ & (\Mux1~16_combout\)) # (\Add8~5_sumout\ & ((\Mux1~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_Mux1~16_combout\,
	datad => \ALT_INV_Mux1~17_combout\,
	dataf => \ALT_INV_Mux1~15_combout\,
	combout => \Mux1~18_combout\);

-- Location: LABCELL_X23_Y38_N30
\blocks_t~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~53_combout\ = ( \Mux1~9_combout\ & ( \Add8~1_sumout\ & ( (!\Add8~5_sumout\ & (\blocks_t~292_combout\ & ((!\Add8~13_sumout\) # (\Mux1~18_combout\)))) ) ) ) # ( !\Mux1~9_combout\ & ( \Add8~1_sumout\ & ( (!\Add8~5_sumout\ & (\blocks_t~292_combout\ 
-- & (\Add8~13_sumout\ & \Mux1~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_blocks_t~292_combout\,
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_Mux1~18_combout\,
	datae => \ALT_INV_Mux1~9_combout\,
	dataf => \ALT_INV_Add8~1_sumout\,
	combout => \blocks_t~53_combout\);

-- Location: LABCELL_X23_Y37_N18
\blocks_t~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~150_combout\ = ( \blocks_t~8_combout\ & ( ((\blocks_t~10_combout\ & \blocks_t~54_combout\)) # (\blocks_t~53_combout\) ) ) # ( !\blocks_t~8_combout\ & ( (\blocks_t~10_combout\ & \blocks_t~54_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~10_combout\,
	datab => \ALT_INV_blocks_t~53_combout\,
	datac => \ALT_INV_blocks_t~54_combout\,
	datae => \ALT_INV_blocks_t~8_combout\,
	combout => \blocks_t~150_combout\);

-- Location: MLABCELL_X28_Y37_N3
\Decoder2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~8_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~16_combout\ & ( (\find_block_index~15_combout\ & (!\find_block_index~14_combout\ & (\find_block_index~18_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~8_combout\);

-- Location: MLABCELL_X28_Y37_N45
\Decoder3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~8_combout\ = ( !\find_block_index~9_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~8_combout\ & (!\find_block_index~7_combout\ & (\find_block_index~10_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~8_combout\);

-- Location: MLABCELL_X28_Y37_N30
\blocks_t~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~151_combout\ = ( \Decoder3~8_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & (((\ball_row_up~q\) # (\Decoder2~8_combout\)) # (\blocks_t~150_combout\))) ) ) ) # ( !\Decoder3~8_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\Update_Game~0_combout\ & (((\Decoder2~8_combout\ & !\ball_row_up~q\)) # (\blocks_t~150_combout\))) ) ) ) # ( \Decoder3~8_combout\ & ( !\blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~150_combout\) ) ) ) # ( !\Decoder3~8_combout\ & ( 
-- !\blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~150_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000101010001000100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Game~0_combout\,
	datab => \ALT_INV_blocks_t~150_combout\,
	datac => \ALT_INV_Decoder2~8_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_Decoder3~8_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~151_combout\);

-- Location: MLABCELL_X28_Y37_N18
\blocks_t~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~275_combout\ = ( \blocks_t~151_combout\ ) # ( !\blocks_t~151_combout\ & ( blocks(41) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(41),
	dataf => \ALT_INV_blocks_t~151_combout\,
	combout => \blocks_t~275_combout\);

-- Location: FF_X28_Y37_N20
\blocks[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~275_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(41));

-- Location: LABCELL_X24_Y39_N12
\blocks_t~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~56_combout\ = ( \blocks_t~54_combout\ & ( (!\blocks_t~10_combout\ & (!blocks(41) & ((!\blocks_t~8_combout\) # (!\blocks_t~53_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(41) & ((!\blocks_t~8_combout\) # (!\blocks_t~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~10_combout\,
	datab => \ALT_INV_blocks_t~8_combout\,
	datac => ALT_INV_blocks(41),
	datad => \ALT_INV_blocks_t~53_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~56_combout\);

-- Location: LABCELL_X24_Y39_N45
\blocks_t~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~57_combout\ = ( \blocks_t~54_combout\ & ( (!\blocks_t~13_combout\ & (!blocks(42) & ((!\blocks_t~12_combout\) # (!\blocks_t~53_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(42) & ((!\blocks_t~12_combout\) # (!\blocks_t~53_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~12_combout\,
	datab => \ALT_INV_blocks_t~13_combout\,
	datac => \ALT_INV_blocks_t~53_combout\,
	datad => ALT_INV_blocks(42),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~57_combout\);

-- Location: LABCELL_X24_Y39_N54
\blocks_t~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~59_combout\ = ( !blocks(40) & ( \blocks_t~54_combout\ & ( (!\Add2~1_combout\ & (((!\blocks_t~58_combout\) # (!\blocks_t~15_combout\)))) # (\Add2~1_combout\ & (!\blocks_t~16_combout\ & ((!\blocks_t~58_combout\) # (!\blocks_t~15_combout\)))) ) ) ) 
-- # ( !blocks(40) & ( !\blocks_t~54_combout\ & ( (!\blocks_t~58_combout\) # (!\blocks_t~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000000000000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_combout\,
	datab => \ALT_INV_blocks_t~16_combout\,
	datac => \ALT_INV_blocks_t~58_combout\,
	datad => \ALT_INV_blocks_t~15_combout\,
	datae => ALT_INV_blocks(40),
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~59_combout\);

-- Location: LABCELL_X24_Y39_N9
\blocks_t~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~55_combout\ = ( \blocks_t~54_combout\ & ( (!\blocks_t~5_combout\ & (!blocks(43) & ((!\blocks_t~3_combout\) # (!\blocks_t~53_combout\)))) ) ) # ( !\blocks_t~54_combout\ & ( (!blocks(43) & ((!\blocks_t~3_combout\) # (!\blocks_t~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~5_combout\,
	datab => \ALT_INV_blocks_t~3_combout\,
	datac => ALT_INV_blocks(43),
	datad => \ALT_INV_blocks_t~53_combout\,
	dataf => \ALT_INV_blocks_t~54_combout\,
	combout => \blocks_t~55_combout\);

-- Location: LABCELL_X24_Y39_N36
\rtl~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~43_combout\ = ( \blocks_t~59_combout\ & ( \blocks_t~55_combout\ & ( (!\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~57_combout\)))) # (\Add20~1_combout\ & (((\Add20~0_combout\)) # (\blocks_t~56_combout\))) ) ) ) # ( !\blocks_t~59_combout\ & 
-- ( \blocks_t~55_combout\ & ( (!\Add20~1_combout\ & (((!\Add20~0_combout\) # (\blocks_t~57_combout\)))) # (\Add20~1_combout\ & (\blocks_t~56_combout\ & (!\Add20~0_combout\))) ) ) ) # ( \blocks_t~59_combout\ & ( !\blocks_t~55_combout\ & ( (!\Add20~1_combout\ 
-- & (((\Add20~0_combout\ & \blocks_t~57_combout\)))) # (\Add20~1_combout\ & (((\Add20~0_combout\)) # (\blocks_t~56_combout\))) ) ) ) # ( !\blocks_t~59_combout\ & ( !\blocks_t~55_combout\ & ( (!\Add20~1_combout\ & (((\Add20~0_combout\ & 
-- \blocks_t~57_combout\)))) # (\Add20~1_combout\ & (\blocks_t~56_combout\ & (!\Add20~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~1_combout\,
	datab => \ALT_INV_blocks_t~56_combout\,
	datac => \ALT_INV_Add20~0_combout\,
	datad => \ALT_INV_blocks_t~57_combout\,
	datae => \ALT_INV_blocks_t~59_combout\,
	dataf => \ALT_INV_blocks_t~55_combout\,
	combout => \rtl~43_combout\);

-- Location: MLABCELL_X25_Y40_N0
\Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \rtl~45_combout\ & ( \rtl~46_combout\ & ( (!\Add16~1_combout\) # ((!\Add16~0_combout\ & (\rtl~43_combout\)) # (\Add16~0_combout\ & ((\rtl~44_combout\)))) ) ) ) # ( !\rtl~45_combout\ & ( \rtl~46_combout\ & ( (!\Add16~1_combout\ & 
-- (((\Add16~0_combout\)))) # (\Add16~1_combout\ & ((!\Add16~0_combout\ & (\rtl~43_combout\)) # (\Add16~0_combout\ & ((\rtl~44_combout\))))) ) ) ) # ( \rtl~45_combout\ & ( !\rtl~46_combout\ & ( (!\Add16~1_combout\ & (((!\Add16~0_combout\)))) # 
-- (\Add16~1_combout\ & ((!\Add16~0_combout\ & (\rtl~43_combout\)) # (\Add16~0_combout\ & ((\rtl~44_combout\))))) ) ) ) # ( !\rtl~45_combout\ & ( !\rtl~46_combout\ & ( (\Add16~1_combout\ & ((!\Add16~0_combout\ & (\rtl~43_combout\)) # (\Add16~0_combout\ & 
-- ((\rtl~44_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~43_combout\,
	datab => \ALT_INV_Add16~1_combout\,
	datac => \ALT_INV_rtl~44_combout\,
	datad => \ALT_INV_Add16~0_combout\,
	datae => \ALT_INV_rtl~45_combout\,
	dataf => \ALT_INV_rtl~46_combout\,
	combout => \Mux2~1_combout\);

-- Location: MLABCELL_X25_Y40_N6
\Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \rtl~41_combout\ & ( \rtl~42_combout\ & ( (!\Add16~1_combout\) # ((!\Add16~0_combout\ & ((\rtl~39_combout\))) # (\Add16~0_combout\ & (\rtl~40_combout\))) ) ) ) # ( !\rtl~41_combout\ & ( \rtl~42_combout\ & ( (!\Add16~1_combout\ & 
-- (((\Add16~0_combout\)))) # (\Add16~1_combout\ & ((!\Add16~0_combout\ & ((\rtl~39_combout\))) # (\Add16~0_combout\ & (\rtl~40_combout\)))) ) ) ) # ( \rtl~41_combout\ & ( !\rtl~42_combout\ & ( (!\Add16~1_combout\ & (((!\Add16~0_combout\)))) # 
-- (\Add16~1_combout\ & ((!\Add16~0_combout\ & ((\rtl~39_combout\))) # (\Add16~0_combout\ & (\rtl~40_combout\)))) ) ) ) # ( !\rtl~41_combout\ & ( !\rtl~42_combout\ & ( (\Add16~1_combout\ & ((!\Add16~0_combout\ & ((\rtl~39_combout\))) # (\Add16~0_combout\ & 
-- (\rtl~40_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~1_combout\,
	datab => \ALT_INV_rtl~40_combout\,
	datac => \ALT_INV_rtl~39_combout\,
	datad => \ALT_INV_Add16~0_combout\,
	datae => \ALT_INV_rtl~41_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \Mux2~0_combout\);

-- Location: LABCELL_X27_Y40_N9
\Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \Add16~0_combout\ & ( \Add16~1_combout\ & ( \rtl~48_combout\ ) ) ) # ( !\Add16~0_combout\ & ( \Add16~1_combout\ & ( \rtl~47_combout\ ) ) ) # ( \Add16~0_combout\ & ( !\Add16~1_combout\ & ( \rtl~50_combout\ ) ) ) # ( !\Add16~0_combout\ 
-- & ( !\Add16~1_combout\ & ( \rtl~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~48_combout\,
	datab => \ALT_INV_rtl~47_combout\,
	datac => \ALT_INV_rtl~50_combout\,
	datad => \ALT_INV_rtl~49_combout\,
	datae => \ALT_INV_Add16~0_combout\,
	dataf => \ALT_INV_Add16~1_combout\,
	combout => \Mux2~2_combout\);

-- Location: MLABCELL_X25_Y40_N18
\Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \rtl~52_combout\ & ( (!\Add16~1_combout\ & ((!\Add16~0_combout\) # ((\rtl~53_combout\)))) # (\Add16~1_combout\ & (!\Add16~0_combout\ & (\rtl~51_combout\))) ) ) # ( !\rtl~52_combout\ & ( (!\Add16~1_combout\ & (\Add16~0_combout\ & 
-- ((\rtl~53_combout\)))) # (\Add16~1_combout\ & (!\Add16~0_combout\ & (\rtl~51_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~1_combout\,
	datab => \ALT_INV_Add16~0_combout\,
	datac => \ALT_INV_rtl~51_combout\,
	datad => \ALT_INV_rtl~53_combout\,
	dataf => \ALT_INV_rtl~52_combout\,
	combout => \Mux2~3_combout\);

-- Location: MLABCELL_X25_Y40_N12
\Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \Mux2~2_combout\ & ( \Mux2~3_combout\ & ( (!\Add16~4_combout\) # ((!\Add16~3_combout\ & ((\Mux2~0_combout\))) # (\Add16~3_combout\ & (\Mux2~1_combout\))) ) ) ) # ( !\Mux2~2_combout\ & ( \Mux2~3_combout\ & ( (!\Add16~3_combout\ & 
-- (\Add16~4_combout\ & ((\Mux2~0_combout\)))) # (\Add16~3_combout\ & ((!\Add16~4_combout\) # ((\Mux2~1_combout\)))) ) ) ) # ( \Mux2~2_combout\ & ( !\Mux2~3_combout\ & ( (!\Add16~3_combout\ & ((!\Add16~4_combout\) # ((\Mux2~0_combout\)))) # 
-- (\Add16~3_combout\ & (\Add16~4_combout\ & (\Mux2~1_combout\))) ) ) ) # ( !\Mux2~2_combout\ & ( !\Mux2~3_combout\ & ( (\Add16~4_combout\ & ((!\Add16~3_combout\ & ((\Mux2~0_combout\))) # (\Add16~3_combout\ & (\Mux2~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~3_combout\,
	datab => \ALT_INV_Add16~4_combout\,
	datac => \ALT_INV_Mux2~1_combout\,
	datad => \ALT_INV_Mux2~0_combout\,
	datae => \ALT_INV_Mux2~2_combout\,
	dataf => \ALT_INV_Mux2~3_combout\,
	combout => \Mux2~4_combout\);

-- Location: MLABCELL_X25_Y40_N33
\find_block_index~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~17_combout\ = ( \Mux2~4_combout\ & ( (!\Add16~1_combout\ & \find_block_index~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~1_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \find_block_index~17_combout\);

-- Location: LABCELL_X31_Y40_N24
\Decoder2~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~56_combout\ = ( !\find_block_index~15_combout\ & ( \find_block_index~16_combout\ & ( (!\find_block_index~17_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~18_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~15_combout\,
	dataf => \ALT_INV_find_block_index~16_combout\,
	combout => \Decoder2~56_combout\);

-- Location: LABCELL_X31_Y40_N57
\blocks_t~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~256_combout\ = ( \blocks_t~88_combout\ & ( ((\blocks_t~87_combout\ & \blocks_t~0_combout\)) # (\blocks_t~1_combout\) ) ) # ( !\blocks_t~88_combout\ & ( (\blocks_t~87_combout\ & \blocks_t~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~1_combout\,
	datac => \ALT_INV_blocks_t~87_combout\,
	datad => \ALT_INV_blocks_t~0_combout\,
	dataf => \ALT_INV_blocks_t~88_combout\,
	combout => \blocks_t~256_combout\);

-- Location: LABCELL_X31_Y40_N30
\Decoder3~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~56_combout\ = ( !\find_block_index~8_combout\ & ( \points_per_block~0_combout\ & ( (\find_block_index~7_combout\ & (!\find_block_index~9_combout\ & (!\find_block_index~10_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~7_combout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_points_per_block~0_combout\,
	combout => \Decoder3~56_combout\);

-- Location: LABCELL_X31_Y40_N42
\blocks_t~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~257_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~56_combout\ & ( (!\Update_Game~0_combout\ & (((\blocks_t~256_combout\) # (\Decoder2~56_combout\)) # (\ball_row_up~q\))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~56_combout\ & ( 
-- (!\Update_Game~0_combout\ & \blocks_t~256_combout\) ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~56_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\ & \Decoder2~56_combout\)) # (\blocks_t~256_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & 
-- ( !\Decoder3~56_combout\ & ( (!\Update_Game~0_combout\ & \blocks_t~256_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000010001100110000000000110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~q\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Decoder2~56_combout\,
	datad => \ALT_INV_blocks_t~256_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~56_combout\,
	combout => \blocks_t~257_combout\);

-- Location: LABCELL_X31_Y40_N54
\blocks_t~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~285_combout\ = ( \blocks_t~257_combout\ ) # ( !\blocks_t~257_combout\ & ( blocks(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_blocks(26),
	dataf => \ALT_INV_blocks_t~257_combout\,
	combout => \blocks_t~285_combout\);

-- Location: FF_X31_Y40_N56
\blocks[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks_t~285_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~0_combout\,
	sload => \result~17_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(26));

-- Location: MLABCELL_X21_Y39_N42
\Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(24) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(25) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(26) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(25),
	datab => ALT_INV_blocks(26),
	datac => ALT_INV_blocks(24),
	datad => ALT_INV_blocks(27),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~12_combout\);

-- Location: MLABCELL_X21_Y39_N36
\Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = ( blocks(17) & ( \Add2~1_combout\ & ( (!blocks(16) & \Add2~0_combout\) ) ) ) # ( !blocks(17) & ( \Add2~1_combout\ & ( (!blocks(16)) # (!\Add2~0_combout\) ) ) ) # ( blocks(17) & ( !\Add2~1_combout\ & ( (!\Add2~0_combout\ & 
-- (!blocks(19))) # (\Add2~0_combout\ & ((!blocks(18)))) ) ) ) # ( !blocks(17) & ( !\Add2~1_combout\ & ( (!\Add2~0_combout\ & (!blocks(19))) # (\Add2~0_combout\ & ((!blocks(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000110011001111000011111111101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(16),
	datab => ALT_INV_blocks(19),
	datac => ALT_INV_blocks(18),
	datad => \ALT_INV_Add2~0_combout\,
	datae => ALT_INV_blocks(17),
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~10_combout\);

-- Location: MLABCELL_X21_Y39_N12
\Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(28) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(29) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(30) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(31),
	datab => ALT_INV_blocks(29),
	datac => ALT_INV_blocks(28),
	datad => ALT_INV_blocks(30),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~13_combout\);

-- Location: MLABCELL_X21_Y39_N27
\Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(20) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(21) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(22) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(20),
	datab => ALT_INV_blocks(22),
	datac => ALT_INV_blocks(23),
	datad => ALT_INV_blocks(21),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~11_combout\);

-- Location: MLABCELL_X21_Y39_N30
\Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = ( \Mux0~11_combout\ & ( \Add3~9_sumout\ & ( (!\Add3~5_sumout\ & (\Mux0~12_combout\)) # (\Add3~5_sumout\ & ((\Mux0~13_combout\))) ) ) ) # ( !\Mux0~11_combout\ & ( \Add3~9_sumout\ & ( (!\Add3~5_sumout\ & (\Mux0~12_combout\)) # 
-- (\Add3~5_sumout\ & ((\Mux0~13_combout\))) ) ) ) # ( \Mux0~11_combout\ & ( !\Add3~9_sumout\ & ( (\Mux0~10_combout\) # (\Add3~5_sumout\) ) ) ) # ( !\Mux0~11_combout\ & ( !\Add3~9_sumout\ & ( (!\Add3~5_sumout\ & \Mux0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~5_sumout\,
	datab => \ALT_INV_Mux0~12_combout\,
	datac => \ALT_INV_Mux0~10_combout\,
	datad => \ALT_INV_Mux0~13_combout\,
	datae => \ALT_INV_Mux0~11_combout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \Mux0~14_combout\);

-- Location: MLABCELL_X21_Y38_N48
\Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(48) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(49) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(50) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(51),
	datab => ALT_INV_blocks(49),
	datac => ALT_INV_blocks(50),
	datad => ALT_INV_blocks(48),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~16_combout\);

-- Location: MLABCELL_X21_Y38_N18
\Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(52) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(53) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(54) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(54),
	datab => ALT_INV_blocks(55),
	datac => ALT_INV_blocks(52),
	datad => ALT_INV_blocks(53),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~17_combout\);

-- Location: MLABCELL_X21_Y38_N42
\Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(56) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(57) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(58) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(57),
	datab => ALT_INV_blocks(59),
	datac => ALT_INV_blocks(58),
	datad => ALT_INV_blocks(56),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~15_combout\);

-- Location: MLABCELL_X21_Y39_N3
\Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = ( \Add3~9_sumout\ & ( (!\Add3~5_sumout\ & \Mux0~15_combout\) ) ) # ( !\Add3~9_sumout\ & ( (!\Add3~5_sumout\ & (\Mux0~16_combout\)) # (\Add3~5_sumout\ & ((\Mux0~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~5_sumout\,
	datab => \ALT_INV_Mux0~16_combout\,
	datac => \ALT_INV_Mux0~17_combout\,
	datad => \ALT_INV_Mux0~15_combout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \Mux0~18_combout\);

-- Location: LABCELL_X23_Y38_N48
\Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(36) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(37) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(38) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(37),
	datab => ALT_INV_blocks(38),
	datac => ALT_INV_blocks(36),
	datad => ALT_INV_blocks(39),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~6_combout\);

-- Location: LABCELL_X22_Y38_N48
\Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(44) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(45) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(46) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(47),
	datab => ALT_INV_blocks(45),
	datac => ALT_INV_blocks(46),
	datad => ALT_INV_blocks(44),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~8_combout\);

-- Location: LABCELL_X23_Y38_N18
\Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(40) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(41) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(42) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(40),
	datab => ALT_INV_blocks(43),
	datac => ALT_INV_blocks(41),
	datad => ALT_INV_blocks(42),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~7_combout\);

-- Location: LABCELL_X23_Y38_N6
\Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(32) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(33) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(34) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(32),
	datab => ALT_INV_blocks(33),
	datac => ALT_INV_blocks(35),
	datad => ALT_INV_blocks(34),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~5_combout\);

-- Location: LABCELL_X23_Y38_N42
\Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = ( \Add3~5_sumout\ & ( \Add3~9_sumout\ & ( \Mux0~8_combout\ ) ) ) # ( !\Add3~5_sumout\ & ( \Add3~9_sumout\ & ( \Mux0~7_combout\ ) ) ) # ( \Add3~5_sumout\ & ( !\Add3~9_sumout\ & ( \Mux0~6_combout\ ) ) ) # ( !\Add3~5_sumout\ & ( 
-- !\Add3~9_sumout\ & ( \Mux0~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~6_combout\,
	datab => \ALT_INV_Mux0~8_combout\,
	datac => \ALT_INV_Mux0~7_combout\,
	datad => \ALT_INV_Mux0~5_combout\,
	datae => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \Mux0~9_combout\);

-- Location: LABCELL_X22_Y37_N36
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(0) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(1) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(2) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ & ( 
-- !blocks(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(1),
	datab => ALT_INV_blocks(3),
	datac => ALT_INV_blocks(0),
	datad => ALT_INV_blocks(2),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~0_combout\);

-- Location: LABCELL_X22_Y37_N48
\Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(8) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(9) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(10) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ & 
-- ( !blocks(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(10),
	datab => ALT_INV_blocks(11),
	datac => ALT_INV_blocks(9),
	datad => ALT_INV_blocks(8),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~2_combout\);

-- Location: LABCELL_X22_Y37_N54
\Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = ( blocks(4) & ( \Add2~0_combout\ & ( (!blocks(6) & !\Add2~1_combout\) ) ) ) # ( !blocks(4) & ( \Add2~0_combout\ & ( (!blocks(6)) # (\Add2~1_combout\) ) ) ) # ( blocks(4) & ( !\Add2~0_combout\ & ( (!\Add2~1_combout\ & ((!blocks(7)))) # 
-- (\Add2~1_combout\ & (!blocks(5))) ) ) ) # ( !blocks(4) & ( !\Add2~0_combout\ & ( (!\Add2~1_combout\ & ((!blocks(7)))) # (\Add2~1_combout\ & (!blocks(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010111100001010101011001100111111111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(5),
	datab => ALT_INV_blocks(6),
	datac => ALT_INV_blocks(7),
	datad => \ALT_INV_Add2~1_combout\,
	datae => ALT_INV_blocks(4),
	dataf => \ALT_INV_Add2~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LABCELL_X22_Y37_N6
\Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = ( \Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(12) ) ) ) # ( !\Add2~0_combout\ & ( \Add2~1_combout\ & ( !blocks(13) ) ) ) # ( \Add2~0_combout\ & ( !\Add2~1_combout\ & ( !blocks(14) ) ) ) # ( !\Add2~0_combout\ & ( !\Add2~1_combout\ 
-- & ( !blocks(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(15),
	datab => ALT_INV_blocks(12),
	datac => ALT_INV_blocks(13),
	datad => ALT_INV_blocks(14),
	datae => \ALT_INV_Add2~0_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	combout => \Mux0~3_combout\);

-- Location: LABCELL_X22_Y37_N12
\Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ( \Add3~5_sumout\ & ( \Add3~9_sumout\ & ( \Mux0~3_combout\ ) ) ) # ( !\Add3~5_sumout\ & ( \Add3~9_sumout\ & ( \Mux0~2_combout\ ) ) ) # ( \Add3~5_sumout\ & ( !\Add3~9_sumout\ & ( \Mux0~1_combout\ ) ) ) # ( !\Add3~5_sumout\ & ( 
-- !\Add3~9_sumout\ & ( \Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_Mux0~2_combout\,
	datac => \ALT_INV_Mux0~1_combout\,
	datad => \ALT_INV_Mux0~3_combout\,
	datae => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \Mux0~4_combout\);

-- Location: LABCELL_X22_Y39_N42
\Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = ( \Mux0~9_combout\ & ( \Mux0~4_combout\ & ( (!\Add3~13_sumout\) # ((!\Add3~1_sumout\ & (\Mux0~14_combout\)) # (\Add3~1_sumout\ & ((\Mux0~18_combout\)))) ) ) ) # ( !\Mux0~9_combout\ & ( \Mux0~4_combout\ & ( (!\Add3~1_sumout\ & 
-- (((!\Add3~13_sumout\)) # (\Mux0~14_combout\))) # (\Add3~1_sumout\ & (((\Add3~13_sumout\ & \Mux0~18_combout\)))) ) ) ) # ( \Mux0~9_combout\ & ( !\Mux0~4_combout\ & ( (!\Add3~1_sumout\ & (\Mux0~14_combout\ & (\Add3~13_sumout\))) # (\Add3~1_sumout\ & 
-- (((!\Add3~13_sumout\) # (\Mux0~18_combout\)))) ) ) ) # ( !\Mux0~9_combout\ & ( !\Mux0~4_combout\ & ( (\Add3~13_sumout\ & ((!\Add3~1_sumout\ & (\Mux0~14_combout\)) # (\Add3~1_sumout\ & ((\Mux0~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~14_combout\,
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Mux0~18_combout\,
	datae => \ALT_INV_Mux0~9_combout\,
	dataf => \ALT_INV_Mux0~4_combout\,
	combout => \Mux0~19_combout\);

-- Location: LABCELL_X23_Y41_N48
\blocks_t~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~43_combout\ = ( \Add3~5_sumout\ & ( \Mux0~19_combout\ & ( (!\Add3~9_sumout\ & (!\Equal4~1_combout\ & (!\ball_col_up~q\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_Equal4~1_combout\,
	datac => \ALT_INV_ball_col_up~q\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Mux0~19_combout\,
	combout => \blocks_t~43_combout\);

-- Location: LABCELL_X33_Y41_N57
\blocks_t~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~152_combout\ = ( \blocks_t~43_combout\ & ( \Add3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_blocks_t~43_combout\,
	combout => \blocks_t~152_combout\);

-- Location: LABCELL_X33_Y41_N18
\blocks_t~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~165_combout\ = ( \blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(36) & (((!\blocks_t~51_combout\ & !\blocks_t~50_combout\)) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( \blocks_t~76_combout\ & ( (!blocks(36) 
-- & ((!\blocks_t~50_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( \blocks_t~152_combout\ & ( !\blocks_t~76_combout\ & ( (!blocks(36) & ((!\blocks_t~51_combout\) # (\Update_Game~0_combout\))) ) ) ) # ( !\blocks_t~152_combout\ & ( !\blocks_t~76_combout\ & 
-- ( !blocks(36) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001111000011000000111100001000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~51_combout\,
	datab => \ALT_INV_blocks_t~50_combout\,
	datac => ALT_INV_blocks(36),
	datad => \ALT_INV_Update_Game~0_combout\,
	datae => \ALT_INV_blocks_t~152_combout\,
	dataf => \ALT_INV_blocks_t~76_combout\,
	combout => \blocks_t~165_combout\);

-- Location: LABCELL_X27_Y39_N9
\Decoder2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~15_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~18_combout\ & (\find_block_index~15_combout\ & (!\find_block_index~16_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~15_combout\);

-- Location: LABCELL_X27_Y39_N15
\Decoder3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~15_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~9_combout\ & ( (!\points_per_block~0_combout\ & (\find_block_index~7_combout\ & (\find_block_index~8_combout\ & \find_block_index~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~0_combout\,
	datab => \ALT_INV_find_block_index~7_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~15_combout\);

-- Location: LABCELL_X27_Y39_N36
\blocks_t~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~166_combout\ = ( \blocks_t~293_combout\ & ( \Decoder3~15_combout\ & ( (!\blocks_t~165_combout\) # ((!\Update_Game~0_combout\ & ((\Decoder2~15_combout\) # (\ball_row_up~q\)))) ) ) ) # ( !\blocks_t~293_combout\ & ( \Decoder3~15_combout\ & ( 
-- !\blocks_t~165_combout\ ) ) ) # ( \blocks_t~293_combout\ & ( !\Decoder3~15_combout\ & ( (!\blocks_t~165_combout\) # ((!\Update_Game~0_combout\ & (!\ball_row_up~q\ & \Decoder2~15_combout\))) ) ) ) # ( !\blocks_t~293_combout\ & ( !\Decoder3~15_combout\ & ( 
-- !\blocks_t~165_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101110101010101010101010101010111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~165_combout\,
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Decoder2~15_combout\,
	datae => \ALT_INV_blocks_t~293_combout\,
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \blocks_t~166_combout\);

-- Location: LABCELL_X27_Y39_N54
\result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~4_combout\ = ( \blocks_t~170_combout\ & ( (\blocks_t~166_combout\ & (\blocks_t~173_combout\ & (\blocks_t~168_combout\ & \blocks_t~164_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~166_combout\,
	datab => \ALT_INV_blocks_t~173_combout\,
	datac => \ALT_INV_blocks_t~168_combout\,
	datad => \ALT_INV_blocks_t~164_combout\,
	dataf => \ALT_INV_blocks_t~170_combout\,
	combout => \result~4_combout\);

-- Location: LABCELL_X29_Y41_N48
\result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~3_combout\ = ( \blocks_t~160_combout\ & ( \blocks_t~158_combout\ & ( (blocks(29)) # (\blocks_t~162_combout\) ) ) ) # ( !\blocks_t~160_combout\ & ( \blocks_t~158_combout\ & ( (blocks(31) & ((blocks(29)) # (\blocks_t~162_combout\))) ) ) ) # ( 
-- \blocks_t~160_combout\ & ( !\blocks_t~158_combout\ & ( (blocks(32) & ((blocks(29)) # (\blocks_t~162_combout\))) ) ) ) # ( !\blocks_t~160_combout\ & ( !\blocks_t~158_combout\ & ( (blocks(32) & (blocks(31) & ((blocks(29)) # (\blocks_t~162_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000100010101010100000011000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(32),
	datab => \ALT_INV_blocks_t~162_combout\,
	datac => ALT_INV_blocks(31),
	datad => ALT_INV_blocks(29),
	datae => \ALT_INV_blocks_t~160_combout\,
	dataf => \ALT_INV_blocks_t~158_combout\,
	combout => \result~3_combout\);

-- Location: LABCELL_X30_Y39_N18
\result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~7_combout\ = ( \blocks_t~129_combout\ & ( \blocks_t~206_combout\ & ( (\blocks_t~208_combout\ & (\blocks_t~214_combout\ & (\blocks_t~211_combout\ & \blocks_t~204_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~208_combout\,
	datab => \ALT_INV_blocks_t~214_combout\,
	datac => \ALT_INV_blocks_t~211_combout\,
	datad => \ALT_INV_blocks_t~204_combout\,
	datae => \ALT_INV_blocks_t~129_combout\,
	dataf => \ALT_INV_blocks_t~206_combout\,
	combout => \result~7_combout\);

-- Location: LABCELL_X30_Y41_N18
\result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~6_combout\ = ( \blocks_t~195_combout\ & ( \blocks_t~189_combout\ & ( (\blocks_t~198_combout\ & (\blocks_t~193_combout\ & (\blocks_t~191_combout\ & \blocks_t~201_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~198_combout\,
	datab => \ALT_INV_blocks_t~193_combout\,
	datac => \ALT_INV_blocks_t~191_combout\,
	datad => \ALT_INV_blocks_t~201_combout\,
	datae => \ALT_INV_blocks_t~195_combout\,
	dataf => \ALT_INV_blocks_t~189_combout\,
	combout => \result~6_combout\);

-- Location: LABCELL_X30_Y39_N54
\result~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~8_combout\ = ( \blocks_t~227_combout\ & ( \blocks_t~223_combout\ & ( (\blocks_t~221_combout\ & (\blocks_t~216_combout\ & (\blocks_t~219_combout\ & \blocks_t~225_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~221_combout\,
	datab => \ALT_INV_blocks_t~216_combout\,
	datac => \ALT_INV_blocks_t~219_combout\,
	datad => \ALT_INV_blocks_t~225_combout\,
	datae => \ALT_INV_blocks_t~227_combout\,
	dataf => \ALT_INV_blocks_t~223_combout\,
	combout => \result~8_combout\);

-- Location: LABCELL_X31_Y38_N24
\result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~5_combout\ = ( \blocks_t~176_combout\ & ( \blocks_t~181_combout\ & ( (\blocks_t~187_combout\ & (\blocks_t~183_combout\ & (\blocks_t~179_combout\ & \blocks_t~185_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~187_combout\,
	datab => \ALT_INV_blocks_t~183_combout\,
	datac => \ALT_INV_blocks_t~179_combout\,
	datad => \ALT_INV_blocks_t~185_combout\,
	datae => \ALT_INV_blocks_t~176_combout\,
	dataf => \ALT_INV_blocks_t~181_combout\,
	combout => \result~5_combout\);

-- Location: LABCELL_X30_Y39_N12
\result~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~9_combout\ = ( \result~8_combout\ & ( \result~5_combout\ & ( (\result~4_combout\ & (\result~3_combout\ & (\result~7_combout\ & \result~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~4_combout\,
	datab => \ALT_INV_result~3_combout\,
	datac => \ALT_INV_result~7_combout\,
	datad => \ALT_INV_result~6_combout\,
	datae => \ALT_INV_result~8_combout\,
	dataf => \ALT_INV_result~5_combout\,
	combout => \result~9_combout\);

-- Location: LABCELL_X29_Y37_N18
\life~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~3_combout\ = ( \result~16_combout\ & ( \result~9_combout\ & ( (\life~2_combout\ & (!\reset_score~0_combout\ & ((!\reset_score~2_combout\) # (!\result~2_combout\)))) ) ) ) # ( !\result~16_combout\ & ( \result~9_combout\ & ( (\life~2_combout\ & 
-- !\reset_score~0_combout\) ) ) ) # ( \result~16_combout\ & ( !\result~9_combout\ & ( (\life~2_combout\ & !\reset_score~0_combout\) ) ) ) # ( !\result~16_combout\ & ( !\result~9_combout\ & ( (\life~2_combout\ & !\reset_score~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_score~2_combout\,
	datab => \ALT_INV_result~2_combout\,
	datac => \ALT_INV_life~2_combout\,
	datad => \ALT_INV_reset_score~0_combout\,
	datae => \ALT_INV_result~16_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \life~3_combout\);

-- Location: FF_X29_Y37_N20
\life[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~3_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(1));

-- Location: LABCELL_X29_Y37_N36
\life[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \life[2]~1_combout\ = ( life(2) & ( life(0) & ( ((!\reset_score~3_combout\ & ((!\reset_ball~0_combout\) # (life(1))))) # (\reg_pause|dffs\(0)) ) ) ) # ( !life(2) & ( life(0) & ( (!\reg_pause|dffs\(0) & (\reset_ball~0_combout\ & (!life(1) & 
-- !\reset_score~3_combout\))) ) ) ) # ( life(2) & ( !life(0) & ( ((!\reset_score~3_combout\ & ((!\reset_ball~0_combout\) # (life(1))))) # (\reg_pause|dffs\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111110101010100100000000000001101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pause|ALT_INV_dffs\(0),
	datab => \ALT_INV_reset_ball~0_combout\,
	datac => ALT_INV_life(1),
	datad => \ALT_INV_reset_score~3_combout\,
	datae => ALT_INV_life(2),
	dataf => ALT_INV_life(0),
	combout => \life[2]~1_combout\);

-- Location: FF_X29_Y37_N38
\life[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life[2]~1_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(2));

-- Location: LABCELL_X29_Y37_N51
\life[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \life[2]~0_combout\ = ( !life(1) & ( (!life(0) & life(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datad => ALT_INV_life(2),
	dataf => ALT_INV_life(1),
	combout => \life[2]~0_combout\);

-- Location: LABCELL_X29_Y38_N0
\reset_score~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_score~0_combout\ = ( \ball_row_up~q\ & ( !\cheats~input_o\ & ( (\life[2]~0_combout\ & (!\Equal10~0_combout\ & ((\Equal3~6_combout\) # (\Equal2~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal2~6_combout\,
	datab => \ALT_INV_life[2]~0_combout\,
	datac => \ALT_INV_Equal10~0_combout\,
	datad => \ALT_INV_Equal3~6_combout\,
	datae => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_cheats~input_o\,
	combout => \reset_score~0_combout\);

-- Location: LABCELL_X29_Y38_N24
\level~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~1_combout\ = ( level(0) & ( (level(1) & !\reset_score~0_combout\) ) ) # ( !level(0) & ( (!level(1) & !\reset_score~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_level(1),
	datac => \ALT_INV_reset_score~0_combout\,
	dataf => ALT_INV_level(0),
	combout => \level~1_combout\);

-- Location: FF_X29_Y38_N44
\level[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \level~1_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sload => VCC,
	ena => \message_id_set[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(1));

-- Location: LABCELL_X29_Y38_N45
\reset_score~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_score~1_combout\ = ( level(2) & ( level(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_level(1),
	datae => ALT_INV_level(2),
	combout => \reset_score~1_combout\);

-- Location: LABCELL_X30_Y39_N30
\level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~0_combout\ = ( level(0) & ( \result~2_combout\ & ( (!\reset_score~0_combout\ & ((!\result~16_combout\) # (!\result~9_combout\))) ) ) ) # ( !level(0) & ( \result~2_combout\ & ( (!\reset_score~1_combout\ & (!\reset_score~0_combout\ & 
-- (\result~16_combout\ & \result~9_combout\))) ) ) ) # ( level(0) & ( !\result~2_combout\ & ( !\reset_score~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000010001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_score~1_combout\,
	datab => \ALT_INV_reset_score~0_combout\,
	datac => \ALT_INV_result~16_combout\,
	datad => \ALT_INV_result~9_combout\,
	datae => ALT_INV_level(0),
	dataf => \ALT_INV_result~2_combout\,
	combout => \level~0_combout\);

-- Location: FF_X30_Y39_N32
\level[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~0_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(0));

-- Location: FF_X37_Y42_N41
\counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\,
	sclr => \clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y42_N6
\Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = ( \counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ & ( (\Add0~33_sumout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(4) $ (\Add0~37_sumout\))) ) ) # ( 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ & ( (!\Add0~33_sumout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(4) $ (\Add0~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \ALT_INV_Add0~37_sumout\,
	datad => \ALT_INV_Add0~33_sumout\,
	dataf => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	combout => \Equal1~2_combout\);

-- Location: LABCELL_X35_Y40_N21
\Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = ( \Add0~29_sumout\ & ( \Equal1~2_combout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(14) & (!\Add0~25_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(5)))) ) ) ) # ( !\Add0~29_sumout\ & ( 
-- \Equal1~2_combout\ & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(14) & (!\Add0~25_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	datae => \ALT_INV_Add0~29_sumout\,
	dataf => \ALT_INV_Equal1~2_combout\,
	combout => \Equal1~3_combout\);

-- Location: LABCELL_X37_Y42_N27
\Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = ( \Add0~57_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(0) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(1) $ (\Add0~61_sumout\))) ) ) # ( !\Add0~57_sumout\ & ( 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(0) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(1) $ (\Add0~61_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \ALT_INV_Add0~61_sumout\,
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \Equal1~4_combout\);

-- Location: MLABCELL_X34_Y41_N42
\Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~5_combout\ = ( \Equal1~4_combout\ & ( (!\Add0~49_sumout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(2) & (!\Add0~53_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(11))))) # (\Add0~49_sumout\ & 
-- (\counter_ball_row_update|auto_generated|counter_reg_bit\(2) & (!\Add0~53_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~49_sumout\,
	datab => \ALT_INV_Add0~53_sumout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	dataf => \ALT_INV_Equal1~4_combout\,
	combout => \Equal1~5_combout\);

-- Location: MLABCELL_X34_Y41_N48
\Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~6_combout\ = ( \counter_ball_row_update|auto_generated|counter_reg_bit\(21) & ( \Add0~41_sumout\ & ( (\Add0~45_sumout\ & (\Equal1~5_combout\ & \counter_ball_row_update|auto_generated|counter_reg_bit\(12))) ) ) ) # ( 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(21) & ( \Add0~41_sumout\ & ( (!\Add0~45_sumout\ & (\Equal1~5_combout\ & \counter_ball_row_update|auto_generated|counter_reg_bit\(12))) ) ) ) # ( 
-- \counter_ball_row_update|auto_generated|counter_reg_bit\(21) & ( !\Add0~41_sumout\ & ( (\Add0~45_sumout\ & (\Equal1~5_combout\ & !\counter_ball_row_update|auto_generated|counter_reg_bit\(12))) ) ) ) # ( 
-- !\counter_ball_row_update|auto_generated|counter_reg_bit\(21) & ( !\Add0~41_sumout\ & ( (!\Add0~45_sumout\ & (\Equal1~5_combout\ & !\counter_ball_row_update|auto_generated|counter_reg_bit\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000100000001000000000010000000100000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	datab => \ALT_INV_Equal1~5_combout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	datae => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \Equal1~6_combout\);

-- Location: LABCELL_X36_Y41_N48
\Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~7_combout\ = ( \Add0~21_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(15) & (\Equal1~3_combout\ & \Equal1~6_combout\)) ) ) # ( !\Add0~21_sumout\ & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(15) & 
-- (\Equal1~3_combout\ & \Equal1~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	datac => \ALT_INV_Equal1~3_combout\,
	datad => \ALT_INV_Equal1~6_combout\,
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \Equal1~7_combout\);

-- Location: LABCELL_X35_Y42_N0
\Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~9_combout\ = ( \Add0~81_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(10) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(9) $ (\Add0~77_sumout\))) ) ) # ( !\Add0~81_sumout\ & ( 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(10) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(9) $ (\Add0~77_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \ALT_INV_Add0~77_sumout\,
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \Equal1~9_combout\);

-- Location: LABCELL_X36_Y41_N6
\Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~10_combout\ = ( \Add0~69_sumout\ & ( \Equal1~9_combout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(13) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(20) $ (\Add0~73_sumout\))) ) ) ) # ( !\Add0~69_sumout\ & ( 
-- \Equal1~9_combout\ & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(13) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(20) $ (\Add0~73_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(20),
	datab => \ALT_INV_Add0~73_sumout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datae => \ALT_INV_Add0~69_sumout\,
	dataf => \ALT_INV_Equal1~9_combout\,
	combout => \Equal1~10_combout\);

-- Location: LABCELL_X37_Y41_N57
\Equal1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~11_combout\ = ( \Add0~85_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(16) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(17) $ (\Add0~89_sumout\))) ) ) # ( !\Add0~85_sumout\ & ( 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(16) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(17) $ (\Add0~89_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	datac => \ALT_INV_Add0~89_sumout\,
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \Equal1~11_combout\);

-- Location: LABCELL_X37_Y41_N51
\Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~8_combout\ = ( \Add0~65_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(24) & (\counter_ball_row_update|auto_generated|counter_reg_bit\(25) & \counter_ball_row_update|auto_generated|counter_reg_bit\(23))) ) ) # ( 
-- !\Add0~65_sumout\ & ( (!\counter_ball_row_update|auto_generated|counter_reg_bit\(24) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(25) & !\counter_ball_row_update|auto_generated|counter_reg_bit\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \Equal1~8_combout\);

-- Location: LABCELL_X36_Y41_N0
\Equal1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~12_combout\ = ( \Equal1~11_combout\ & ( \Equal1~8_combout\ & ( (\Equal1~10_combout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(22) $ (\Add0~65_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(22),
	datac => \ALT_INV_Add0~65_sumout\,
	datad => \ALT_INV_Equal1~10_combout\,
	datae => \ALT_INV_Equal1~11_combout\,
	dataf => \ALT_INV_Equal1~8_combout\,
	combout => \Equal1~12_combout\);

-- Location: LABCELL_X37_Y42_N15
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = ( \Add0~13_sumout\ & ( (\counter_ball_row_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(7) $ (\Add0~17_sumout\))) ) ) # ( !\Add0~13_sumout\ & ( 
-- (!\counter_ball_row_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(7) $ (\Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010100000101000001001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datac => \ALT_INV_Add0~17_sumout\,
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X37_Y42_N0
\Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = ( \Equal1~0_combout\ & ( (!\Add0~5_sumout\ & (!\counter_ball_row_update|auto_generated|counter_reg_bit\(8) & (!\Add0~9_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(18))))) # (\Add0~5_sumout\ & 
-- (\counter_ball_row_update|auto_generated|counter_reg_bit\(8) & (!\Add0~9_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_Add0~9_sumout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \Equal1~1_combout\);

-- Location: LABCELL_X36_Y41_N42
\Equal1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~13_combout\ = ( \Equal1~12_combout\ & ( \Equal1~1_combout\ & ( (\Equal1~7_combout\ & (!\Add0~1_sumout\ $ (\counter_ball_row_update|auto_generated|counter_reg_bit\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal1~7_combout\,
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	datae => \ALT_INV_Equal1~12_combout\,
	dataf => \ALT_INV_Equal1~1_combout\,
	combout => \Equal1~13_combout\);

-- Location: LABCELL_X18_Y41_N18
\counter_ball_row|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|_~0_combout\ = ( \Equal1~13_combout\ & ( (!\reset_ball_position~q\) # (!\reg_pause|dffs\(0)) ) ) # ( !\Equal1~13_combout\ & ( !\reset_ball_position~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_ball_position~q\,
	datac => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_Equal1~13_combout\,
	combout => \counter_ball_row|auto_generated|_~0_combout\);

-- Location: FF_X19_Y39_N26
\counter_ball_row|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X18_Y39_N9
\Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~1_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \counter_ball_row|auto_generated|counter_reg_bit\(1) & ( (!\counter_ball_row|auto_generated|counter_reg_bit\(2) & 
-- \counter_ball_row|auto_generated|counter_reg_bit\(3)) ) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \counter_ball_row|auto_generated|counter_reg_bit\(1) & ( (!\counter_ball_row|auto_generated|counter_reg_bit\(3)) # 
-- (\counter_ball_row|auto_generated|counter_reg_bit\(2)) ) ) ) # ( \counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_row|auto_generated|counter_reg_bit\(2) $ 
-- (\counter_ball_row|auto_generated|counter_reg_bit\(3)) ) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( !\counter_ball_row|auto_generated|counter_reg_bit\(2) $ 
-- (!\counter_ball_row|auto_generated|counter_reg_bit\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001111110011111100110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Add7~1_combout\);

-- Location: LABCELL_X23_Y40_N15
\blocks_t~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~84_combout\ = ( \Add8~9_sumout\ & ( (\Add8~13_sumout\ & \blocks_t~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_blocks_t~7_combout\,
	dataf => \ALT_INV_Add8~9_sumout\,
	combout => \blocks_t~84_combout\);

-- Location: LABCELL_X27_Y37_N21
\blocks_t~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~258_combout\ = ( \blocks_t~1_combout\ & ( \blocks_t~0_combout\ & ( (\blocks_t~85_combout\) # (\blocks_t~84_combout\) ) ) ) # ( !\blocks_t~1_combout\ & ( \blocks_t~0_combout\ & ( \blocks_t~84_combout\ ) ) ) # ( \blocks_t~1_combout\ & ( 
-- !\blocks_t~0_combout\ & ( \blocks_t~85_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~84_combout\,
	datac => \ALT_INV_blocks_t~85_combout\,
	datae => \ALT_INV_blocks_t~1_combout\,
	dataf => \ALT_INV_blocks_t~0_combout\,
	combout => \blocks_t~258_combout\);

-- Location: MLABCELL_X28_Y38_N18
\Decoder3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~57_combout\ = ( \points_per_block~0_combout\ & ( !\find_block_index~9_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~8_combout\ & (!\find_block_index~10_combout\ & !\find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~8_combout\,
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_points_per_block~0_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder3~57_combout\);

-- Location: MLABCELL_X28_Y38_N12
\Decoder2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~57_combout\ = ( \find_block_index~16_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~15_combout\ & (\find_block_index~19_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~16_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder2~57_combout\);

-- Location: LABCELL_X29_Y38_N6
\blocks_t~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~259_combout\ = ( \Decoder2~57_combout\ & ( \blocks_t~293_combout\ & ( (!\Update_Game~0_combout\ & (((!\ball_row_up~q\) # (\Decoder3~57_combout\)) # (\blocks_t~258_combout\))) ) ) ) # ( !\Decoder2~57_combout\ & ( \blocks_t~293_combout\ & ( 
-- (!\Update_Game~0_combout\ & (((\ball_row_up~q\ & \Decoder3~57_combout\)) # (\blocks_t~258_combout\))) ) ) ) # ( \Decoder2~57_combout\ & ( !\blocks_t~293_combout\ & ( (\blocks_t~258_combout\ & !\Update_Game~0_combout\) ) ) ) # ( !\Decoder2~57_combout\ & ( 
-- !\blocks_t~293_combout\ & ( (\blocks_t~258_combout\ & !\Update_Game~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000011100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~258_combout\,
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_Decoder3~57_combout\,
	datae => \ALT_INV_Decoder2~57_combout\,
	dataf => \ALT_INV_blocks_t~293_combout\,
	combout => \blocks_t~259_combout\);

-- Location: LABCELL_X30_Y38_N36
\result~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~15_combout\ = ( \blocks_t~263_combout\ & ( \blocks_t~261_combout\ & ( (blocks(25)) # (\blocks_t~259_combout\) ) ) ) # ( !\blocks_t~263_combout\ & ( \blocks_t~261_combout\ & ( (blocks(21) & ((blocks(25)) # (\blocks_t~259_combout\))) ) ) ) # ( 
-- \blocks_t~263_combout\ & ( !\blocks_t~261_combout\ & ( (blocks(23) & ((blocks(25)) # (\blocks_t~259_combout\))) ) ) ) # ( !\blocks_t~263_combout\ & ( !\blocks_t~261_combout\ & ( (blocks(23) & (blocks(21) & ((blocks(25)) # (\blocks_t~259_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000100110001001100000000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~259_combout\,
	datab => ALT_INV_blocks(23),
	datac => ALT_INV_blocks(25),
	datad => ALT_INV_blocks(21),
	datae => \ALT_INV_blocks_t~263_combout\,
	dataf => \ALT_INV_blocks_t~261_combout\,
	combout => \result~15_combout\);

-- Location: LABCELL_X30_Y38_N30
\result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~11_combout\ = ( \blocks_t~235_combout\ & ( \blocks_t~239_combout\ & ( (\blocks_t~237_combout\) # (blocks(1)) ) ) ) # ( !\blocks_t~235_combout\ & ( \blocks_t~239_combout\ & ( (blocks(5) & ((\blocks_t~237_combout\) # (blocks(1)))) ) ) ) # ( 
-- \blocks_t~235_combout\ & ( !\blocks_t~239_combout\ & ( (blocks(55) & ((\blocks_t~237_combout\) # (blocks(1)))) ) ) ) # ( !\blocks_t~235_combout\ & ( !\blocks_t~239_combout\ & ( (blocks(5) & (blocks(55) & ((\blocks_t~237_combout\) # (blocks(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000110000111100010001010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(5),
	datab => ALT_INV_blocks(1),
	datac => ALT_INV_blocks(55),
	datad => \ALT_INV_blocks_t~237_combout\,
	datae => \ALT_INV_blocks_t~235_combout\,
	dataf => \ALT_INV_blocks_t~239_combout\,
	combout => \result~11_combout\);

-- Location: MLABCELL_X25_Y38_N18
\result~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~10_combout\ = ( \blocks_t~233_combout\ & ( \blocks_t~231_combout\ & ( (\blocks_t~229_combout\) # (blocks(50)) ) ) ) # ( !\blocks_t~233_combout\ & ( \blocks_t~231_combout\ & ( (blocks(48) & ((\blocks_t~229_combout\) # (blocks(50)))) ) ) ) # ( 
-- \blocks_t~233_combout\ & ( !\blocks_t~231_combout\ & ( (blocks(49) & ((\blocks_t~229_combout\) # (blocks(50)))) ) ) ) # ( !\blocks_t~233_combout\ & ( !\blocks_t~231_combout\ & ( (blocks(48) & (blocks(49) & ((\blocks_t~229_combout\) # (blocks(50))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000111011100000111000001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(50),
	datab => \ALT_INV_blocks_t~229_combout\,
	datac => ALT_INV_blocks(48),
	datad => ALT_INV_blocks(49),
	datae => \ALT_INV_blocks_t~233_combout\,
	dataf => \ALT_INV_blocks_t~231_combout\,
	combout => \result~10_combout\);

-- Location: LABCELL_X30_Y38_N6
\result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~12_combout\ = ( \blocks_t~243_combout\ & ( \blocks_t~241_combout\ & ( (blocks(6)) # (\blocks_t~245_combout\) ) ) ) # ( !\blocks_t~243_combout\ & ( \blocks_t~241_combout\ & ( (blocks(7) & ((blocks(6)) # (\blocks_t~245_combout\))) ) ) ) # ( 
-- \blocks_t~243_combout\ & ( !\blocks_t~241_combout\ & ( (blocks(11) & ((blocks(6)) # (\blocks_t~245_combout\))) ) ) ) # ( !\blocks_t~243_combout\ & ( !\blocks_t~241_combout\ & ( (blocks(11) & (blocks(7) & ((blocks(6)) # (\blocks_t~245_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000100110001001100000000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~245_combout\,
	datab => ALT_INV_blocks(11),
	datac => ALT_INV_blocks(6),
	datad => ALT_INV_blocks(7),
	datae => \ALT_INV_blocks_t~243_combout\,
	dataf => \ALT_INV_blocks_t~241_combout\,
	combout => \result~12_combout\);

-- Location: LABCELL_X30_Y38_N0
\result~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~13_combout\ = ( blocks(20) & ( \blocks_t~247_combout\ & ( (!\blocks_t~251_combout\ & (blocks(15) & ((blocks(17)) # (\blocks_t~249_combout\)))) # (\blocks_t~251_combout\ & (((blocks(17)) # (\blocks_t~249_combout\)))) ) ) ) # ( !blocks(20) & ( 
-- \blocks_t~247_combout\ & ( (!\blocks_t~251_combout\ & (blocks(15) & ((blocks(17)) # (\blocks_t~249_combout\)))) # (\blocks_t~251_combout\ & (((blocks(17)) # (\blocks_t~249_combout\)))) ) ) ) # ( blocks(20) & ( !\blocks_t~247_combout\ & ( 
-- (!\blocks_t~251_combout\ & (blocks(15) & ((blocks(17)) # (\blocks_t~249_combout\)))) # (\blocks_t~251_combout\ & (((blocks(17)) # (\blocks_t~249_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110111011100000111011101110000011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~251_combout\,
	datab => ALT_INV_blocks(15),
	datac => \ALT_INV_blocks_t~249_combout\,
	datad => ALT_INV_blocks(17),
	datae => ALT_INV_blocks(20),
	dataf => \ALT_INV_blocks_t~247_combout\,
	combout => \result~13_combout\);

-- Location: LABCELL_X30_Y38_N42
\result~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~14_combout\ = ( \blocks_t~257_combout\ & ( \blocks_t~255_combout\ & ( (\blocks_t~253_combout\) # (blocks(28)) ) ) ) # ( !\blocks_t~257_combout\ & ( \blocks_t~255_combout\ & ( (blocks(26) & ((\blocks_t~253_combout\) # (blocks(28)))) ) ) ) # ( 
-- \blocks_t~257_combout\ & ( !\blocks_t~255_combout\ & ( (blocks(27) & ((\blocks_t~253_combout\) # (blocks(28)))) ) ) ) # ( !\blocks_t~257_combout\ & ( !\blocks_t~255_combout\ & ( (blocks(27) & (blocks(26) & ((\blocks_t~253_combout\) # (blocks(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000001110000011100000000011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(28),
	datab => \ALT_INV_blocks_t~253_combout\,
	datac => ALT_INV_blocks(27),
	datad => ALT_INV_blocks(26),
	datae => \ALT_INV_blocks_t~257_combout\,
	dataf => \ALT_INV_blocks_t~255_combout\,
	combout => \result~14_combout\);

-- Location: LABCELL_X30_Y38_N18
\result~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~16_combout\ = ( \result~13_combout\ & ( \result~14_combout\ & ( (\result~15_combout\ & (\result~11_combout\ & (\result~10_combout\ & \result~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~15_combout\,
	datab => \ALT_INV_result~11_combout\,
	datac => \ALT_INV_result~10_combout\,
	datad => \ALT_INV_result~12_combout\,
	datae => \ALT_INV_result~13_combout\,
	dataf => \ALT_INV_result~14_combout\,
	combout => \result~16_combout\);

-- Location: LABCELL_X29_Y38_N12
\result~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~17_combout\ = ( \result~9_combout\ & ( (\result~16_combout\ & \result~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_result~16_combout\,
	datad => \ALT_INV_result~2_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \result~17_combout\);

-- Location: LABCELL_X29_Y38_N48
\pause_set~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pause_set~3_combout\ = ( \pause_set~2_combout\ & ( !\pause_set~1_combout\ ) ) # ( !\pause_set~2_combout\ & ( !\pause_set~1_combout\ $ (((!\result~17_combout\ & !\reset_score~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001101010011010100110101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_pause_set~1_combout\,
	datab => \ALT_INV_result~17_combout\,
	datac => \ALT_INV_reset_score~0_combout\,
	dataf => \ALT_INV_pause_set~2_combout\,
	combout => \pause_set~3_combout\);

-- Location: LABCELL_X29_Y36_N30
\pause_set~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pause_set~0_combout\ = ( \pause_set~5_combout\ ) # ( !\pause_set~5_combout\ & ( \reg_pause|dffs\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_pause_set~5_combout\,
	combout => \pause_set~0_combout\);

-- Location: FF_X29_Y38_N50
\pause_set~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \pause_set~3_combout\,
	clrn => \ALT_INV_pause_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pause_set~_emulated_q\);

-- Location: LABCELL_X29_Y38_N15
\pause_set~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pause_set~2_combout\ = ( \pause_set~_emulated_q\ & ( (!\reg_pause|dffs\(0) & ((!\pause_set~1_combout\) # (\pause_set~5_combout\))) ) ) # ( !\pause_set~_emulated_q\ & ( (!\reg_pause|dffs\(0) & ((\pause_set~5_combout\) # (\pause_set~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_pause_set~1_combout\,
	datac => \reg_pause|ALT_INV_dffs\(0),
	datad => \ALT_INV_pause_set~5_combout\,
	dataf => \ALT_INV_pause_set~_emulated_q\,
	combout => \pause_set~2_combout\);

-- Location: LABCELL_X29_Y36_N51
\pause_in[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- pause_in(0) = ( \reg_pause|dffs\(0) & ( \pause_set~2_combout\ ) ) # ( !\reg_pause|dffs\(0) & ( \pause_set~2_combout\ ) ) # ( \reg_pause|dffs\(0) & ( !\pause_set~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_pause_set~2_combout\,
	combout => pause_in(0));

-- Location: IOIBUF_X36_Y0_N18
\continue_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_continue_n,
	o => \continue_n~input_o\);

-- Location: FF_X29_Y36_N53
\reg_pause|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => pause_in(0),
	clrn => \continue_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pause|dffs\(0));

-- Location: LABCELL_X36_Y41_N30
\clear_ball_col_update~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear_ball_col_update~0_combout\ = ( \Equal0~13_combout\ ) # ( !\Equal0~13_combout\ & ( \reg_pause|dffs\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \reg_pause|ALT_INV_dffs\(0),
	dataf => \ALT_INV_Equal0~13_combout\,
	combout => \clear_ball_col_update~0_combout\);

-- Location: FF_X35_Y42_N32
\counter_ball_col_update|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X35_Y42_N33
\counter_ball_col_update|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y42_N35
\counter_ball_col_update|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X35_Y42_N36
\counter_ball_col_update|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X35_Y42_N38
\counter_ball_col_update|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X35_Y42_N39
\counter_ball_col_update|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X35_Y42_N40
\counter_ball_col_update|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X35_Y42_N42
\counter_ball_col_update|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y42_N44
\counter_ball_col_update|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X35_Y42_N45
\counter_ball_col_update|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X35_Y42_N47
\counter_ball_col_update|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X35_Y42_N48
\counter_ball_col_update|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X35_Y42_N50
\counter_ball_col_update|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y42_N51
\counter_ball_col_update|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X35_Y42_N52
\counter_ball_col_update|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X35_Y42_N54
\counter_ball_col_update|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_ball_col_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_ball_col_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X35_Y42_N56
\counter_ball_col_update|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(8));

-- Location: FF_X35_Y42_N59
\counter_ball_col_update|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X35_Y42_N21
\Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(13) & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(11) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(10) & 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	dataf => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	combout => \Equal2~1_combout\);

-- Location: FF_X35_Y41_N32
\counter_ball_col_update|auto_generated|counter_reg_bit[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita20~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit[20]~DUPLICATE_q\);

-- Location: FF_X35_Y41_N17
\counter_ball_col_update|auto_generated|counter_reg_bit[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit[15]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y41_N54
\Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(19) & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(17) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(16) & 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(18),
	dataf => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(19),
	combout => \Equal2~3_combout\);

-- Location: FF_X35_Y41_N38
\counter_ball_col_update|auto_generated|counter_reg_bit[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col_update|auto_generated|counter_comb_bita22~sumout\,
	sclr => \clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col_update|auto_generated|counter_reg_bit[22]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y41_N48
\Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(21) & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(25) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(23) & 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit[22]~DUPLICATE_q\ & !\counter_ball_col_update|auto_generated|counter_reg_bit\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(25),
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(23),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[22]~DUPLICATE_q\,
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(24),
	dataf => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(21),
	combout => \Equal2~2_combout\);

-- Location: LABCELL_X35_Y40_N0
\Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~4_combout\ = ( \Equal2~3_combout\ & ( \Equal2~2_combout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (!\counter_ball_col_update|auto_generated|counter_reg_bit[20]~DUPLICATE_q\ & 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit[15]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[20]~DUPLICATE_q\,
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit[15]~DUPLICATE_q\,
	datae => \ALT_INV_Equal2~3_combout\,
	dataf => \ALT_INV_Equal2~2_combout\,
	combout => \Equal2~4_combout\);

-- Location: LABCELL_X35_Y42_N24
\Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~5_combout\ = ( \Equal2~4_combout\ & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(9) & (\Equal2~1_combout\ & !\counter_ball_col_update|auto_generated|counter_reg_bit\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \ALT_INV_Equal2~1_combout\,
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \ALT_INV_Equal2~4_combout\,
	combout => \Equal2~5_combout\);

-- Location: LABCELL_X35_Y42_N12
\Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(4) & ( (!\counter_ball_col_update|auto_generated|counter_reg_bit\(6) & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(7) & 
-- (!\counter_ball_col_update|auto_generated|counter_reg_bit\(3) & !\counter_ball_col_update|auto_generated|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \Equal2~0_combout\);

-- Location: LABCELL_X35_Y42_N6
\Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~6_combout\ = ( !\counter_ball_col_update|auto_generated|counter_reg_bit\(0) & ( (\Equal2~5_combout\ & (\Equal2~0_combout\ & (!\counter_ball_col_update|auto_generated|counter_reg_bit\(1) & 
-- !\counter_ball_col_update|auto_generated|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal2~5_combout\,
	datab => \ALT_INV_Equal2~0_combout\,
	datac => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \Equal2~6_combout\);

-- Location: LABCELL_X29_Y38_N18
\reset_ball~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_ball~0_combout\ = ( !\Equal10~0_combout\ & ( (!\cheats~input_o\ & (\ball_row_up~q\ & ((\Equal3~6_combout\) # (\Equal2~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000000000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal2~6_combout\,
	datab => \ALT_INV_Equal3~6_combout\,
	datac => \ALT_INV_cheats~input_o\,
	datad => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Equal10~0_combout\,
	combout => \reset_ball~0_combout\);

-- Location: LABCELL_X30_Y37_N42
\reset_ball~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_ball~1_combout\ = ( \result~16_combout\ & ( (!\reset_ball~0_combout\ & ((!\result~2_combout\) # (!\result~9_combout\))) ) ) # ( !\result~16_combout\ & ( !\reset_ball~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010001010100010101010101010101010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_ball~0_combout\,
	datab => \ALT_INV_result~2_combout\,
	datac => \ALT_INV_result~9_combout\,
	datae => \ALT_INV_result~16_combout\,
	combout => \reset_ball~1_combout\);

-- Location: FF_X30_Y37_N44
reset_ball_position : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \reset_ball~1_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ball_position~q\);

-- Location: FF_X19_Y39_N20
\counter_ball_row|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X19_Y39_N18
\counter_ball_row|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[1]~feeder_combout\ = ( \counter_ball_row|auto_generated|counter_comb_bita1~sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X19_Y39_N19
\counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y41_N48
\find_block_index~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~20_combout\ = ( \Mux0~19_combout\ & ( !\find_block_index~2_combout\ ) ) # ( !\Mux0~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_Mux0~19_combout\,
	combout => \find_block_index~20_combout\);

-- Location: MLABCELL_X21_Y41_N42
\Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal5~0_combout\ = ( \Add3~5_sumout\ & ( \blocks_t~4_combout\ & ( (!\find_block_index~20_combout\ & ((!\Add3~9_sumout\) # ((!\Add3~1_sumout\) # (!\Add3~13_sumout\)))) ) ) ) # ( !\Add3~5_sumout\ & ( \blocks_t~4_combout\ & ( !\find_block_index~20_combout\ 
-- ) ) ) # ( \Add3~5_sumout\ & ( !\blocks_t~4_combout\ & ( !\find_block_index~20_combout\ ) ) ) # ( !\Add3~5_sumout\ & ( !\blocks_t~4_combout\ & ( !\find_block_index~20_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~13_sumout\,
	datae => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_blocks_t~4_combout\,
	combout => \Equal5~0_combout\);

-- Location: IOIBUF_X40_Y0_N1
\paddle_right_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_right_n,
	o => \paddle_right_n~input_o\);

-- Location: LABCELL_X18_Y38_N30
\Add30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~25_sumout\ = SUM(( paddle_col(0) ) + ( VCC ) + ( !VCC ))
-- \Add30~26\ = CARRY(( paddle_col(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_paddle_col(0),
	cin => GND,
	sumout => \Add30~25_sumout\,
	cout => \Add30~26\);

-- Location: IOIBUF_X40_Y0_N18
\paddle_left_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_left_n,
	o => \paddle_left_n~input_o\);

-- Location: LABCELL_X18_Y38_N21
\paddle_col[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~0_combout\ = ( \LessThan38~0_combout\ & ( (paddle_col(6) & !paddle_col(5)) ) ) # ( !\LessThan38~0_combout\ & ( paddle_col(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datac => ALT_INV_paddle_col(5),
	dataf => \ALT_INV_LessThan38~0_combout\,
	combout => \paddle_col[6]~0_combout\);

-- Location: LABCELL_X18_Y38_N39
\Add30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~13_sumout\ = SUM(( !paddle_col(3) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~18\ ))
-- \Add30~14\ = CARRY(( !paddle_col(3) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010001000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(3),
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~18\,
	sumout => \Add30~13_sumout\,
	cout => \Add30~14\);

-- Location: LABCELL_X18_Y38_N42
\Add30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~9_sumout\ = SUM(( paddle_col(4) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~14\ ))
-- \Add30~10\ = CARRY(( paddle_col(4) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(4),
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~14\,
	sumout => \Add30~9_sumout\,
	cout => \Add30~10\);

-- Location: FF_X18_Y38_N44
\paddle_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add30~9_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(4));

-- Location: LABCELL_X18_Y38_N0
\paddle_col[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~1_combout\ = ( !paddle_col(2) & ( !paddle_col(4) & ( (paddle_col(1) & (paddle_col(5) & (!paddle_col(6) & paddle_col(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(1),
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(3),
	datae => ALT_INV_paddle_col(2),
	dataf => ALT_INV_paddle_col(4),
	combout => \paddle_col[6]~1_combout\);

-- Location: LABCELL_X33_Y37_N30
\counter_paddle|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_paddle|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X33_Y37_N21
\clear_paddle_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear_paddle_counter~0_combout\ = ( \reg_pause|dffs\(0) ) # ( !\reg_pause|dffs\(0) & ( \Equal15~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal15~6_combout\,
	dataf => \reg_pause|ALT_INV_dffs\(0),
	combout => \clear_paddle_counter~0_combout\);

-- Location: FF_X33_Y37_N31
\counter_paddle|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X33_Y37_N33
\counter_paddle|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_paddle|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X33_Y37_N35
\counter_paddle|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X33_Y37_N36
\counter_paddle|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_paddle|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X33_Y37_N38
\counter_paddle|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X33_Y37_N39
\counter_paddle|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_paddle|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X33_Y37_N41
\counter_paddle|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X33_Y37_N42
\counter_paddle|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_paddle|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X33_Y37_N44
\counter_paddle|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X33_Y37_N45
\counter_paddle|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_paddle|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X33_Y37_N47
\counter_paddle|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X33_Y37_N48
\counter_paddle|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_paddle|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X33_Y37_N50
\counter_paddle|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X33_Y37_N51
\counter_paddle|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_paddle|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X33_Y37_N53
\counter_paddle|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X33_Y37_N54
\counter_paddle|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_paddle|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X33_Y37_N56
\counter_paddle|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X33_Y37_N57
\counter_paddle|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_paddle|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X33_Y37_N59
\counter_paddle|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X33_Y36_N0
\counter_paddle|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_paddle|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X33_Y36_N2
\counter_paddle|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X33_Y36_N3
\counter_paddle|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_paddle|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X33_Y36_N5
\counter_paddle|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X33_Y36_N6
\counter_paddle|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_paddle|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X33_Y36_N8
\counter_paddle|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X33_Y36_N9
\counter_paddle|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_paddle|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X33_Y36_N11
\counter_paddle|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X33_Y36_N51
\Equal15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~1_combout\ = ( \counter_paddle|auto_generated|counter_reg_bit\(13) & ( (\counter_paddle|auto_generated|counter_reg_bit\(11) & (!\counter_paddle|auto_generated|counter_reg_bit\(12) & !\counter_paddle|auto_generated|counter_reg_bit\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	combout => \Equal15~1_combout\);

-- Location: LABCELL_X33_Y36_N12
\counter_paddle|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_paddle|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X33_Y36_N13
\counter_paddle|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X33_Y36_N15
\counter_paddle|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_paddle|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X33_Y36_N17
\counter_paddle|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X33_Y36_N18
\counter_paddle|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_paddle|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X33_Y36_N20
\counter_paddle|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X33_Y36_N21
\counter_paddle|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_paddle|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X33_Y36_N22
\counter_paddle|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita17~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X33_Y36_N24
\counter_paddle|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_paddle|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X33_Y36_N26
\counter_paddle|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita18~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(18));

-- Location: LABCELL_X33_Y36_N27
\counter_paddle|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_paddle|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X33_Y36_N29
\counter_paddle|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita19~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(19));

-- Location: LABCELL_X33_Y36_N30
\counter_paddle|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_paddle|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X33_Y36_N31
\counter_paddle|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita20~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(20));

-- Location: LABCELL_X33_Y36_N33
\counter_paddle|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_paddle|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X33_Y36_N35
\counter_paddle|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita21~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(21));

-- Location: LABCELL_X33_Y36_N36
\counter_paddle|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_paddle|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X33_Y36_N38
\counter_paddle|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita22~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(22));

-- Location: LABCELL_X33_Y36_N39
\counter_paddle|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_paddle|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X33_Y36_N41
\counter_paddle|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita23~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(23));

-- Location: LABCELL_X33_Y36_N42
\counter_paddle|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_paddle|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X33_Y36_N44
\counter_paddle|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita24~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(24));

-- Location: LABCELL_X33_Y36_N45
\counter_paddle|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_paddle|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita25~sumout\);

-- Location: FF_X33_Y36_N47
\counter_paddle|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita25~sumout\,
	sclr => \clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(25));

-- Location: LABCELL_X33_Y36_N54
\Equal15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~2_combout\ = ( !\counter_paddle|auto_generated|counter_reg_bit\(24) & ( (!\counter_paddle|auto_generated|counter_reg_bit\(22) & (!\counter_paddle|auto_generated|counter_reg_bit\(23) & (!\counter_paddle|auto_generated|counter_reg_bit\(21) & 
-- !\counter_paddle|auto_generated|counter_reg_bit\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24),
	combout => \Equal15~2_combout\);

-- Location: LABCELL_X33_Y36_N48
\Equal15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~3_combout\ = ( \counter_paddle|auto_generated|counter_reg_bit\(16) & ( (\counter_paddle|auto_generated|counter_reg_bit\(17) & (!\counter_paddle|auto_generated|counter_reg_bit\(18) & \counter_paddle|auto_generated|counter_reg_bit\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	combout => \Equal15~3_combout\);

-- Location: LABCELL_X33_Y37_N6
\Equal15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~4_combout\ = ( \Equal15~3_combout\ & ( !\counter_paddle|auto_generated|counter_reg_bit\(20) & ( (\counter_paddle|auto_generated|counter_reg_bit\(14) & (\counter_paddle|auto_generated|counter_reg_bit\(15) & \Equal15~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	datac => \ALT_INV_Equal15~2_combout\,
	datae => \ALT_INV_Equal15~3_combout\,
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20),
	combout => \Equal15~4_combout\);

-- Location: LABCELL_X33_Y37_N12
\Equal15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~5_combout\ = ( \counter_paddle|auto_generated|counter_reg_bit\(8) & ( \Equal15~4_combout\ & ( (\counter_paddle|auto_generated|counter_reg_bit\(9) & \Equal15~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \ALT_INV_Equal15~1_combout\,
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \ALT_INV_Equal15~4_combout\,
	combout => \Equal15~5_combout\);

-- Location: LABCELL_X33_Y37_N0
\Equal15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~0_combout\ = ( !\counter_paddle|auto_generated|counter_reg_bit\(5) & ( !\counter_paddle|auto_generated|counter_reg_bit\(3) & ( (\counter_paddle|auto_generated|counter_reg_bit\(7) & (!\counter_paddle|auto_generated|counter_reg_bit\(4) & 
-- \counter_paddle|auto_generated|counter_reg_bit\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \Equal15~0_combout\);

-- Location: LABCELL_X33_Y37_N18
\Equal15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal15~6_combout\ = ( !\counter_paddle|auto_generated|counter_reg_bit\(1) & ( (!\counter_paddle|auto_generated|counter_reg_bit\(2) & (\Equal15~5_combout\ & (\counter_paddle|auto_generated|counter_reg_bit\(0) & \Equal15~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \ALT_INV_Equal15~5_combout\,
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \ALT_INV_Equal15~0_combout\,
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Equal15~6_combout\);

-- Location: LABCELL_X18_Y38_N54
\paddle_col[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~2_combout\ = ( \paddle_col[6]~1_combout\ & ( \Equal15~6_combout\ & ( (!\paddle_right_n~input_o\ & (\paddle_left_n~input_o\ & (!\paddle_col[6]~0_combout\ & !\reg_pause|dffs\(0)))) ) ) ) # ( !\paddle_col[6]~1_combout\ & ( \Equal15~6_combout\ 
-- & ( (!\reg_pause|dffs\(0) & ((!\paddle_right_n~input_o\ & (\paddle_left_n~input_o\ & !\paddle_col[6]~0_combout\)) # (\paddle_right_n~input_o\ & (!\paddle_left_n~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100100000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => \ALT_INV_paddle_left_n~input_o\,
	datac => \ALT_INV_paddle_col[6]~0_combout\,
	datad => \reg_pause|ALT_INV_dffs\(0),
	datae => \ALT_INV_paddle_col[6]~1_combout\,
	dataf => \ALT_INV_Equal15~6_combout\,
	combout => \paddle_col[6]~2_combout\);

-- Location: FF_X18_Y38_N32
\paddle_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add30~25_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(0));

-- Location: LABCELL_X18_Y38_N33
\Add30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~21_sumout\ = SUM(( !paddle_col(1) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~26\ ))
-- \Add30~22\ = CARRY(( !paddle_col(1) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010001000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(1),
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~26\,
	sumout => \Add30~21_sumout\,
	cout => \Add30~22\);

-- Location: LABCELL_X18_Y38_N15
\paddle_col[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[1]~5_combout\ = ( !\Add30~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add30~21_sumout\,
	combout => \paddle_col[1]~5_combout\);

-- Location: FF_X18_Y38_N17
\paddle_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[1]~5_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(1));

-- Location: LABCELL_X18_Y38_N36
\Add30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~17_sumout\ = SUM(( paddle_col(2) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~22\ ))
-- \Add30~18\ = CARRY(( paddle_col(2) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(2),
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~22\,
	sumout => \Add30~17_sumout\,
	cout => \Add30~18\);

-- Location: FF_X18_Y38_N38
\paddle_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add30~17_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(2));

-- Location: LABCELL_X18_Y38_N6
\paddle_col[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[3]~4_combout\ = ( !\Add30~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add30~13_sumout\,
	combout => \paddle_col[3]~4_combout\);

-- Location: FF_X18_Y38_N8
\paddle_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[3]~4_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(3));

-- Location: LABCELL_X18_Y38_N18
\LessThan38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan38~0_combout\ = ( paddle_col(4) & ( (paddle_col(3) & (!paddle_col(2) & paddle_col(1))) ) ) # ( !paddle_col(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(3),
	datac => ALT_INV_paddle_col(2),
	datad => ALT_INV_paddle_col(1),
	dataf => ALT_INV_paddle_col(4),
	combout => \LessThan38~0_combout\);

-- Location: LABCELL_X18_Y38_N45
\Add30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~5_sumout\ = SUM(( !paddle_col(5) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~10\ ))
-- \Add30~6\ = CARRY(( !paddle_col(5) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010001000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~10\,
	sumout => \Add30~5_sumout\,
	cout => \Add30~6\);

-- Location: LABCELL_X18_Y38_N12
\paddle_col[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[5]~3_combout\ = !\Add30~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add30~5_sumout\,
	combout => \paddle_col[5]~3_combout\);

-- Location: FF_X18_Y38_N14
\paddle_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[5]~3_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(5));

-- Location: LABCELL_X18_Y38_N48
\Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~1_sumout\ = SUM(( paddle_col(6) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan38~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001011000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => ALT_INV_paddle_col(5),
	datac => \ALT_INV_paddle_right_n~input_o\,
	dataf => \ALT_INV_LessThan38~0_combout\,
	cin => \Add30~6\,
	sumout => \Add30~1_sumout\);

-- Location: FF_X18_Y38_N50
\paddle_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add30~1_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(6));

-- Location: LABCELL_X19_Y40_N30
\Add26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~21_sumout\ = SUM(( paddle_col(0) ) + ( !paddle_col(1) ) + ( !VCC ))
-- \Add26~22\ = CARRY(( paddle_col(0) ) + ( !paddle_col(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(0),
	datac => ALT_INV_paddle_col(1),
	cin => GND,
	sumout => \Add26~21_sumout\,
	cout => \Add26~22\);

-- Location: LABCELL_X19_Y40_N33
\Add26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~17_sumout\ = SUM(( paddle_col(2) ) + ( GND ) + ( \Add26~22\ ))
-- \Add26~18\ = CARRY(( paddle_col(2) ) + ( GND ) + ( \Add26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(2),
	cin => \Add26~22\,
	sumout => \Add26~17_sumout\,
	cout => \Add26~18\);

-- Location: LABCELL_X19_Y40_N36
\Add26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~13_sumout\ = SUM(( !paddle_col(3) ) + ( GND ) + ( \Add26~18\ ))
-- \Add26~14\ = CARRY(( !paddle_col(3) ) + ( GND ) + ( \Add26~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(3),
	cin => \Add26~18\,
	sumout => \Add26~13_sumout\,
	cout => \Add26~14\);

-- Location: LABCELL_X19_Y40_N39
\Add26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~9_sumout\ = SUM(( paddle_col(4) ) + ( VCC ) + ( \Add26~14\ ))
-- \Add26~10\ = CARRY(( paddle_col(4) ) + ( VCC ) + ( \Add26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(4),
	cin => \Add26~14\,
	sumout => \Add26~9_sumout\,
	cout => \Add26~10\);

-- Location: LABCELL_X19_Y40_N42
\Add26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~5_sumout\ = SUM(( !paddle_col(5) ) + ( GND ) + ( \Add26~10\ ))
-- \Add26~6\ = CARRY(( !paddle_col(5) ) + ( GND ) + ( \Add26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(5),
	cin => \Add26~10\,
	sumout => \Add26~5_sumout\,
	cout => \Add26~6\);

-- Location: LABCELL_X19_Y40_N45
\Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~1_sumout\ = SUM(( paddle_col(6) ) + ( GND ) + ( \Add26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(6),
	cin => \Add26~6\,
	sumout => \Add26~1_sumout\);

-- Location: LABCELL_X19_Y38_N0
\Add25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~25_sumout\ = SUM(( paddle_col(0) ) + ( VCC ) + ( !VCC ))
-- \Add25~26\ = CARRY(( paddle_col(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(0),
	cin => GND,
	sumout => \Add25~25_sumout\,
	cout => \Add25~26\);

-- Location: LABCELL_X19_Y38_N3
\Add25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~21_sumout\ = SUM(( !paddle_col(1) ) + ( VCC ) + ( \Add25~26\ ))
-- \Add25~22\ = CARRY(( !paddle_col(1) ) + ( VCC ) + ( \Add25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(1),
	cin => \Add25~26\,
	sumout => \Add25~21_sumout\,
	cout => \Add25~22\);

-- Location: LABCELL_X19_Y38_N6
\Add25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~13_sumout\ = SUM(( paddle_col(2) ) + ( VCC ) + ( \Add25~22\ ))
-- \Add25~14\ = CARRY(( paddle_col(2) ) + ( VCC ) + ( \Add25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(2),
	cin => \Add25~22\,
	sumout => \Add25~13_sumout\,
	cout => \Add25~14\);

-- Location: LABCELL_X19_Y38_N9
\Add25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~17_sumout\ = SUM(( !paddle_col(3) ) + ( VCC ) + ( \Add25~14\ ))
-- \Add25~18\ = CARRY(( !paddle_col(3) ) + ( VCC ) + ( \Add25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(3),
	cin => \Add25~14\,
	sumout => \Add25~17_sumout\,
	cout => \Add25~18\);

-- Location: LABCELL_X19_Y38_N48
\LessThan36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan36~2_combout\ = ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( \Add25~17_sumout\ ) ) # ( \counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\Add25~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \ALT_INV_Add25~17_sumout\,
	combout => \LessThan36~2_combout\);

-- Location: LABCELL_X19_Y38_N57
\LessThan36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan36~4_combout\ = (\Add25~21_sumout\ & !\counter_ball_col|auto_generated|counter_reg_bit\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add25~21_sumout\,
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \LessThan36~4_combout\);

-- Location: LABCELL_X19_Y38_N54
\LessThan36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan36~3_combout\ = ( !\counter_ball_col|auto_generated|counter_reg_bit\(0) & ( (\Add25~25_sumout\ & (!\Add25~21_sumout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add25~21_sumout\,
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \ALT_INV_Add25~25_sumout\,
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \LessThan36~3_combout\);

-- Location: LABCELL_X19_Y38_N12
\Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~1_sumout\ = SUM(( paddle_col(4) ) + ( VCC ) + ( \Add25~18\ ))
-- \Add25~2\ = CARRY(( paddle_col(4) ) + ( VCC ) + ( \Add25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(4),
	cin => \Add25~18\,
	sumout => \Add25~1_sumout\,
	cout => \Add25~2\);

-- Location: LABCELL_X19_Y38_N15
\Add25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~9_sumout\ = SUM(( !paddle_col(5) ) + ( VCC ) + ( \Add25~2\ ))
-- \Add25~10\ = CARRY(( !paddle_col(5) ) + ( VCC ) + ( \Add25~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(5),
	cin => \Add25~2\,
	sumout => \Add25~9_sumout\,
	cout => \Add25~10\);

-- Location: LABCELL_X19_Y38_N18
\Add25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~5_sumout\ = SUM(( paddle_col(6) ) + ( VCC ) + ( \Add25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(6),
	cin => \Add25~10\,
	sumout => \Add25~5_sumout\);

-- Location: LABCELL_X19_Y38_N27
\LessThan36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan36~0_combout\ = ( \Add25~5_sumout\ & ( (\counter_ball_col|auto_generated|counter_reg_bit\(6) & (!\counter_ball_col|auto_generated|counter_reg_bit\(5) $ (\Add25~9_sumout\))) ) ) # ( !\Add25~5_sumout\ & ( 
-- (!\counter_ball_col|auto_generated|counter_reg_bit\(6) & (!\counter_ball_col|auto_generated|counter_reg_bit\(5) $ (\Add25~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \ALT_INV_Add25~9_sumout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \ALT_INV_Add25~5_sumout\,
	combout => \LessThan36~0_combout\);

-- Location: LABCELL_X19_Y38_N30
\LessThan36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan36~1_combout\ = ( \Add25~1_sumout\ & ( (\LessThan36~0_combout\ & \counter_ball_col|auto_generated|counter_reg_bit\(4)) ) ) # ( !\Add25~1_sumout\ & ( (\LessThan36~0_combout\ & !\counter_ball_col|auto_generated|counter_reg_bit\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan36~0_combout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \ALT_INV_Add25~1_sumout\,
	combout => \LessThan36~1_combout\);

-- Location: LABCELL_X19_Y38_N36
\Update_Game~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~2_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(2) & ( \LessThan36~1_combout\ & ( (!\LessThan36~2_combout\ & (\Add25~13_sumout\ & ((\LessThan36~3_combout\) # (\LessThan36~4_combout\)))) ) ) ) # ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(2) & ( \LessThan36~1_combout\ & ( (!\LessThan36~2_combout\ & (((\Add25~13_sumout\) # (\LessThan36~3_combout\)) # (\LessThan36~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101010101010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan36~2_combout\,
	datab => \ALT_INV_LessThan36~4_combout\,
	datac => \ALT_INV_LessThan36~3_combout\,
	datad => \ALT_INV_Add25~13_sumout\,
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \ALT_INV_LessThan36~1_combout\,
	combout => \Update_Game~2_combout\);

-- Location: LABCELL_X16_Y40_N30
\Update_Game~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~3_combout\ = ( !\counter_ball_row|auto_generated|counter_reg_bit\(1) & ( (\counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ & (\Update_Game~1_combout\ & \counter_ball_row|auto_generated|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \ALT_INV_Update_Game~1_combout\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Update_Game~3_combout\);

-- Location: LABCELL_X19_Y38_N24
\Update_Game~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~4_combout\ = ( \Update_Game~3_combout\ & ( (!\Add25~5_sumout\ & (((!\Add25~9_sumout\) # (\counter_ball_col|auto_generated|counter_reg_bit\(6))) # (\counter_ball_col|auto_generated|counter_reg_bit\(5)))) # (\Add25~5_sumout\ & 
-- (\counter_ball_col|auto_generated|counter_reg_bit\(6) & ((!\Add25~9_sumout\) # (\counter_ball_col|auto_generated|counter_reg_bit\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000111111011101000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datab => \ALT_INV_Add25~9_sumout\,
	datac => \ALT_INV_Add25~5_sumout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \ALT_INV_Update_Game~3_combout\,
	combout => \Update_Game~4_combout\);

-- Location: LABCELL_X19_Y38_N42
\Update_Game~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~5_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(3) & ( \Add25~1_sumout\ & ( (\Update_Game~4_combout\ & ((!\LessThan36~0_combout\) # (\counter_ball_col|auto_generated|counter_reg_bit\(4)))) ) ) ) # ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( \Add25~1_sumout\ & ( (\Update_Game~4_combout\ & ((!\LessThan36~0_combout\) # ((\counter_ball_col|auto_generated|counter_reg_bit\(4) & !\Add25~17_sumout\)))) ) ) ) # ( 
-- \counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\Add25~1_sumout\ & ( \Update_Game~4_combout\ ) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(3) & ( !\Add25~1_sumout\ & ( (\Update_Game~4_combout\ & ((!\LessThan36~0_combout\) # 
-- ((!\Add25~17_sumout\) # (\counter_ball_col|auto_generated|counter_reg_bit\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001011000011110000111100001011000010100000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan36~0_combout\,
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \ALT_INV_Update_Game~4_combout\,
	datad => \ALT_INV_Add25~17_sumout\,
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \ALT_INV_Add25~1_sumout\,
	combout => \Update_Game~5_combout\);

-- Location: LABCELL_X19_Y40_N0
\LessThan37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan37~0_combout\ = ( \Add26~21_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(1)) # ((!\counter_ball_col|auto_generated|counter_reg_bit\(0) & !paddle_col(0))) ) ) # ( !\Add26~21_sumout\ & ( 
-- (!\counter_ball_col|auto_generated|counter_reg_bit\(1) & (!\counter_ball_col|auto_generated|counter_reg_bit\(0) & !paddle_col(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => ALT_INV_paddle_col(0),
	dataf => \ALT_INV_Add26~21_sumout\,
	combout => \LessThan37~0_combout\);

-- Location: LABCELL_X19_Y40_N54
\LessThan37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan37~1_combout\ = ( \Add26~17_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(3) & ((!\counter_ball_col|auto_generated|counter_reg_bit\(2)) # ((\Add26~13_sumout\) # (\LessThan37~0_combout\)))) # 
-- (\counter_ball_col|auto_generated|counter_reg_bit\(3) & (\Add26~13_sumout\ & ((!\counter_ball_col|auto_generated|counter_reg_bit\(2)) # (\LessThan37~0_combout\)))) ) ) # ( !\Add26~17_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(3) & 
-- (((!\counter_ball_col|auto_generated|counter_reg_bit\(2) & \LessThan37~0_combout\)) # (\Add26~13_sumout\))) # (\counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\counter_ball_col|auto_generated|counter_reg_bit\(2) & (\LessThan37~0_combout\ & 
-- \Add26~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \ALT_INV_LessThan37~0_combout\,
	datad => \ALT_INV_Add26~13_sumout\,
	dataf => \ALT_INV_Add26~17_sumout\,
	combout => \LessThan37~1_combout\);

-- Location: LABCELL_X19_Y40_N6
\LessThan37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan37~2_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(4) & ( \Add26~5_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(5)) # ((\Add26~9_sumout\ & \LessThan37~1_combout\)) ) ) ) # ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(4) & ( \Add26~5_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(5)) # ((\LessThan37~1_combout\) # (\Add26~9_sumout\)) ) ) ) # ( \counter_ball_col|auto_generated|counter_reg_bit\(4) & ( 
-- !\Add26~5_sumout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(5) & (\Add26~9_sumout\ & \LessThan37~1_combout\)) ) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\Add26~5_sumout\ & ( 
-- (!\counter_ball_col|auto_generated|counter_reg_bit\(5) & ((\LessThan37~1_combout\) # (\Add26~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010000000100000001010111111101111111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datab => \ALT_INV_Add26~9_sumout\,
	datac => \ALT_INV_LessThan37~1_combout\,
	datae => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \ALT_INV_Add26~5_sumout\,
	combout => \LessThan37~2_combout\);

-- Location: LABCELL_X19_Y38_N33
\Update_Game~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Game~6_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(6) & ( (\Add26~1_sumout\ & (!\Update_Game~2_combout\ & (\Update_Game~5_combout\ & \LessThan37~2_combout\))) ) ) # ( !\counter_ball_col|auto_generated|counter_reg_bit\(6) & ( 
-- (!\Update_Game~2_combout\ & (\Update_Game~5_combout\ & ((\LessThan37~2_combout\) # (\Add26~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001100000001000000110000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add26~1_sumout\,
	datab => \ALT_INV_Update_Game~2_combout\,
	datac => \ALT_INV_Update_Game~5_combout\,
	datad => \ALT_INV_LessThan37~2_combout\,
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \Update_Game~6_combout\);

-- Location: LABCELL_X19_Y37_N30
\Add27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~13_sumout\ = SUM(( !\counter_ball_col|auto_generated|counter_reg_bit\(0) $ (!paddle_col(0)) ) + ( !VCC ) + ( !VCC ))
-- \Add27~14\ = CARRY(( !\counter_ball_col|auto_generated|counter_reg_bit\(0) $ (!paddle_col(0)) ) + ( !VCC ) + ( !VCC ))
-- \Add27~15\ = SHARE((!paddle_col(0)) # (\counter_ball_col|auto_generated|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => ALT_INV_paddle_col(0),
	cin => GND,
	sharein => GND,
	sumout => \Add27~13_sumout\,
	cout => \Add27~14\,
	shareout => \Add27~15\);

-- Location: LABCELL_X19_Y37_N33
\Add27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~17_sumout\ = SUM(( !paddle_col(1) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(1)) ) + ( \Add27~15\ ) + ( \Add27~14\ ))
-- \Add27~18\ = CARRY(( !paddle_col(1) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(1)) ) + ( \Add27~15\ ) + ( \Add27~14\ ))
-- \Add27~19\ = SHARE((paddle_col(1) & \counter_ball_col|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(1),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Add27~14\,
	sharein => \Add27~15\,
	sumout => \Add27~17_sumout\,
	cout => \Add27~18\,
	shareout => \Add27~19\);

-- Location: LABCELL_X19_Y37_N36
\Add27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~21_sumout\ = SUM(( !\counter_ball_col|auto_generated|counter_reg_bit\(2) $ (paddle_col(2)) ) + ( \Add27~19\ ) + ( \Add27~18\ ))
-- \Add27~22\ = CARRY(( !\counter_ball_col|auto_generated|counter_reg_bit\(2) $ (paddle_col(2)) ) + ( \Add27~19\ ) + ( \Add27~18\ ))
-- \Add27~23\ = SHARE((\counter_ball_col|auto_generated|counter_reg_bit\(2) & !paddle_col(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => ALT_INV_paddle_col(2),
	cin => \Add27~18\,
	sharein => \Add27~19\,
	sumout => \Add27~21_sumout\,
	cout => \Add27~22\,
	shareout => \Add27~23\);

-- Location: LABCELL_X19_Y37_N39
\Add27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~25_sumout\ = SUM(( !paddle_col(3) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(3)) ) + ( \Add27~23\ ) + ( \Add27~22\ ))
-- \Add27~26\ = CARRY(( !paddle_col(3) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(3)) ) + ( \Add27~23\ ) + ( \Add27~22\ ))
-- \Add27~27\ = SHARE((paddle_col(3) & \counter_ball_col|auto_generated|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(3),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Add27~22\,
	sharein => \Add27~23\,
	sumout => \Add27~25_sumout\,
	cout => \Add27~26\,
	shareout => \Add27~27\);

-- Location: LABCELL_X19_Y37_N42
\Add27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~9_sumout\ = SUM(( !\counter_ball_col|auto_generated|counter_reg_bit\(4) $ (paddle_col(4)) ) + ( \Add27~27\ ) + ( \Add27~26\ ))
-- \Add27~10\ = CARRY(( !\counter_ball_col|auto_generated|counter_reg_bit\(4) $ (paddle_col(4)) ) + ( \Add27~27\ ) + ( \Add27~26\ ))
-- \Add27~11\ = SHARE((\counter_ball_col|auto_generated|counter_reg_bit\(4) & !paddle_col(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => ALT_INV_paddle_col(4),
	cin => \Add27~26\,
	sharein => \Add27~27\,
	sumout => \Add27~9_sumout\,
	cout => \Add27~10\,
	shareout => \Add27~11\);

-- Location: LABCELL_X19_Y37_N45
\Add27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~1_sumout\ = SUM(( !paddle_col(5) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(5)) ) + ( \Add27~11\ ) + ( \Add27~10\ ))
-- \Add27~2\ = CARRY(( !paddle_col(5) $ (!\counter_ball_col|auto_generated|counter_reg_bit\(5)) ) + ( \Add27~11\ ) + ( \Add27~10\ ))
-- \Add27~3\ = SHARE((paddle_col(5) & \counter_ball_col|auto_generated|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(5),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Add27~10\,
	sharein => \Add27~11\,
	sumout => \Add27~1_sumout\,
	cout => \Add27~2\,
	shareout => \Add27~3\);

-- Location: LABCELL_X19_Y37_N48
\Add27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~5_sumout\ = SUM(( !paddle_col(6) $ (\counter_ball_col|auto_generated|counter_reg_bit\(6)) ) + ( \Add27~3\ ) + ( \Add27~2\ ))
-- \Add27~6\ = CARRY(( !paddle_col(6) $ (\counter_ball_col|auto_generated|counter_reg_bit\(6)) ) + ( \Add27~3\ ) + ( \Add27~2\ ))
-- \Add27~7\ = SHARE((!paddle_col(6) & \counter_ball_col|auto_generated|counter_reg_bit\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(6),
	datac => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Add27~2\,
	sharein => \Add27~3\,
	sumout => \Add27~5_sumout\,
	cout => \Add27~6\,
	shareout => \Add27~7\);

-- Location: LABCELL_X19_Y37_N51
\Add27~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~29_sumout\ = SUM(( VCC ) + ( \Add27~7\ ) + ( \Add27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add27~6\,
	sharein => \Add27~7\,
	sumout => \Add27~29_sumout\);

-- Location: LABCELL_X24_Y37_N54
\ball_col_up~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~0_combout\ = ( !\Add27~29_sumout\ & ( !\Add27~13_sumout\ & ( (!\Add27~17_sumout\ & (!\Add27~25_sumout\ & (!\Add27~5_sumout\ & !\Add27~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add27~17_sumout\,
	datab => \ALT_INV_Add27~25_sumout\,
	datac => \ALT_INV_Add27~5_sumout\,
	datad => \ALT_INV_Add27~21_sumout\,
	datae => \ALT_INV_Add27~29_sumout\,
	dataf => \ALT_INV_Add27~13_sumout\,
	combout => \ball_col_up~0_combout\);

-- Location: LABCELL_X24_Y37_N48
\ball_col_up~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~1_combout\ = ( \Add27~9_sumout\ & ( (\ball_row_up~q\ & (!\Add27~5_sumout\ $ (\Add27~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_row_up~q\,
	datac => \ALT_INV_Add27~5_sumout\,
	datad => \ALT_INV_Add27~1_sumout\,
	dataf => \ALT_INV_Add27~9_sumout\,
	combout => \ball_col_up~1_combout\);

-- Location: LABCELL_X24_Y37_N51
\ball_col_up~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~3_combout\ = ( \ball_col_up~1_combout\ & ( (!\Equal4~1_combout\ & ((!\Update_Game~6_combout\) # (!\ball_col_up~0_combout\))) ) ) # ( !\ball_col_up~1_combout\ & ( !\Equal4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal4~1_combout\,
	datac => \ALT_INV_Update_Game~6_combout\,
	datad => \ALT_INV_ball_col_up~0_combout\,
	dataf => \ALT_INV_ball_col_up~1_combout\,
	combout => \ball_col_up~3_combout\);

-- Location: LABCELL_X24_Y37_N0
\ball_row_up~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~0_combout\ = ( \Add27~29_sumout\ & ( \Add27~13_sumout\ & ( (\Add27~17_sumout\ & (\Add27~25_sumout\ & (\Add27~5_sumout\ & \Add27~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add27~17_sumout\,
	datab => \ALT_INV_Add27~25_sumout\,
	datac => \ALT_INV_Add27~5_sumout\,
	datad => \ALT_INV_Add27~21_sumout\,
	datae => \ALT_INV_Add27~29_sumout\,
	dataf => \ALT_INV_Add27~13_sumout\,
	combout => \ball_row_up~0_combout\);

-- Location: MLABCELL_X21_Y41_N24
\find_block_index~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~3_combout\ = ( \Mux1~19_combout\ & ( !\find_block_index~1_combout\ ) ) # ( !\Mux1~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~1_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~3_combout\);

-- Location: LABCELL_X22_Y42_N33
\Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal7~0_combout\ = ( \Add8~9_sumout\ & ( !\find_block_index~3_combout\ & ( (!\blocks_t~2_combout\) # ((!\Add8~5_sumout\) # ((!\Add8~13_sumout\) # (!\Add8~1_sumout\))) ) ) ) # ( !\Add8~9_sumout\ & ( !\find_block_index~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~2_combout\,
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_Add8~13_sumout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Equal7~0_combout\);

-- Location: LABCELL_X24_Y37_N36
\ball_col_up~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~2_combout\ = ( \Update_Game~6_combout\ & ( (!\Equal6~1_combout\ & (!\Equal7~0_combout\ & ((!\ball_row_up~0_combout\) # (!\ball_col_up~1_combout\)))) ) ) # ( !\Update_Game~6_combout\ & ( (!\Equal6~1_combout\ & !\Equal7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~0_combout\,
	datab => \ALT_INV_Equal6~1_combout\,
	datac => \ALT_INV_ball_col_up~1_combout\,
	datad => \ALT_INV_Equal7~0_combout\,
	dataf => \ALT_INV_Update_Game~6_combout\,
	combout => \ball_col_up~2_combout\);

-- Location: LABCELL_X31_Y37_N42
\ball_col_up~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~4_combout\ = ( \ball_col_up~2_combout\ & ( (!\ball_col_up~q\ & (((!\Equal5~0_combout\ & \ball_col_up~3_combout\)) # (\Update_Game~0_combout\))) ) ) # ( !\ball_col_up~2_combout\ & ( (!\ball_col_up~q\ & (((!\Equal5~0_combout\ & 
-- \ball_col_up~3_combout\)) # (\Update_Game~0_combout\))) # (\ball_col_up~q\ & (((!\Update_Game~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111111110000001011111111000000100000111100000010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal5~0_combout\,
	datab => \ALT_INV_ball_col_up~3_combout\,
	datac => \ALT_INV_ball_col_up~q\,
	datad => \ALT_INV_Update_Game~0_combout\,
	dataf => \ALT_INV_ball_col_up~2_combout\,
	combout => \ball_col_up~4_combout\);

-- Location: LABCELL_X29_Y37_N12
\ball_col_up~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_col_up~5_combout\ = ( \result~16_combout\ & ( \result~9_combout\ & ( (!\result~2_combout\ & (!\ball_col_up~4_combout\ & !\reset_ball~0_combout\)) ) ) ) # ( !\result~16_combout\ & ( \result~9_combout\ & ( (!\ball_col_up~4_combout\ & 
-- !\reset_ball~0_combout\) ) ) ) # ( \result~16_combout\ & ( !\result~9_combout\ & ( (!\ball_col_up~4_combout\ & !\reset_ball~0_combout\) ) ) ) # ( !\result~16_combout\ & ( !\result~9_combout\ & ( (!\ball_col_up~4_combout\ & !\reset_ball~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_result~2_combout\,
	datac => \ALT_INV_ball_col_up~4_combout\,
	datad => \ALT_INV_reset_ball~0_combout\,
	datae => \ALT_INV_result~16_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \ball_col_up~5_combout\);

-- Location: FF_X29_Y37_N14
ball_col_up : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_col_up~5_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_col_up~q\);

-- Location: FF_X23_Y39_N44
\counter_ball_col|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_col|auto_generated|counter_comb_bita4~sumout\,
	asdata => VCC,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_col|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X24_Y37_N6
\ball_row_up~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~1_combout\ = ( \ball_row_up~0_combout\ & ( \Add27~5_sumout\ & ( (\Add27~9_sumout\ & (\Add27~1_sumout\ & ((!\ball_col_up~q\) # (\ball_col_up~0_combout\)))) ) ) ) # ( !\ball_row_up~0_combout\ & ( \Add27~5_sumout\ & ( (\Add27~9_sumout\ & 
-- (\ball_col_up~q\ & (\ball_col_up~0_combout\ & \Add27~1_sumout\))) ) ) ) # ( \ball_row_up~0_combout\ & ( !\Add27~5_sumout\ & ( (\Add27~9_sumout\ & (!\Add27~1_sumout\ & ((!\ball_col_up~q\) # (\ball_col_up~0_combout\)))) ) ) ) # ( !\ball_row_up~0_combout\ & 
-- ( !\Add27~5_sumout\ & ( (\Add27~9_sumout\ & (\ball_col_up~q\ & (\ball_col_up~0_combout\ & !\Add27~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010000000000000000000000010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add27~9_sumout\,
	datab => \ALT_INV_ball_col_up~q\,
	datac => \ALT_INV_ball_col_up~0_combout\,
	datad => \ALT_INV_Add27~1_sumout\,
	datae => \ALT_INV_ball_row_up~0_combout\,
	dataf => \ALT_INV_Add27~5_sumout\,
	combout => \ball_row_up~1_combout\);

-- Location: LABCELL_X29_Y37_N0
\ball_row_up~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~2_combout\ = ( !\Equal12~0_combout\ & ( (\Equal10~0_combout\ & (!\Equal12~1_combout\ & ((!\Update_Game~6_combout\) # (\ball_row_up~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000000001100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~1_combout\,
	datab => \ALT_INV_Equal10~0_combout\,
	datac => \ALT_INV_Update_Game~6_combout\,
	datad => \ALT_INV_Equal12~1_combout\,
	dataf => \ALT_INV_Equal12~0_combout\,
	combout => \ball_row_up~2_combout\);

-- Location: MLABCELL_X28_Y40_N6
\ball_row_up~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~3_combout\ = ( !\Equal9~1_combout\ & ( (\Equal8~0_combout\ & !\Equal9~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal8~0_combout\,
	datad => \ALT_INV_Equal9~0_combout\,
	dataf => \ALT_INV_Equal9~1_combout\,
	combout => \ball_row_up~3_combout\);

-- Location: LABCELL_X29_Y37_N54
\ball_row_up~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~4_combout\ = ( \ball_row_up~3_combout\ & ( \ball_row_up~q\ & ( (!\ball_row_up~2_combout\ & (!\Update_Game~0_combout\ & ((\cheats~input_o\) # (\Equal10~0_combout\)))) ) ) ) # ( !\ball_row_up~3_combout\ & ( \ball_row_up~q\ & ( 
-- (!\ball_row_up~2_combout\ & (!\Update_Game~0_combout\ & ((\cheats~input_o\) # (\Equal10~0_combout\)))) ) ) ) # ( \ball_row_up~3_combout\ & ( !\ball_row_up~q\ ) ) # ( !\ball_row_up~3_combout\ & ( !\ball_row_up~q\ & ( \Update_Game~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100100000101000000010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~2_combout\,
	datab => \ALT_INV_Equal10~0_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_cheats~input_o\,
	datae => \ALT_INV_ball_row_up~3_combout\,
	dataf => \ALT_INV_ball_row_up~q\,
	combout => \ball_row_up~4_combout\);

-- Location: LABCELL_X29_Y37_N42
\ball_row_up~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row_up~5_combout\ = ( \result~9_combout\ & ( (!\ball_row_up~4_combout\ & (!\reset_ball~0_combout\ & ((!\result~2_combout\) # (!\result~16_combout\)))) ) ) # ( !\result~9_combout\ & ( (!\ball_row_up~4_combout\ & !\reset_ball~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row_up~4_combout\,
	datab => \ALT_INV_reset_ball~0_combout\,
	datac => \ALT_INV_result~2_combout\,
	datad => \ALT_INV_result~16_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \ball_row_up~5_combout\);

-- Location: FF_X29_Y37_N44
ball_row_up : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_row_up~5_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_row_up~q\);

-- Location: LABCELL_X19_Y39_N24
\counter_ball_row|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_ball_row|auto_generated|counter_reg_bit[2]~feeder_combout\ = \counter_ball_row|auto_generated|counter_comb_bita2~sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \counter_ball_row|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X19_Y39_N25
\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_ball_row|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_reset_ball_position~q\,
	ena => \counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y41_N30
\blocks_t~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~61_combout\ = ( \Add8~1_sumout\ & ( \Mux1~18_combout\ & ( (\Add8~5_sumout\ & (\blocks_t~292_combout\ & ((\Mux1~9_combout\) # (\Add8~13_sumout\)))) ) ) ) # ( \Add8~1_sumout\ & ( !\Mux1~18_combout\ & ( (\Add8~5_sumout\ & (!\Add8~13_sumout\ & 
-- (\Mux1~9_combout\ & \blocks_t~292_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_Add8~13_sumout\,
	datac => \ALT_INV_Mux1~9_combout\,
	datad => \ALT_INV_blocks_t~292_combout\,
	datae => \ALT_INV_Add8~1_sumout\,
	dataf => \ALT_INV_Mux1~18_combout\,
	combout => \blocks_t~61_combout\);

-- Location: LABCELL_X22_Y41_N21
\blocks_t~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~130_combout\ = ( \blocks_t~5_combout\ & ( (!\blocks_t~61_combout\ & (\blocks_t~62_combout\ & ((\blocks_t~60_combout\)))) # (\blocks_t~61_combout\ & (((\blocks_t~62_combout\ & \blocks_t~60_combout\)) # (\blocks_t~3_combout\))) ) ) # ( 
-- !\blocks_t~5_combout\ & ( (\blocks_t~61_combout\ & \blocks_t~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~61_combout\,
	datab => \ALT_INV_blocks_t~62_combout\,
	datac => \ALT_INV_blocks_t~3_combout\,
	datad => \ALT_INV_blocks_t~60_combout\,
	dataf => \ALT_INV_blocks_t~5_combout\,
	combout => \blocks_t~130_combout\);

-- Location: LABCELL_X29_Y40_N48
\Decoder3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~1_combout\ = ( !\find_block_index~9_combout\ & ( \find_block_index~10_combout\ & ( (!\find_block_index~11_combout\ & (!\points_per_block~0_combout\ & (!\find_block_index~8_combout\ & !\find_block_index~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_points_per_block~0_combout\,
	datac => \ALT_INV_find_block_index~8_combout\,
	datad => \ALT_INV_find_block_index~7_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_find_block_index~10_combout\,
	combout => \Decoder3~1_combout\);

-- Location: LABCELL_X29_Y41_N15
\Decoder2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~1_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~15_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~15_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~16_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder2~1_combout\);

-- Location: LABCELL_X29_Y39_N18
\blocks_t~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~131_combout\ = ( \Decoder2~1_combout\ & ( (\blocks_t~293_combout\ & ((!\ball_row_up~q\) # (\Decoder3~1_combout\))) ) ) # ( !\Decoder2~1_combout\ & ( (\blocks_t~293_combout\ & (\ball_row_up~q\ & \Decoder3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~293_combout\,
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Decoder3~1_combout\,
	dataf => \ALT_INV_Decoder2~1_combout\,
	combout => \blocks_t~131_combout\);

-- Location: LABCELL_X29_Y39_N51
\blocks_t~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks_t~132_combout\ = ( \blocks_t~131_combout\ & ( (!\Update_Game~0_combout\) # (blocks(47)) ) ) # ( !\blocks_t~131_combout\ & ( ((\blocks_t~130_combout\ & !\Update_Game~0_combout\)) # (blocks(47)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~130_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => ALT_INV_blocks(47),
	dataf => \ALT_INV_blocks_t~131_combout\,
	combout => \blocks_t~132_combout\);

-- Location: MLABCELL_X28_Y37_N54
\result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~1_combout\ = ( blocks(37) & ( \blocks_t~154_combout\ & ( (\blocks_t~151_combout\) # (blocks(41)) ) ) ) # ( !blocks(37) & ( \blocks_t~154_combout\ & ( (\blocks_t~156_combout\ & ((\blocks_t~151_combout\) # (blocks(41)))) ) ) ) # ( blocks(37) & ( 
-- !\blocks_t~154_combout\ & ( (blocks(39) & ((\blocks_t~151_combout\) # (blocks(41)))) ) ) ) # ( !blocks(37) & ( !\blocks_t~154_combout\ & ( (\blocks_t~156_combout\ & (blocks(39) & ((\blocks_t~151_combout\) # (blocks(41))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000111011100000111000001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(41),
	datab => \ALT_INV_blocks_t~151_combout\,
	datac => \ALT_INV_blocks_t~156_combout\,
	datad => ALT_INV_blocks(39),
	datae => ALT_INV_blocks(37),
	dataf => \ALT_INV_blocks_t~154_combout\,
	combout => \result~1_combout\);

-- Location: MLABCELL_X28_Y41_N42
\result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~0_combout\ = ( \blocks_t~145_combout\ & ( \blocks_t~149_combout\ & ( (blocks(34)) # (\blocks_t~147_combout\) ) ) ) # ( !\blocks_t~145_combout\ & ( \blocks_t~149_combout\ & ( (blocks(35) & ((blocks(34)) # (\blocks_t~147_combout\))) ) ) ) # ( 
-- \blocks_t~145_combout\ & ( !\blocks_t~149_combout\ & ( (blocks(30) & ((blocks(34)) # (\blocks_t~147_combout\))) ) ) ) # ( !\blocks_t~145_combout\ & ( !\blocks_t~149_combout\ & ( (blocks(30) & (blocks(35) & ((blocks(34)) # (\blocks_t~147_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000001010101010100000011001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(30),
	datab => ALT_INV_blocks(35),
	datac => \ALT_INV_blocks_t~147_combout\,
	datad => ALT_INV_blocks(34),
	datae => \ALT_INV_blocks_t~145_combout\,
	dataf => \ALT_INV_blocks_t~149_combout\,
	combout => \result~0_combout\);

-- Location: LABCELL_X29_Y39_N30
\result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~2_combout\ = ( \result~0_combout\ & ( \blocks_t~142_combout\ & ( (\blocks_t~132_combout\ & (\blocks_t~138_combout\ & (\result~1_combout\ & \blocks_t~135_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks_t~132_combout\,
	datab => \ALT_INV_blocks_t~138_combout\,
	datac => \ALT_INV_result~1_combout\,
	datad => \ALT_INV_blocks_t~135_combout\,
	datae => \ALT_INV_result~0_combout\,
	dataf => \ALT_INV_blocks_t~142_combout\,
	combout => \result~2_combout\);

-- Location: LABCELL_X29_Y37_N6
\reset_score~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_score~3_combout\ = ( \result~9_combout\ & ( (\result~2_combout\ & (\reset_score~2_combout\ & \result~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_result~2_combout\,
	datac => \ALT_INV_reset_score~2_combout\,
	datad => \ALT_INV_result~16_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \reset_score~3_combout\);

-- Location: FF_X29_Y37_N7
\message_id_set[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \reset_score~3_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \message_id_set[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => message_id_set(2));

-- Location: FF_X18_Y41_N46
\reg_message_id|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => message_id_set(2),
	sclr => \reg_pause|ALT_INV_dffs\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_message_id|dffs\(2));

-- Location: LABCELL_X29_Y37_N9
\message_id_set[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \message_id_set[1]~1_combout\ = ( !\reset_score~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reset_score~3_combout\,
	combout => \message_id_set[1]~1_combout\);

-- Location: FF_X29_Y37_N10
\message_id_set[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \message_id_set[1]~1_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \message_id_set[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => message_id_set(1));

-- Location: FF_X18_Y41_N37
\reg_message_id|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => message_id_set(1),
	sclr => \reg_pause|ALT_INV_dffs\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_message_id|dffs\(1));

-- Location: FF_X12_Y41_N46
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y39_N18
\VGA_Generator|VGA|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|LessThan2~0_combout\);

-- Location: LABCELL_X12_Y41_N57
\VGA_Generator|VGA|column[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[9]~4_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|column[5]~0_combout\ & (!\VGA_Generator|VGA|LessThan2~0_combout\ $ 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011001100000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[9]~4_combout\);

-- Location: LABCELL_X13_Y39_N33
\VGA_Generator|VGA|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~2_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\) ) 
-- ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ $ (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|Add1~2_combout\);

-- Location: LABCELL_X13_Y40_N51
\VGA_Generator|Text_Generator|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~3_combout\ = ( \VGA_Generator|VGA|Add1~2_combout\ ) # ( !\VGA_Generator|VGA|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[9]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux36~3_combout\);

-- Location: FF_X29_Y38_N13
\message_id_set[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \result~17_combout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	ena => \message_id_set[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => message_id_set(0));

-- Location: LABCELL_X17_Y38_N36
\message_id_set[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \message_id_set[0]~_wirecell_combout\ = ( !message_id_set(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_message_id_set(0),
	combout => \message_id_set[0]~_wirecell_combout\);

-- Location: FF_X17_Y38_N37
\reg_message_id|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \message_id_set[0]~_wirecell_combout\,
	sclr => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_message_id|dffs\(0));

-- Location: LABCELL_X18_Y41_N9
\VGA_Generator|Text_Generator|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~4_combout\ = ( \reg_message_id|dffs\(0) & ( (!\reg_message_id|dffs\(2) & (\reg_message_id|dffs\(1) & !\VGA_Generator|Text_Generator|Mux36~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \reg_message_id|ALT_INV_dffs\(1),
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|Mux36~4_combout\);

-- Location: LABCELL_X13_Y40_N18
\VGA_Generator|Text_Generator|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~0_combout\ = ( \VGA_Generator|VGA|Add1~2_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & !\VGA_Generator|VGA|column[5]~0_combout\) ) ) # ( !\VGA_Generator|VGA|Add1~2_combout\ & ( 
-- \VGA_Generator|VGA|column[9]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux36~0_combout\);

-- Location: LABCELL_X12_Y40_N39
\VGA_Generator|Text_Generator|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~2_combout\ = ( \reg_message_id|dffs\(1) & ( (\VGA_Generator|Text_Generator|Mux36~0_combout\ & (!\reg_message_id|dffs\(2) & !\reg_message_id|dffs\(0))) ) ) # ( !\reg_message_id|dffs\(1) & ( 
-- (\VGA_Generator|Text_Generator|Mux36~0_combout\ & (\reg_message_id|dffs\(2) & !\reg_message_id|dffs\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datac => \reg_message_id|ALT_INV_dffs\(2),
	datad => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \reg_message_id|ALT_INV_dffs\(1),
	combout => \VGA_Generator|Text_Generator|Mux36~2_combout\);

-- Location: LABCELL_X12_Y40_N36
\VGA_Generator|Text_Generator|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~1_combout\ = ( \reg_message_id|dffs\(1) & ( (\VGA_Generator|Text_Generator|Mux36~0_combout\ & (!\reg_message_id|dffs\(2) & !\reg_message_id|dffs\(0))) ) ) # ( !\reg_message_id|dffs\(1) & ( 
-- (\VGA_Generator|Text_Generator|Mux36~0_combout\ & (!\reg_message_id|dffs\(2) & \reg_message_id|dffs\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \reg_message_id|ALT_INV_dffs\(1),
	combout => \VGA_Generator|Text_Generator|Mux36~1_combout\);

-- Location: MLABCELL_X15_Y40_N24
\VGA_Generator|VGA|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~3_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \VGA_Generator|VGA|Add1~3_combout\);

-- Location: LABCELL_X16_Y42_N24
\VGA_Generator|VGA|column[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[5]~6_combout\ = ( \VGA_Generator|VGA|Add1~3_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|column[5]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~3_combout\,
	combout => \VGA_Generator|VGA|column[5]~6_combout\);

-- Location: LABCELL_X18_Y41_N6
\VGA_Generator|Text_Generator|Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~5_combout\ = ( \reg_message_id|dffs\(0) & ( (!\reg_message_id|dffs\(2) & \VGA_Generator|Text_Generator|Mux36~0_combout\) ) ) # ( !\reg_message_id|dffs\(0) & ( (!\reg_message_id|dffs\(2) & 
-- (\VGA_Generator|Text_Generator|Mux36~0_combout\ & \reg_message_id|dffs\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(1),
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|Mux36~5_combout\);

-- Location: LABCELL_X17_Y42_N9
\VGA_Generator|VGA|column[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~5_combout\ = ( \VGA_Generator|VGA|column[5]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) # ( 
-- !\VGA_Generator|VGA|column[5]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	combout => \VGA_Generator|VGA|column[4]~5_combout\);

-- Location: LABCELL_X12_Y40_N18
\rtl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|VGA|column[5]~6_combout\) # (\VGA_Generator|Text_Generator|Mux36~4_combout\) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~4_combout\ & !\VGA_Generator|VGA|column[5]~6_combout\) ) ) ) # ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( 
-- !\VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~1_combout\))) # (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|Mux36~2_combout\)) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~1_combout\))) # (\VGA_Generator|VGA|column[5]~6_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux36~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux36~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux36~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \rtl~3_combout\);

-- Location: LABCELL_X12_Y40_N0
\VGA_Generator|Text_Generator|Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~6_combout\ = ( !\VGA_Generator|Text_Generator|Mux36~3_combout\ & ( (\reg_message_id|dffs\(1) & !\reg_message_id|dffs\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_message_id|ALT_INV_dffs\(1),
	datab => \reg_message_id|ALT_INV_dffs\(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux36~6_combout\);

-- Location: LABCELL_X12_Y40_N3
\VGA_Generator|Text_Generator|Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~7_combout\ = (!\reg_message_id|dffs\(2) & (\reg_message_id|dffs\(0) & ((!\VGA_Generator|VGA|column[4]~5_combout\) # (\reg_message_id|dffs\(1))))) # (\reg_message_id|dffs\(2) & (!\reg_message_id|dffs\(1) & 
-- ((!\reg_message_id|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011000100001000101100010000100010110001000010001011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_message_id|ALT_INV_dffs\(1),
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|Mux36~7_combout\);

-- Location: LABCELL_X12_Y40_N30
\VGA_Generator|Text_Generator|Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~8_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~7_combout\ & \VGA_Generator|Text_Generator|Mux36~0_combout\) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux36~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux36~8_combout\);

-- Location: LABCELL_X12_Y40_N12
\VGA_Generator|Text_Generator|ascii[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[0]~1_combout\ = ( \VGA_Generator|Text_Generator|Mux36~2_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (!\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\) # 
-- (\VGA_Generator|Text_Generator|Mux36~4_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~2_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|Mux36~4_combout\ & 
-- !\VGA_Generator|VGA|column[5]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000001000101000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[0]~1_combout\);

-- Location: LABCELL_X12_Y40_N42
\VGA_Generator|Text_Generator|ascii[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[0]~2_combout\ = ( \VGA_Generator|Text_Generator|ascii[0]~1_combout\ & ( ((\VGA_Generator|VGA|column[7]~2_combout\ & \rtl~3_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[0]~1_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\ & (\rtl~3_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux36~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \ALT_INV_rtl~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[0]~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[0]~2_combout\);

-- Location: LABCELL_X13_Y40_N9
\VGA_Generator|VGA|column[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[8]~3_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \VGA_Generator|VGA|Add1~2_combout\ ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( 
-- \VGA_Generator|VGA|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[5]~0_combout\ ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|Add1~2_combout\ ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|Add1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|VGA|column[8]~3_combout\);

-- Location: MLABCELL_X28_Y40_N9
\score_accumulator~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~4_combout\ = ( \Equal9~0_combout\ & ( (!\Update_Game~0_combout\ & ((!\Equal8~0_combout\) # (\ball_row_up~q\))) ) ) # ( !\Equal9~0_combout\ & ( (!\Update_Game~0_combout\ & ((!\Equal8~0_combout\) # ((!\Equal9~1_combout\) # 
-- (\ball_row_up~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal8~0_combout\,
	datab => \ALT_INV_Equal9~1_combout\,
	datac => \ALT_INV_Update_Game~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Equal9~0_combout\,
	combout => \score_accumulator~4_combout\);

-- Location: MLABCELL_X28_Y40_N12
\score_accumulator~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~5_combout\ = ( \Equal12~0_combout\ & ( (!\Update_Game~0_combout\ & !\ball_row_up~q\) ) ) # ( !\Equal12~0_combout\ & ( (!\Update_Game~0_combout\ & ((!\Equal12~1_combout\) # (!\ball_row_up~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Update_Game~0_combout\,
	datac => \ALT_INV_Equal12~1_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	dataf => \ALT_INV_Equal12~0_combout\,
	combout => \score_accumulator~5_combout\);

-- Location: LABCELL_X27_Y42_N21
\LessThan34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan34~0_combout\ = ( \Mux3~4_combout\ & ( (!\find_block_index~6_combout\) # ((!\Add22~4_combout\) # ((\Add22~0_combout\ & \Add22~1_combout\))) ) ) # ( !\Mux3~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101110111011111110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~6_combout\,
	datab => \ALT_INV_Add22~4_combout\,
	datac => \ALT_INV_Add22~0_combout\,
	datad => \ALT_INV_Add22~1_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \LessThan34~0_combout\);

-- Location: MLABCELL_X28_Y40_N18
\points_per_block~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~32_combout\ = ( \Add22~0_combout\ & ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & (!\Add22~4_combout\ & (!\Add22~1_combout\ $ (!\Add22~3_combout\)))) ) ) ) # ( !\Add22~0_combout\ & ( \Mux3~4_combout\ & ( 
-- (\find_block_index~6_combout\ & ((!\Add22~1_combout\ & ((\Add22~3_combout\))) # (\Add22~1_combout\ & (!\Add22~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000001100100001000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~1_combout\,
	datab => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_Add22~4_combout\,
	datad => \ALT_INV_Add22~3_combout\,
	datae => \ALT_INV_Add22~0_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~32_combout\);

-- Location: MLABCELL_X21_Y41_N12
\score_accumulator~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~2_combout\ = ( \Equal5~0_combout\ & ( (!\ball_col_up~q\ & (((!\Equal4~1_combout\)))) # (\ball_col_up~q\ & (\Equal7~0_combout\ & (!\Equal6~1_combout\))) ) ) # ( !\Equal5~0_combout\ & ( (\Equal7~0_combout\ & (!\Equal6~1_combout\ & 
-- \ball_col_up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011110000010001001111000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal7~0_combout\,
	datab => \ALT_INV_Equal6~1_combout\,
	datac => \ALT_INV_Equal4~1_combout\,
	datad => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_Equal5~0_combout\,
	combout => \score_accumulator~2_combout\);

-- Location: LABCELL_X22_Y42_N24
\score_accumulator~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~27_combout\ = ( \Add8~9_sumout\ & ( !\find_block_index~3_combout\ & ( (\Add8~13_sumout\ & ((!\Add8~5_sumout\) # (!\Add8~1_sumout\))) ) ) ) # ( !\Add8~9_sumout\ & ( !\find_block_index~3_combout\ & ( (\Add8~1_sumout\ & ((!\Add8~5_sumout\) 
-- # (\Add8~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000000001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add8~5_sumout\,
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_Add8~13_sumout\,
	datae => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \score_accumulator~27_combout\);

-- Location: MLABCELL_X21_Y41_N18
\points_per_block~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~2_combout\ = ( \Add8~5_sumout\ & ( (!\Add8~13_sumout\ & (!\find_block_index~3_combout\ & !\Add8~9_sumout\)) ) ) # ( !\Add8~5_sumout\ & ( (!\Add8~13_sumout\ & !\find_block_index~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add8~13_sumout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \points_per_block~2_combout\);

-- Location: MLABCELL_X21_Y41_N15
\points_per_block~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~7_combout\ = ( !\find_block_index~3_combout\ & ( (!\Add8~1_sumout\ & \points_per_block~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_points_per_block~2_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \points_per_block~7_combout\);

-- Location: MLABCELL_X21_Y41_N51
\points_per_block~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~5_combout\ = ( !\find_block_index~20_combout\ & ( (!\Add3~13_sumout\ & ((!\Add3~9_sumout\) # (!\Add3~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~9_sumout\,
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \points_per_block~5_combout\);

-- Location: MLABCELL_X21_Y41_N33
\points_per_block~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~8_combout\ = ( !\Add3~1_sumout\ & ( (\points_per_block~5_combout\ & !\find_block_index~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_points_per_block~5_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_Add3~1_sumout\,
	combout => \points_per_block~8_combout\);

-- Location: MLABCELL_X21_Y41_N21
\score_accumulator~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~12_combout\ = ( \points_per_block~8_combout\ & ( (\ball_col_up~q\ & !\points_per_block~7_combout\) ) ) # ( !\points_per_block~8_combout\ & ( (!\ball_col_up~q\) # (!\points_per_block~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datac => \ALT_INV_points_per_block~7_combout\,
	dataf => \ALT_INV_points_per_block~8_combout\,
	combout => \score_accumulator~12_combout\);

-- Location: MLABCELL_X21_Y41_N27
\score_accumulator~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~26_combout\ = ( \Add3~9_sumout\ & ( (!\find_block_index~20_combout\ & (\Add3~13_sumout\ & ((!\Add3~1_sumout\) # (!\Add3~5_sumout\)))) ) ) # ( !\Add3~9_sumout\ & ( (\Add3~1_sumout\ & (!\find_block_index~20_combout\ & ((!\Add3~5_sumout\) 
-- # (\Add3~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100010001000000010000001100000010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_Add3~13_sumout\,
	datad => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \score_accumulator~26_combout\);

-- Location: LABCELL_X22_Y43_N30
\score_accumulator~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~28_combout\ = ( \score_accumulator~12_combout\ & ( \score_accumulator~26_combout\ & ( (!level(0) & (\score_accumulator~2_combout\ & ((!\ball_col_up~q\) # (\score_accumulator~27_combout\)))) ) ) ) # ( !\score_accumulator~12_combout\ & ( 
-- \score_accumulator~26_combout\ & ( (!level(0) & \score_accumulator~2_combout\) ) ) ) # ( \score_accumulator~12_combout\ & ( !\score_accumulator~26_combout\ & ( (!level(0) & (\score_accumulator~2_combout\ & (\ball_col_up~q\ & 
-- \score_accumulator~27_combout\))) ) ) ) # ( !\score_accumulator~12_combout\ & ( !\score_accumulator~26_combout\ & ( (!level(0) & \score_accumulator~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000001000100010001000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => \ALT_INV_score_accumulator~2_combout\,
	datac => \ALT_INV_ball_col_up~q\,
	datad => \ALT_INV_score_accumulator~27_combout\,
	datae => \ALT_INV_score_accumulator~12_combout\,
	dataf => \ALT_INV_score_accumulator~26_combout\,
	combout => \score_accumulator~28_combout\);

-- Location: LABCELL_X27_Y42_N30
\Add24~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~25_sumout\ = SUM(( (!level(0) & (((!\LessThan34~0_combout\ & \find_block_index~11_combout\)) # (\points_per_block~32_combout\))) ) + ( \score_accumulator~28_combout\ ) + ( !VCC ))
-- \Add24~26\ = CARRY(( (!level(0) & (((!\LessThan34~0_combout\ & \find_block_index~11_combout\)) # (\points_per_block~32_combout\))) ) + ( \score_accumulator~28_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan34~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => ALT_INV_level(0),
	datad => \ALT_INV_points_per_block~32_combout\,
	dataf => \ALT_INV_score_accumulator~28_combout\,
	cin => GND,
	sumout => \Add24~25_sumout\,
	cout => \Add24~26\);

-- Location: MLABCELL_X25_Y40_N54
\LessThan24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~0_combout\ = ( \Add16~0_combout\ & ( \Mux2~4_combout\ & ( (!\find_block_index~13_combout\) # ((!\Add16~4_combout\) # (\Add16~1_combout\)) ) ) ) # ( !\Add16~0_combout\ & ( \Mux2~4_combout\ & ( (!\find_block_index~13_combout\) # 
-- (!\Add16~4_combout\) ) ) ) # ( \Add16~0_combout\ & ( !\Mux2~4_combout\ ) ) # ( !\Add16~0_combout\ & ( !\Mux2~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110011001111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	datad => \ALT_INV_Add16~4_combout\,
	datae => \ALT_INV_Add16~0_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \LessThan24~0_combout\);

-- Location: MLABCELL_X25_Y42_N9
\points_per_block~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~31_combout\ = ( \Add16~0_combout\ & ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & (!\Add16~4_combout\ & (!\Add16~1_combout\ $ (!\Add16~3_combout\)))) ) ) ) # ( !\Add16~0_combout\ & ( \Mux2~4_combout\ & ( 
-- (\find_block_index~13_combout\ & ((!\Add16~1_combout\ & ((\Add16~3_combout\))) # (\Add16~1_combout\ & (!\Add16~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000010101000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_Add16~1_combout\,
	datac => \ALT_INV_Add16~4_combout\,
	datad => \ALT_INV_Add16~3_combout\,
	datae => \ALT_INV_Add16~0_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \points_per_block~31_combout\);

-- Location: MLABCELL_X28_Y42_N30
\Add17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~25_sumout\ = SUM(( (!level(0) & (((\find_block_index~19_combout\ & !\LessThan24~0_combout\)) # (\points_per_block~31_combout\))) ) + ( \score_accumulator~28_combout\ ) + ( !VCC ))
-- \Add17~26\ = CARRY(( (!level(0) & (((\find_block_index~19_combout\ & !\LessThan24~0_combout\)) # (\points_per_block~31_combout\))) ) + ( \score_accumulator~28_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_LessThan24~0_combout\,
	datac => ALT_INV_level(0),
	datad => \ALT_INV_points_per_block~31_combout\,
	dataf => \ALT_INV_score_accumulator~28_combout\,
	cin => GND,
	sumout => \Add17~25_sumout\,
	cout => \Add17~26\);

-- Location: LABCELL_X27_Y42_N27
\score_accumulator~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~29_combout\ = ( \score_accumulator~28_combout\ & ( (!\score_accumulator~4_combout\ & (\score_accumulator~5_combout\ & ((\Add17~25_sumout\)))) # (\score_accumulator~4_combout\ & (((\Add24~25_sumout\)) # (\score_accumulator~5_combout\))) 
-- ) ) # ( !\score_accumulator~28_combout\ & ( (!\score_accumulator~4_combout\ & (\score_accumulator~5_combout\ & ((\Add17~25_sumout\)))) # (\score_accumulator~4_combout\ & (!\score_accumulator~5_combout\ & (\Add24~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~4_combout\,
	datab => \ALT_INV_score_accumulator~5_combout\,
	datac => \ALT_INV_Add24~25_sumout\,
	datad => \ALT_INV_Add17~25_sumout\,
	dataf => \ALT_INV_score_accumulator~28_combout\,
	combout => \score_accumulator~29_combout\);

-- Location: LABCELL_X29_Y42_N0
\Add29~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~61_sumout\ = SUM(( score(0) ) + ( \score_accumulator~29_combout\ ) + ( !VCC ))
-- \Add29~62\ = CARRY(( score(0) ) + ( \score_accumulator~29_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score_accumulator~29_combout\,
	datad => ALT_INV_score(0),
	cin => GND,
	sumout => \Add29~61_sumout\,
	cout => \Add29~62\);

-- Location: LABCELL_X29_Y42_N48
\reset_score~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reset_score~4_combout\ = ( \result~9_combout\ & ( ((\reset_score~2_combout\ & (\result~2_combout\ & \result~16_combout\))) # (\reset_score~0_combout\) ) ) # ( !\result~9_combout\ & ( \reset_score~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001101110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_score~2_combout\,
	datab => \ALT_INV_reset_score~0_combout\,
	datac => \ALT_INV_result~2_combout\,
	datad => \ALT_INV_result~16_combout\,
	dataf => \ALT_INV_result~9_combout\,
	combout => \reset_score~4_combout\);

-- Location: FF_X29_Y42_N1
\score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~61_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(0));

-- Location: LABCELL_X22_Y42_N21
\Add11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~0_combout\ = ( level(1) & ( level(0) ) ) # ( level(1) & ( !level(0) & ( !level(2) ) ) ) # ( !level(1) & ( !level(0) & ( level(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(2),
	datae => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \Add11~0_combout\);

-- Location: MLABCELL_X21_Y41_N39
\points_per_block~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~4_combout\ = ( \Add3~9_sumout\ & ( (!\Add3~1_sumout\ & (!\find_block_index~20_combout\ & !\Add3~13_sumout\)) ) ) # ( !\Add3~9_sumout\ & ( (!\Add3~1_sumout\ & !\find_block_index~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_Add3~13_sumout\,
	dataf => \ALT_INV_Add3~9_sumout\,
	combout => \points_per_block~4_combout\);

-- Location: MLABCELL_X21_Y41_N36
\points_per_block~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~1_combout\ = ( \Add8~13_sumout\ & ( (!\Add8~1_sumout\ & (!\find_block_index~3_combout\ & !\Add8~9_sumout\)) ) ) # ( !\Add8~13_sumout\ & ( (!\Add8~1_sumout\ & !\find_block_index~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add8~1_sumout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_Add8~9_sumout\,
	dataf => \ALT_INV_Add8~13_sumout\,
	combout => \points_per_block~1_combout\);

-- Location: LABCELL_X22_Y43_N9
\score_accumulator~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~13_combout\ = ( \points_per_block~1_combout\ & ( (!\ball_col_up~q\ & !\points_per_block~4_combout\) ) ) # ( !\points_per_block~1_combout\ & ( (!\points_per_block~4_combout\) # (\ball_col_up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datac => \ALT_INV_points_per_block~4_combout\,
	dataf => \ALT_INV_points_per_block~1_combout\,
	combout => \score_accumulator~13_combout\);

-- Location: MLABCELL_X21_Y41_N54
\score_accumulator~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~34_combout\ = ( !\ball_col_up~q\ & ( ((!\find_block_index~20_combout\ & ((!\Add3~13_sumout\) # ((!\Add3~1_sumout\))))) ) ) # ( \ball_col_up~q\ & ( ((!\find_block_index~3_combout\ & ((!\Add8~13_sumout\) # ((!\Add8~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000011110000111100001010000011000000110000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~13_sumout\,
	datab => \ALT_INV_Add3~13_sumout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_Add8~1_sumout\,
	datae => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_Add3~1_sumout\,
	datag => \ALT_INV_find_block_index~20_combout\,
	combout => \score_accumulator~34_combout\);

-- Location: MLABCELL_X21_Y41_N6
\points_per_block~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~6_combout\ = ( \Add3~1_sumout\ & ( (\blocks_t~28_combout\ & (!\find_block_index~20_combout\ & !\Add3~5_sumout\)) ) ) # ( !\Add3~1_sumout\ & ( !\find_block_index~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks_t~28_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_Add3~5_sumout\,
	dataf => \ALT_INV_Add3~1_sumout\,
	combout => \points_per_block~6_combout\);

-- Location: LABCELL_X22_Y43_N42
\points_per_block~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~3_combout\ = ( \Add8~5_sumout\ & ( (!\find_block_index~3_combout\ & !\Add8~1_sumout\) ) ) # ( !\Add8~5_sumout\ & ( (!\find_block_index~3_combout\ & ((!\Add8~1_sumout\) # (\blocks_t~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100110000001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_Add8~1_sumout\,
	datad => \ALT_INV_blocks_t~26_combout\,
	dataf => \ALT_INV_Add8~5_sumout\,
	combout => \points_per_block~3_combout\);

-- Location: LABCELL_X22_Y43_N15
\score_accumulator~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~14_combout\ = ( \points_per_block~3_combout\ & ( (!\ball_col_up~q\ & !\points_per_block~6_combout\) ) ) # ( !\points_per_block~3_combout\ & ( (!\points_per_block~6_combout\) # (\ball_col_up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datac => \ALT_INV_points_per_block~6_combout\,
	dataf => \ALT_INV_points_per_block~3_combout\,
	combout => \score_accumulator~14_combout\);

-- Location: LABCELL_X22_Y43_N54
\score_accumulator~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~15_combout\ = ( level(1) & ( \score_accumulator~14_combout\ & ( (!\score_accumulator~13_combout\) # ((level(2) & \score_accumulator~34_combout\)) ) ) ) # ( !level(1) & ( \score_accumulator~14_combout\ & ( (level(2) & 
-- (\score_accumulator~13_combout\ & \score_accumulator~34_combout\)) ) ) ) # ( level(1) & ( !\score_accumulator~14_combout\ & ( (!\score_accumulator~13_combout\) # ((!level(2) & !level(0))) ) ) ) # ( !level(1) & ( !\score_accumulator~14_combout\ & ( 
-- (level(2) & \score_accumulator~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111011001110110000000000000100011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(2),
	datab => \ALT_INV_score_accumulator~13_combout\,
	datac => ALT_INV_level(0),
	datad => \ALT_INV_score_accumulator~34_combout\,
	datae => ALT_INV_level(1),
	dataf => \ALT_INV_score_accumulator~14_combout\,
	combout => \score_accumulator~15_combout\);

-- Location: LABCELL_X22_Y43_N6
\score_accumulator~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~16_combout\ = ( \score_accumulator~2_combout\ & ( (!\score_accumulator~12_combout\ & (\Add11~0_combout\)) # (\score_accumulator~12_combout\ & ((\score_accumulator~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add11~0_combout\,
	datac => \ALT_INV_score_accumulator~15_combout\,
	datad => \ALT_INV_score_accumulator~12_combout\,
	dataf => \ALT_INV_score_accumulator~2_combout\,
	combout => \score_accumulator~16_combout\);

-- Location: MLABCELL_X28_Y40_N45
\points_per_block~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~20_combout\ = ( \Add22~3_combout\ & ( !\Add22~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add22~4_combout\,
	dataf => \ALT_INV_Add22~3_combout\,
	combout => \points_per_block~20_combout\);

-- Location: LABCELL_X27_Y42_N3
\points_per_block~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~21_combout\ = ( \Mux3~4_combout\ & ( (!\points_per_block~20_combout\ & \find_block_index~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_points_per_block~20_combout\,
	datad => \ALT_INV_find_block_index~6_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~21_combout\);

-- Location: MLABCELL_X28_Y40_N36
\points_per_block~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~13_combout\ = ( \Add22~0_combout\ & ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & !\Add22~3_combout\) ) ) ) # ( !\Add22~0_combout\ & ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & ((!\Add22~3_combout\) # 
-- ((!\Add22~1_combout\ & \Add22~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000100011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~1_combout\,
	datab => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_Add22~4_combout\,
	datad => \ALT_INV_Add22~3_combout\,
	datae => \ALT_INV_Add22~0_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~13_combout\);

-- Location: MLABCELL_X28_Y40_N54
\points_per_block~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~12_combout\ = ( \Mux3~0_combout\ & ( \Mux3~2_combout\ & ( (!\Add22~3_combout\ & (\find_block_index~6_combout\ & ((!\Add22~1_combout\) # (\Add22~4_combout\)))) ) ) ) # ( !\Mux3~0_combout\ & ( \Mux3~2_combout\ & ( (!\Add22~1_combout\ & 
-- (!\Add22~3_combout\ & (!\Add22~4_combout\ & \find_block_index~6_combout\))) ) ) ) # ( \Mux3~0_combout\ & ( !\Mux3~2_combout\ & ( (!\Add22~3_combout\ & (\Add22~4_combout\ & \find_block_index~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000000000100000000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~1_combout\,
	datab => \ALT_INV_Add22~3_combout\,
	datac => \ALT_INV_Add22~4_combout\,
	datad => \ALT_INV_find_block_index~6_combout\,
	datae => \ALT_INV_Mux3~0_combout\,
	dataf => \ALT_INV_Mux3~2_combout\,
	combout => \points_per_block~12_combout\);

-- Location: LABCELL_X27_Y42_N6
\points_per_block~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~22_combout\ = ( \points_per_block~13_combout\ & ( \points_per_block~12_combout\ & ( level(1) ) ) ) # ( !\points_per_block~13_combout\ & ( \points_per_block~12_combout\ & ( level(1) ) ) ) # ( \points_per_block~13_combout\ & ( 
-- !\points_per_block~12_combout\ & ( (!level(2) & (level(1) & !level(0))) # (level(2) & (!level(1))) ) ) ) # ( !\points_per_block~13_combout\ & ( !\points_per_block~12_combout\ & ( (level(2) & \points_per_block~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101011001100100010000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(2),
	datab => ALT_INV_level(1),
	datac => \ALT_INV_points_per_block~21_combout\,
	datad => ALT_INV_level(0),
	datae => \ALT_INV_points_per_block~13_combout\,
	dataf => \ALT_INV_points_per_block~12_combout\,
	combout => \points_per_block~22_combout\);

-- Location: LABCELL_X22_Y42_N45
\Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~1_combout\ = ( !level(2) & ( level(0) ) ) # ( level(2) & ( !level(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_level(2),
	dataf => ALT_INV_level(0),
	combout => \Add11~1_combout\);

-- Location: MLABCELL_X25_Y42_N0
\LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~0_combout\ = ( \Add22~1_combout\ & ( \Add22~0_combout\ & ( (\Add22~3_combout\ & !\Add22~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~3_combout\,
	datac => \ALT_INV_Add22~4_combout\,
	datae => \ALT_INV_Add22~1_combout\,
	dataf => \ALT_INV_Add22~0_combout\,
	combout => \LessThan30~0_combout\);

-- Location: LABCELL_X27_Y42_N12
\points_per_block~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~25_combout\ = ( \points_per_block~20_combout\ & ( \Mux3~4_combout\ & ( (!\LessThan30~0_combout\ & (\find_block_index~6_combout\ & level(2))) ) ) ) # ( !\points_per_block~20_combout\ & ( \Mux3~4_combout\ & ( (level(1) & 
-- \find_block_index~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan30~0_combout\,
	datab => ALT_INV_level(1),
	datac => \ALT_INV_find_block_index~6_combout\,
	datad => ALT_INV_level(2),
	datae => \ALT_INV_points_per_block~20_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~25_combout\);

-- Location: LABCELL_X36_Y41_N36
\Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = ( level(0) & ( level(2) ) ) # ( !level(0) & ( !level(1) $ (!level(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_level(1),
	datac => ALT_INV_level(2),
	dataf => ALT_INV_level(0),
	combout => \Add9~0_combout\);

-- Location: LABCELL_X36_Y41_N39
\Add9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~2_combout\ = !level(1) $ (!\Add9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_level(1),
	datad => \ALT_INV_Add9~0_combout\,
	combout => \Add9~2_combout\);

-- Location: LABCELL_X27_Y42_N0
\points_per_block~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~26_combout\ = ( \points_per_block~12_combout\ & ( !level(0) ) ) # ( !\points_per_block~12_combout\ & ( (!\points_per_block~13_combout\ & (\points_per_block~25_combout\)) # (\points_per_block~13_combout\ & ((\Add9~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => \ALT_INV_points_per_block~25_combout\,
	datac => \ALT_INV_Add9~2_combout\,
	datad => \ALT_INV_points_per_block~13_combout\,
	dataf => \ALT_INV_points_per_block~12_combout\,
	combout => \points_per_block~26_combout\);

-- Location: LABCELL_X22_Y42_N51
\score_accumulator~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~18_combout\ = ( \Add8~5_sumout\ & ( \Add8~1_sumout\ & ( (!\Add8~13_sumout\) # (!\Add8~9_sumout\) ) ) ) # ( !\Add8~5_sumout\ & ( \Add8~1_sumout\ ) ) # ( \Add8~5_sumout\ & ( !\Add8~1_sumout\ ) ) # ( !\Add8~5_sumout\ & ( !\Add8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add8~13_sumout\,
	datac => \ALT_INV_Add8~9_sumout\,
	datae => \ALT_INV_Add8~5_sumout\,
	dataf => \ALT_INV_Add8~1_sumout\,
	combout => \score_accumulator~18_combout\);

-- Location: MLABCELL_X21_Y41_N0
\score_accumulator~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~30_combout\ = ( !\ball_col_up~q\ & ( ((!\find_block_index~20_combout\ & ((!\Add3~13_sumout\) # ((!\blocks_t~62_combout\) # (!\Add3~9_sumout\))))) ) ) # ( \ball_col_up~q\ & ( (!\find_block_index~3_combout\ & 
-- (((\score_accumulator~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100000000000010100000101011111100000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_Add3~13_sumout\,
	datac => \ALT_INV_score_accumulator~18_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_Add3~9_sumout\,
	datag => \ALT_INV_blocks_t~62_combout\,
	combout => \score_accumulator~30_combout\);

-- Location: LABCELL_X22_Y43_N36
\score_accumulator~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~19_combout\ = ( \score_accumulator~30_combout\ & ( \score_accumulator~14_combout\ & ( (!\score_accumulator~34_combout\ & (level(2))) # (\score_accumulator~34_combout\ & ((level(1)))) ) ) ) # ( !\score_accumulator~30_combout\ & ( 
-- \score_accumulator~14_combout\ & ( (\score_accumulator~34_combout\ & level(1)) ) ) ) # ( \score_accumulator~30_combout\ & ( !\score_accumulator~14_combout\ & ( !level(2) $ (((!level(0)) # (!level(1)))) ) ) ) # ( !\score_accumulator~30_combout\ & ( 
-- !\score_accumulator~14_combout\ & ( !level(2) $ (((!level(0)) # (!level(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101000000000001100110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(2),
	datab => \ALT_INV_score_accumulator~34_combout\,
	datac => ALT_INV_level(0),
	datad => ALT_INV_level(1),
	datae => \ALT_INV_score_accumulator~30_combout\,
	dataf => \ALT_INV_score_accumulator~14_combout\,
	combout => \score_accumulator~19_combout\);

-- Location: LABCELL_X22_Y43_N18
\score_accumulator~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~20_combout\ = ( \score_accumulator~12_combout\ & ( \score_accumulator~2_combout\ & ( (!\score_accumulator~13_combout\ & (!level(0))) # (\score_accumulator~13_combout\ & ((\score_accumulator~19_combout\))) ) ) ) # ( 
-- !\score_accumulator~12_combout\ & ( \score_accumulator~2_combout\ & ( !level(0) $ (level(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100101101001011000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => \ALT_INV_score_accumulator~13_combout\,
	datac => ALT_INV_level(2),
	datad => \ALT_INV_score_accumulator~19_combout\,
	datae => \ALT_INV_score_accumulator~12_combout\,
	dataf => \ALT_INV_score_accumulator~2_combout\,
	combout => \score_accumulator~20_combout\);

-- Location: LABCELL_X27_Y42_N18
\points_per_block~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~29_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~6_combout\ & (!\LessThan30~0_combout\ & \points_per_block~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_LessThan30~0_combout\,
	datad => \ALT_INV_points_per_block~20_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~29_combout\);

-- Location: LABCELL_X27_Y42_N54
\points_per_block~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~30_combout\ = ( \points_per_block~13_combout\ & ( !\points_per_block~12_combout\ & ( !level(1) $ (level(0)) ) ) ) # ( !\points_per_block~13_combout\ & ( !\points_per_block~12_combout\ & ( (!\points_per_block~29_combout\ & 
-- (((\points_per_block~21_combout\ & !level(0))))) # (\points_per_block~29_combout\ & (((\points_per_block~21_combout\ & !level(0))) # (level(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010001110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~29_combout\,
	datab => ALT_INV_level(1),
	datac => \ALT_INV_points_per_block~21_combout\,
	datad => ALT_INV_level(0),
	datae => \ALT_INV_points_per_block~13_combout\,
	dataf => \ALT_INV_points_per_block~12_combout\,
	combout => \points_per_block~30_combout\);

-- Location: LABCELL_X22_Y43_N12
\score_accumulator~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~22_combout\ = ( \score_accumulator~14_combout\ & ( (!\score_accumulator~34_combout\ & \score_accumulator~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score_accumulator~34_combout\,
	datad => \ALT_INV_score_accumulator~30_combout\,
	dataf => \ALT_INV_score_accumulator~14_combout\,
	combout => \score_accumulator~22_combout\);

-- Location: LABCELL_X22_Y43_N45
\score_accumulator~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~23_combout\ = ( \score_accumulator~14_combout\ & ( (!level(0) & \score_accumulator~34_combout\) ) ) # ( !\score_accumulator~14_combout\ & ( !level(0) $ (level(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datac => \ALT_INV_score_accumulator~34_combout\,
	datad => ALT_INV_level(1),
	dataf => \ALT_INV_score_accumulator~14_combout\,
	combout => \score_accumulator~23_combout\);

-- Location: LABCELL_X22_Y43_N48
\score_accumulator~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~24_combout\ = ( \score_accumulator~23_combout\ & ( \score_accumulator~2_combout\ & ( (!\score_accumulator~12_combout\ & (level(1))) # (\score_accumulator~12_combout\ & ((\score_accumulator~13_combout\))) ) ) ) # ( 
-- !\score_accumulator~23_combout\ & ( \score_accumulator~2_combout\ & ( (level(1) & ((!\score_accumulator~12_combout\) # ((\score_accumulator~13_combout\ & \score_accumulator~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100010101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(1),
	datab => \ALT_INV_score_accumulator~13_combout\,
	datac => \ALT_INV_score_accumulator~12_combout\,
	datad => \ALT_INV_score_accumulator~22_combout\,
	datae => \ALT_INV_score_accumulator~23_combout\,
	dataf => \ALT_INV_score_accumulator~2_combout\,
	combout => \score_accumulator~24_combout\);

-- Location: LABCELL_X27_Y42_N33
\Add24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~21_sumout\ = SUM(( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~30_combout\))) # (\find_block_index~11_combout\ & (level(1))))) # (\LessThan34~0_combout\ & (((\points_per_block~30_combout\)))) ) + ( 
-- \score_accumulator~24_combout\ ) + ( \Add24~26\ ))
-- \Add24~22\ = CARRY(( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~30_combout\))) # (\find_block_index~11_combout\ & (level(1))))) # (\LessThan34~0_combout\ & (((\points_per_block~30_combout\)))) ) + ( 
-- \score_accumulator~24_combout\ ) + ( \Add24~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan34~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => ALT_INV_level(1),
	datad => \ALT_INV_points_per_block~30_combout\,
	dataf => \ALT_INV_score_accumulator~24_combout\,
	cin => \Add24~26\,
	sumout => \Add24~21_sumout\,
	cout => \Add24~22\);

-- Location: LABCELL_X27_Y42_N36
\Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~17_sumout\ = SUM(( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~26_combout\))) # (\find_block_index~11_combout\ & (!\Add11~1_combout\)))) # (\LessThan34~0_combout\ & (((\points_per_block~26_combout\)))) ) + ( 
-- \score_accumulator~20_combout\ ) + ( \Add24~22\ ))
-- \Add24~18\ = CARRY(( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~26_combout\))) # (\find_block_index~11_combout\ & (!\Add11~1_combout\)))) # (\LessThan34~0_combout\ & (((\points_per_block~26_combout\)))) ) + ( 
-- \score_accumulator~20_combout\ ) + ( \Add24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan34~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_Add11~1_combout\,
	datad => \ALT_INV_points_per_block~26_combout\,
	dataf => \ALT_INV_score_accumulator~20_combout\,
	cin => \Add24~22\,
	sumout => \Add24~17_sumout\,
	cout => \Add24~18\);

-- Location: LABCELL_X27_Y42_N39
\Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~13_sumout\ = SUM(( \score_accumulator~16_combout\ ) + ( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~22_combout\))) # (\find_block_index~11_combout\ & (\Add11~0_combout\)))) # (\LessThan34~0_combout\ & 
-- (((\points_per_block~22_combout\)))) ) + ( \Add24~18\ ))
-- \Add24~14\ = CARRY(( \score_accumulator~16_combout\ ) + ( (!\LessThan34~0_combout\ & ((!\find_block_index~11_combout\ & ((\points_per_block~22_combout\))) # (\find_block_index~11_combout\ & (\Add11~0_combout\)))) # (\LessThan34~0_combout\ & 
-- (((\points_per_block~22_combout\)))) ) + ( \Add24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan34~0_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_Add11~0_combout\,
	datad => \ALT_INV_score_accumulator~16_combout\,
	dataf => \ALT_INV_points_per_block~22_combout\,
	cin => \Add24~18\,
	sumout => \Add24~13_sumout\,
	cout => \Add24~14\);

-- Location: MLABCELL_X28_Y38_N30
\points_per_block~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~10_combout\ = ( \Add16~4_combout\ & ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & ((!\Add16~3_combout\) # ((!\Add16~0_combout\ & !\Add16~1_combout\)))) ) ) ) # ( !\Add16~4_combout\ & ( \Mux2~4_combout\ & ( (!\Add16~3_combout\ & 
-- \find_block_index~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~3_combout\,
	datab => \ALT_INV_Add16~0_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_Add16~4_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \points_per_block~10_combout\);

-- Location: LABCELL_X29_Y38_N33
\points_per_block~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~17_combout\ = ( !\Add16~4_combout\ & ( \Add16~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add16~3_combout\,
	dataf => \ALT_INV_Add16~4_combout\,
	combout => \points_per_block~17_combout\);

-- Location: LABCELL_X29_Y38_N21
\points_per_block~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~18_combout\ = ( !\points_per_block~17_combout\ & ( (\find_block_index~13_combout\ & \Mux2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_points_per_block~17_combout\,
	combout => \points_per_block~18_combout\);

-- Location: MLABCELL_X28_Y40_N48
\points_per_block~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~9_combout\ = ( !\Add16~3_combout\ & ( \Mux2~2_combout\ & ( (\find_block_index~13_combout\ & ((!\Add16~4_combout\ & (!\Add16~1_combout\)) # (\Add16~4_combout\ & ((\Mux2~0_combout\))))) ) ) ) # ( !\Add16~3_combout\ & ( !\Mux2~2_combout\ & 
-- ( (\find_block_index~13_combout\ & (\Add16~4_combout\ & \Mux2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000000001000000010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_Add16~4_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	datad => \ALT_INV_Mux2~0_combout\,
	datae => \ALT_INV_Add16~3_combout\,
	dataf => \ALT_INV_Mux2~2_combout\,
	combout => \points_per_block~9_combout\);

-- Location: MLABCELL_X28_Y38_N42
\points_per_block~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~19_combout\ = ( \points_per_block~18_combout\ & ( \points_per_block~9_combout\ & ( level(1) ) ) ) # ( !\points_per_block~18_combout\ & ( \points_per_block~9_combout\ & ( level(1) ) ) ) # ( \points_per_block~18_combout\ & ( 
-- !\points_per_block~9_combout\ & ( (!level(2) & (!level(0) & (level(1) & \points_per_block~10_combout\))) # (level(2) & (((!level(1)) # (!\points_per_block~10_combout\)))) ) ) ) # ( !\points_per_block~18_combout\ & ( !\points_per_block~9_combout\ & ( 
-- (\points_per_block~10_combout\ & ((!level(2) & (!level(0) & level(1))) # (level(2) & ((!level(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111000001100110011100000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(2),
	datac => ALT_INV_level(1),
	datad => \ALT_INV_points_per_block~10_combout\,
	datae => \ALT_INV_points_per_block~18_combout\,
	dataf => \ALT_INV_points_per_block~9_combout\,
	combout => \points_per_block~19_combout\);

-- Location: LABCELL_X29_Y38_N30
\LessThan20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~0_combout\ = ( \Add16~0_combout\ & ( (!\Add16~4_combout\ & (\Add16~3_combout\ & \Add16~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~4_combout\,
	datab => \ALT_INV_Add16~3_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	dataf => \ALT_INV_Add16~0_combout\,
	combout => \LessThan20~0_combout\);

-- Location: MLABCELL_X28_Y42_N18
\points_per_block~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~23_combout\ = ( level(2) & ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & ((!\points_per_block~17_combout\ & (level(1))) # (\points_per_block~17_combout\ & ((!\LessThan20~0_combout\))))) ) ) ) # ( !level(2) & ( \Mux2~4_combout\ 
-- & ( (!\points_per_block~17_combout\ & (level(1) & \find_block_index~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~17_combout\,
	datab => ALT_INV_level(1),
	datac => \ALT_INV_LessThan20~0_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => ALT_INV_level(2),
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \points_per_block~23_combout\);

-- Location: MLABCELL_X28_Y42_N3
\points_per_block~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~24_combout\ = ( \points_per_block~23_combout\ & ( (!\points_per_block~9_combout\ & ((!\points_per_block~10_combout\) # ((\Add9~2_combout\)))) # (\points_per_block~9_combout\ & (((!level(0))))) ) ) # ( !\points_per_block~23_combout\ & ( 
-- (!\points_per_block~9_combout\ & (\points_per_block~10_combout\ & (\Add9~2_combout\))) # (\points_per_block~9_combout\ & (((!level(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000010010101110000001011011111100010101101111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~9_combout\,
	datab => \ALT_INV_points_per_block~10_combout\,
	datac => \ALT_INV_Add9~2_combout\,
	datad => ALT_INV_level(0),
	dataf => \ALT_INV_points_per_block~23_combout\,
	combout => \points_per_block~24_combout\);

-- Location: LABCELL_X22_Y43_N3
\Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~1_combout\ = ( level(0) & ( !level(1) ) ) # ( !level(0) & ( level(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \Add9~1_combout\);

-- Location: MLABCELL_X28_Y42_N6
\points_per_block~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~27_combout\ = ( level(0) & ( \Mux2~4_combout\ & ( (!\LessThan20~0_combout\ & (level(1) & (\points_per_block~17_combout\ & \find_block_index~13_combout\))) ) ) ) # ( !level(0) & ( \Mux2~4_combout\ & ( (\find_block_index~13_combout\ & 
-- ((!\points_per_block~17_combout\) # ((!\LessThan20~0_combout\ & level(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan20~0_combout\,
	datab => ALT_INV_level(1),
	datac => \ALT_INV_points_per_block~17_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => ALT_INV_level(0),
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \points_per_block~27_combout\);

-- Location: MLABCELL_X28_Y42_N0
\points_per_block~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~28_combout\ = ( \points_per_block~27_combout\ & ( (!\points_per_block~9_combout\ & ((!\Add9~1_combout\) # (!\points_per_block~10_combout\))) ) ) # ( !\points_per_block~27_combout\ & ( (!\points_per_block~9_combout\ & (!\Add9~1_combout\ & 
-- \points_per_block~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~9_combout\,
	datac => \ALT_INV_Add9~1_combout\,
	datad => \ALT_INV_points_per_block~10_combout\,
	dataf => \ALT_INV_points_per_block~27_combout\,
	combout => \points_per_block~28_combout\);

-- Location: MLABCELL_X28_Y42_N33
\Add17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~21_sumout\ = SUM(( (!\find_block_index~19_combout\ & (((\points_per_block~28_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (level(1))) # (\LessThan24~0_combout\ & ((\points_per_block~28_combout\))))) ) + ( 
-- \score_accumulator~24_combout\ ) + ( \Add17~26\ ))
-- \Add17~22\ = CARRY(( (!\find_block_index~19_combout\ & (((\points_per_block~28_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (level(1))) # (\LessThan24~0_combout\ & ((\points_per_block~28_combout\))))) ) + ( 
-- \score_accumulator~24_combout\ ) + ( \Add17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_LessThan24~0_combout\,
	datac => ALT_INV_level(1),
	datad => \ALT_INV_points_per_block~28_combout\,
	dataf => \ALT_INV_score_accumulator~24_combout\,
	cin => \Add17~26\,
	sumout => \Add17~21_sumout\,
	cout => \Add17~22\);

-- Location: MLABCELL_X28_Y42_N36
\Add17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~17_sumout\ = SUM(( (!\find_block_index~19_combout\ & (((\points_per_block~24_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (!\Add11~1_combout\)) # (\LessThan24~0_combout\ & ((\points_per_block~24_combout\))))) ) + ( 
-- \score_accumulator~20_combout\ ) + ( \Add17~22\ ))
-- \Add17~18\ = CARRY(( (!\find_block_index~19_combout\ & (((\points_per_block~24_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (!\Add11~1_combout\)) # (\LessThan24~0_combout\ & ((\points_per_block~24_combout\))))) ) + ( 
-- \score_accumulator~20_combout\ ) + ( \Add17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_LessThan24~0_combout\,
	datac => \ALT_INV_Add11~1_combout\,
	datad => \ALT_INV_points_per_block~24_combout\,
	dataf => \ALT_INV_score_accumulator~20_combout\,
	cin => \Add17~22\,
	sumout => \Add17~17_sumout\,
	cout => \Add17~18\);

-- Location: MLABCELL_X28_Y42_N39
\Add17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~13_sumout\ = SUM(( (!\find_block_index~19_combout\ & (((\points_per_block~19_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (\Add11~0_combout\)) # (\LessThan24~0_combout\ & ((\points_per_block~19_combout\))))) ) + ( 
-- \score_accumulator~16_combout\ ) + ( \Add17~18\ ))
-- \Add17~14\ = CARRY(( (!\find_block_index~19_combout\ & (((\points_per_block~19_combout\)))) # (\find_block_index~19_combout\ & ((!\LessThan24~0_combout\ & (\Add11~0_combout\)) # (\LessThan24~0_combout\ & ((\points_per_block~19_combout\))))) ) + ( 
-- \score_accumulator~16_combout\ ) + ( \Add17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_LessThan24~0_combout\,
	datac => \ALT_INV_Add11~0_combout\,
	datad => \ALT_INV_points_per_block~19_combout\,
	dataf => \ALT_INV_score_accumulator~16_combout\,
	cin => \Add17~18\,
	sumout => \Add17~13_sumout\,
	cout => \Add17~14\);

-- Location: LABCELL_X29_Y42_N54
\score_accumulator~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~17_combout\ = ( \Add17~13_sumout\ & ( (!\score_accumulator~5_combout\ & (\score_accumulator~4_combout\ & (\Add24~13_sumout\))) # (\score_accumulator~5_combout\ & ((!\score_accumulator~4_combout\) # ((\score_accumulator~16_combout\)))) ) 
-- ) # ( !\Add17~13_sumout\ & ( (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & (\Add24~13_sumout\)) # (\score_accumulator~5_combout\ & ((\score_accumulator~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~5_combout\,
	datab => \ALT_INV_score_accumulator~4_combout\,
	datac => \ALT_INV_Add24~13_sumout\,
	datad => \ALT_INV_score_accumulator~16_combout\,
	dataf => \ALT_INV_Add17~13_sumout\,
	combout => \score_accumulator~17_combout\);

-- Location: LABCELL_X29_Y42_N57
\score_accumulator~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~21_combout\ = ( \Add17~17_sumout\ & ( (!\score_accumulator~5_combout\ & (\score_accumulator~4_combout\ & ((\Add24~17_sumout\)))) # (\score_accumulator~5_combout\ & ((!\score_accumulator~4_combout\) # ((\score_accumulator~20_combout\)))) 
-- ) ) # ( !\Add17~17_sumout\ & ( (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & ((\Add24~17_sumout\))) # (\score_accumulator~5_combout\ & (\score_accumulator~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~5_combout\,
	datab => \ALT_INV_score_accumulator~4_combout\,
	datac => \ALT_INV_score_accumulator~20_combout\,
	datad => \ALT_INV_Add24~17_sumout\,
	dataf => \ALT_INV_Add17~17_sumout\,
	combout => \score_accumulator~21_combout\);

-- Location: MLABCELL_X28_Y42_N15
\score_accumulator~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~25_combout\ = ( \Add17~21_sumout\ & ( (!\score_accumulator~5_combout\ & (\score_accumulator~4_combout\ & ((\Add24~21_sumout\)))) # (\score_accumulator~5_combout\ & ((!\score_accumulator~4_combout\) # ((\score_accumulator~24_combout\)))) 
-- ) ) # ( !\Add17~21_sumout\ & ( (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & ((\Add24~21_sumout\))) # (\score_accumulator~5_combout\ & (\score_accumulator~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~5_combout\,
	datab => \ALT_INV_score_accumulator~4_combout\,
	datac => \ALT_INV_score_accumulator~24_combout\,
	datad => \ALT_INV_Add24~21_sumout\,
	dataf => \ALT_INV_Add17~21_sumout\,
	combout => \score_accumulator~25_combout\);

-- Location: LABCELL_X29_Y42_N3
\Add29~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~57_sumout\ = SUM(( score(1) ) + ( \score_accumulator~25_combout\ ) + ( \Add29~62\ ))
-- \Add29~58\ = CARRY(( score(1) ) + ( \score_accumulator~25_combout\ ) + ( \Add29~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_score_accumulator~25_combout\,
	datad => ALT_INV_score(1),
	cin => \Add29~62\,
	sumout => \Add29~57_sumout\,
	cout => \Add29~58\);

-- Location: FF_X29_Y42_N5
\score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~57_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(1));

-- Location: LABCELL_X29_Y42_N6
\Add29~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~53_sumout\ = SUM(( score(2) ) + ( \score_accumulator~21_combout\ ) + ( \Add29~58\ ))
-- \Add29~54\ = CARRY(( score(2) ) + ( \score_accumulator~21_combout\ ) + ( \Add29~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score_accumulator~21_combout\,
	datad => ALT_INV_score(2),
	cin => \Add29~58\,
	sumout => \Add29~53_sumout\,
	cout => \Add29~54\);

-- Location: FF_X29_Y42_N8
\score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~53_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(2));

-- Location: LABCELL_X29_Y42_N9
\Add29~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~49_sumout\ = SUM(( score(3) ) + ( \score_accumulator~17_combout\ ) + ( \Add29~54\ ))
-- \Add29~50\ = CARRY(( score(3) ) + ( \score_accumulator~17_combout\ ) + ( \Add29~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~17_combout\,
	datad => ALT_INV_score(3),
	cin => \Add29~54\,
	sumout => \Add29~49_sumout\,
	cout => \Add29~50\);

-- Location: FF_X29_Y42_N11
\score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~49_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(3));

-- Location: MLABCELL_X28_Y40_N30
\score_accumulator~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~10_combout\ = ( \Equal9~1_combout\ & ( \Equal12~1_combout\ & ( (\ball_row_up~q\) # (\Equal8~0_combout\) ) ) ) # ( !\Equal9~1_combout\ & ( \Equal12~1_combout\ & ( ((\Equal9~0_combout\ & \Equal8~0_combout\)) # (\ball_row_up~q\) ) ) ) # ( 
-- \Equal9~1_combout\ & ( !\Equal12~1_combout\ & ( (!\ball_row_up~q\ & ((\Equal8~0_combout\))) # (\ball_row_up~q\ & (\Equal12~0_combout\)) ) ) ) # ( !\Equal9~1_combout\ & ( !\Equal12~1_combout\ & ( (!\ball_row_up~q\ & (((\Equal9~0_combout\ & 
-- \Equal8~0_combout\)))) # (\ball_row_up~q\ & (\Equal12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000011110101010100000011111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~0_combout\,
	datab => \ALT_INV_Equal9~0_combout\,
	datac => \ALT_INV_Equal8~0_combout\,
	datad => \ALT_INV_ball_row_up~q\,
	datae => \ALT_INV_Equal9~1_combout\,
	dataf => \ALT_INV_Equal12~1_combout\,
	combout => \score_accumulator~10_combout\);

-- Location: MLABCELL_X28_Y38_N48
\points_per_block~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~15_combout\ = ( \Add16~4_combout\ & ( \Mux2~4_combout\ & ( ((!\find_block_index~13_combout\) # ((\Add16~1_combout\ & \Add16~0_combout\))) # (\Add16~3_combout\) ) ) ) # ( !\Add16~4_combout\ & ( \Mux2~4_combout\ ) ) # ( \Add16~4_combout\ & 
-- ( !\Mux2~4_combout\ ) ) # ( !\Add16~4_combout\ & ( !\Mux2~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add16~3_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_Add16~1_combout\,
	datad => \ALT_INV_Add16~0_combout\,
	datae => \ALT_INV_Add16~4_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \points_per_block~15_combout\);

-- Location: MLABCELL_X21_Y41_N30
\score_accumulator~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~7_combout\ = ( \points_per_block~7_combout\ & ( (!\ball_col_up~q\ & ((!\points_per_block~8_combout\) # ((\Equal4~1_combout\)))) # (\ball_col_up~q\ & (((\Equal6~1_combout\)))) ) ) # ( !\points_per_block~7_combout\ & ( 
-- (!\points_per_block~8_combout\) # ((\ball_col_up~q\) # (\Equal4~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111101011111111111110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_points_per_block~8_combout\,
	datab => \ALT_INV_Equal6~1_combout\,
	datac => \ALT_INV_Equal4~1_combout\,
	datad => \ALT_INV_ball_col_up~q\,
	dataf => \ALT_INV_points_per_block~7_combout\,
	combout => \score_accumulator~7_combout\);

-- Location: MLABCELL_X28_Y42_N54
\points_per_block~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~11_combout\ = ( \points_per_block~10_combout\ & ( \points_per_block~9_combout\ & ( (level(2) & (((!level(1)) # (\LessThan24~0_combout\)) # (level(0)))) ) ) ) # ( !\points_per_block~10_combout\ & ( \points_per_block~9_combout\ & ( 
-- (level(2) & (((!level(1)) # (\LessThan24~0_combout\)) # (level(0)))) ) ) ) # ( \points_per_block~10_combout\ & ( !\points_per_block~9_combout\ & ( (level(1) & level(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001101000011110000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(1),
	datac => ALT_INV_level(2),
	datad => \ALT_INV_LessThan24~0_combout\,
	datae => \ALT_INV_points_per_block~10_combout\,
	dataf => \ALT_INV_points_per_block~9_combout\,
	combout => \points_per_block~11_combout\);

-- Location: LABCELL_X22_Y43_N27
\score_accumulator~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~1_combout\ = ( \points_per_block~4_combout\ & ( (!level(0) & (level(1) & \points_per_block~5_combout\)) ) ) # ( !\points_per_block~4_combout\ & ( (!level(1)) # (!\points_per_block~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(1),
	datac => \ALT_INV_points_per_block~6_combout\,
	datad => \ALT_INV_points_per_block~5_combout\,
	dataf => \ALT_INV_points_per_block~4_combout\,
	combout => \score_accumulator~1_combout\);

-- Location: LABCELL_X22_Y43_N24
\score_accumulator~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~0_combout\ = ( \points_per_block~3_combout\ & ( (!level(1) & (((!\points_per_block~1_combout\)))) # (level(1) & (!level(0) & (\points_per_block~1_combout\ & \points_per_block~2_combout\))) ) ) # ( !\points_per_block~3_combout\ & ( 
-- (!\points_per_block~1_combout\) # ((!level(0) & (level(1) & \points_per_block~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110010111100001111001011000000110000101100000011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(1),
	datac => \ALT_INV_points_per_block~1_combout\,
	datad => \ALT_INV_points_per_block~2_combout\,
	dataf => \ALT_INV_points_per_block~3_combout\,
	combout => \score_accumulator~0_combout\);

-- Location: LABCELL_X22_Y43_N0
\score_accumulator~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~3_combout\ = ( \score_accumulator~0_combout\ & ( (!\ball_col_up~q\ & (\score_accumulator~2_combout\ & (level(2) & !\score_accumulator~1_combout\))) ) ) # ( !\score_accumulator~0_combout\ & ( (\score_accumulator~2_combout\ & (level(2) & 
-- ((!\score_accumulator~1_combout\) # (\ball_col_up~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000001000000110000000100000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col_up~q\,
	datab => \ALT_INV_score_accumulator~2_combout\,
	datac => ALT_INV_level(2),
	datad => \ALT_INV_score_accumulator~1_combout\,
	dataf => \ALT_INV_score_accumulator~0_combout\,
	combout => \score_accumulator~3_combout\);

-- Location: MLABCELL_X28_Y42_N42
\Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~1_sumout\ = SUM(( \score_accumulator~3_combout\ ) + ( \points_per_block~11_combout\ ) + ( \Add17~14\ ))
-- \Add17~2\ = CARRY(( \score_accumulator~3_combout\ ) + ( \points_per_block~11_combout\ ) + ( \Add17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_points_per_block~11_combout\,
	datad => \ALT_INV_score_accumulator~3_combout\,
	cin => \Add17~14\,
	sumout => \Add17~1_sumout\,
	cout => \Add17~2\);

-- Location: MLABCELL_X28_Y42_N45
\Add17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~5_sumout\ = SUM(( (level(2) & (!level(0) & (level(1) & !\points_per_block~15_combout\))) ) + ( (level(2) & (!level(0) & (level(1) & !\score_accumulator~7_combout\))) ) + ( \Add17~2\ ))
-- \Add17~6\ = CARRY(( (level(2) & (!level(0) & (level(1) & !\points_per_block~15_combout\))) ) + ( (level(2) & (!level(0) & (level(1) & !\score_accumulator~7_combout\))) ) + ( \Add17~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111111100000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(2),
	datab => ALT_INV_level(0),
	datac => ALT_INV_level(1),
	datad => \ALT_INV_points_per_block~15_combout\,
	dataf => \ALT_INV_score_accumulator~7_combout\,
	cin => \Add17~2\,
	sumout => \Add17~5_sumout\,
	cout => \Add17~6\);

-- Location: MLABCELL_X28_Y42_N48
\Add17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Add17~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add17~6\,
	sumout => \Add17~9_sumout\);

-- Location: MLABCELL_X28_Y42_N24
\points_per_block~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~16_combout\ = ( \Add22~1_combout\ & ( \Mux3~4_combout\ & ( (!\Add22~4_combout\) # ((!\find_block_index~6_combout\) # ((\Add22~3_combout\) # (\Add22~0_combout\))) ) ) ) # ( !\Add22~1_combout\ & ( \Mux3~4_combout\ & ( (!\Add22~4_combout\) 
-- # ((!\find_block_index~6_combout\) # (\Add22~3_combout\)) ) ) ) # ( \Add22~1_combout\ & ( !\Mux3~4_combout\ ) ) # ( !\Add22~1_combout\ & ( !\Mux3~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101110111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add22~4_combout\,
	datab => \ALT_INV_find_block_index~6_combout\,
	datac => \ALT_INV_Add22~0_combout\,
	datad => \ALT_INV_Add22~3_combout\,
	datae => \ALT_INV_Add22~1_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \points_per_block~16_combout\);

-- Location: LABCELL_X29_Y41_N18
\points_per_block~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \points_per_block~14_combout\ = ( \points_per_block~12_combout\ & ( \LessThan34~0_combout\ & ( level(2) ) ) ) # ( !\points_per_block~12_combout\ & ( \LessThan34~0_combout\ & ( (level(2) & (level(1) & \points_per_block~13_combout\)) ) ) ) # ( 
-- \points_per_block~12_combout\ & ( !\LessThan34~0_combout\ & ( (level(2) & ((!level(1)) # (level(0)))) ) ) ) # ( !\points_per_block~12_combout\ & ( !\LessThan34~0_combout\ & ( (level(2) & (level(1) & \points_per_block~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100010011000100000000000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(2),
	datac => ALT_INV_level(1),
	datad => \ALT_INV_points_per_block~13_combout\,
	datae => \ALT_INV_points_per_block~12_combout\,
	dataf => \ALT_INV_LessThan34~0_combout\,
	combout => \points_per_block~14_combout\);

-- Location: LABCELL_X27_Y42_N42
\Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~1_sumout\ = SUM(( \score_accumulator~3_combout\ ) + ( \points_per_block~14_combout\ ) + ( \Add24~14\ ))
-- \Add24~2\ = CARRY(( \score_accumulator~3_combout\ ) + ( \points_per_block~14_combout\ ) + ( \Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_points_per_block~14_combout\,
	datad => \ALT_INV_score_accumulator~3_combout\,
	cin => \Add24~14\,
	sumout => \Add24~1_sumout\,
	cout => \Add24~2\);

-- Location: LABCELL_X27_Y42_N45
\Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~5_sumout\ = SUM(( (!level(0) & (level(1) & (level(2) & !\points_per_block~16_combout\))) ) + ( (!level(0) & (level(1) & (level(2) & !\score_accumulator~7_combout\))) ) + ( \Add24~2\ ))
-- \Add24~6\ = CARRY(( (!level(0) & (level(1) & (level(2) & !\points_per_block~16_combout\))) ) + ( (!level(0) & (level(1) & (level(2) & !\score_accumulator~7_combout\))) ) + ( \Add24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111011111111100000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(0),
	datab => ALT_INV_level(1),
	datac => ALT_INV_level(2),
	datad => \ALT_INV_points_per_block~16_combout\,
	dataf => \ALT_INV_score_accumulator~7_combout\,
	cin => \Add24~2\,
	sumout => \Add24~5_sumout\,
	cout => \Add24~6\);

-- Location: LABCELL_X27_Y42_N48
\Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Add24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add24~6\,
	sumout => \Add24~9_sumout\);

-- Location: LABCELL_X29_Y42_N51
\score_accumulator~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~11_combout\ = ( \Add24~9_sumout\ & ( (\Add17~9_sumout\) # (\ball_row_up~q\) ) ) # ( !\Add24~9_sumout\ & ( (!\ball_row_up~q\ & \Add17~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row_up~q\,
	datad => \ALT_INV_Add17~9_sumout\,
	dataf => \ALT_INV_Add24~9_sumout\,
	combout => \score_accumulator~11_combout\);

-- Location: LABCELL_X22_Y42_N39
\score_accumulator~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~8_combout\ = ( level(2) & ( !\score_accumulator~7_combout\ & ( (level(1) & !level(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(1),
	datac => ALT_INV_level(0),
	datae => ALT_INV_level(2),
	dataf => \ALT_INV_score_accumulator~7_combout\,
	combout => \score_accumulator~8_combout\);

-- Location: LABCELL_X27_Y42_N24
\score_accumulator~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~9_combout\ = ( \Add17~5_sumout\ & ( (!\score_accumulator~4_combout\ & (\score_accumulator~5_combout\)) # (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & ((\Add24~5_sumout\))) # (\score_accumulator~5_combout\ & 
-- (\score_accumulator~8_combout\)))) ) ) # ( !\Add17~5_sumout\ & ( (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & ((\Add24~5_sumout\))) # (\score_accumulator~5_combout\ & (\score_accumulator~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~4_combout\,
	datab => \ALT_INV_score_accumulator~5_combout\,
	datac => \ALT_INV_score_accumulator~8_combout\,
	datad => \ALT_INV_Add24~5_sumout\,
	dataf => \ALT_INV_Add17~5_sumout\,
	combout => \score_accumulator~9_combout\);

-- Location: MLABCELL_X28_Y42_N12
\score_accumulator~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \score_accumulator~6_combout\ = ( \Add17~1_sumout\ & ( (!\score_accumulator~5_combout\ & (\score_accumulator~4_combout\ & ((\Add24~1_sumout\)))) # (\score_accumulator~5_combout\ & ((!\score_accumulator~4_combout\) # ((\score_accumulator~3_combout\)))) ) ) 
-- # ( !\Add17~1_sumout\ & ( (\score_accumulator~4_combout\ & ((!\score_accumulator~5_combout\ & ((\Add24~1_sumout\))) # (\score_accumulator~5_combout\ & (\score_accumulator~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score_accumulator~5_combout\,
	datab => \ALT_INV_score_accumulator~4_combout\,
	datac => \ALT_INV_score_accumulator~3_combout\,
	datad => \ALT_INV_Add24~1_sumout\,
	dataf => \ALT_INV_Add17~1_sumout\,
	combout => \score_accumulator~6_combout\);

-- Location: LABCELL_X29_Y42_N12
\Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~1_sumout\ = SUM(( score(4) ) + ( \score_accumulator~6_combout\ ) + ( \Add29~50\ ))
-- \Add29~2\ = CARRY(( score(4) ) + ( \score_accumulator~6_combout\ ) + ( \Add29~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_score_accumulator~6_combout\,
	datad => ALT_INV_score(4),
	cin => \Add29~50\,
	sumout => \Add29~1_sumout\,
	cout => \Add29~2\);

-- Location: FF_X29_Y42_N14
\score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~1_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(4));

-- Location: LABCELL_X29_Y42_N15
\Add29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~5_sumout\ = SUM(( score(5) ) + ( \score_accumulator~9_combout\ ) + ( \Add29~2\ ))
-- \Add29~6\ = CARRY(( score(5) ) + ( \score_accumulator~9_combout\ ) + ( \Add29~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_score_accumulator~9_combout\,
	datad => ALT_INV_score(5),
	cin => \Add29~2\,
	sumout => \Add29~5_sumout\,
	cout => \Add29~6\);

-- Location: FF_X29_Y42_N17
\score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~5_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(5));

-- Location: LABCELL_X29_Y42_N18
\Add29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~9_sumout\ = SUM(( score(6) ) + ( (\score_accumulator~10_combout\ & (\score_accumulator~11_combout\ & ((\Equal2~6_combout\) # (\Equal3~6_combout\)))) ) + ( \Add29~6\ ))
-- \Add29~10\ = CARRY(( score(6) ) + ( (\score_accumulator~10_combout\ & (\score_accumulator~11_combout\ & ((\Equal2~6_combout\) # (\Equal3~6_combout\)))) ) + ( \Add29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~6_combout\,
	datab => \ALT_INV_Equal2~6_combout\,
	datac => \ALT_INV_score_accumulator~10_combout\,
	datad => ALT_INV_score(6),
	dataf => \ALT_INV_score_accumulator~11_combout\,
	cin => \Add29~6\,
	sumout => \Add29~9_sumout\,
	cout => \Add29~10\);

-- Location: FF_X29_Y42_N20
\score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~9_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(6));

-- Location: LABCELL_X29_Y42_N21
\Add29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~13_sumout\ = SUM(( score(7) ) + ( GND ) + ( \Add29~10\ ))
-- \Add29~14\ = CARRY(( score(7) ) + ( GND ) + ( \Add29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(7),
	cin => \Add29~10\,
	sumout => \Add29~13_sumout\,
	cout => \Add29~14\);

-- Location: FF_X29_Y42_N23
\score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~13_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(7));

-- Location: LABCELL_X29_Y42_N24
\Add29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~17_sumout\ = SUM(( score(8) ) + ( GND ) + ( \Add29~14\ ))
-- \Add29~18\ = CARRY(( score(8) ) + ( GND ) + ( \Add29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(8),
	cin => \Add29~14\,
	sumout => \Add29~17_sumout\,
	cout => \Add29~18\);

-- Location: FF_X29_Y42_N26
\score[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~17_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(8));

-- Location: LABCELL_X29_Y42_N27
\Add29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~21_sumout\ = SUM(( score(9) ) + ( GND ) + ( \Add29~18\ ))
-- \Add29~22\ = CARRY(( score(9) ) + ( GND ) + ( \Add29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(9),
	cin => \Add29~18\,
	sumout => \Add29~21_sumout\,
	cout => \Add29~22\);

-- Location: FF_X29_Y42_N29
\score[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~21_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(9));

-- Location: LABCELL_X29_Y42_N30
\Add29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~25_sumout\ = SUM(( score(10) ) + ( GND ) + ( \Add29~22\ ))
-- \Add29~26\ = CARRY(( score(10) ) + ( GND ) + ( \Add29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(10),
	cin => \Add29~22\,
	sumout => \Add29~25_sumout\,
	cout => \Add29~26\);

-- Location: FF_X29_Y42_N32
\score[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~25_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(10));

-- Location: LABCELL_X29_Y42_N33
\Add29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~29_sumout\ = SUM(( score(11) ) + ( GND ) + ( \Add29~26\ ))
-- \Add29~30\ = CARRY(( score(11) ) + ( GND ) + ( \Add29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(11),
	cin => \Add29~26\,
	sumout => \Add29~29_sumout\,
	cout => \Add29~30\);

-- Location: FF_X29_Y42_N35
\score[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~29_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(11));

-- Location: LABCELL_X29_Y42_N36
\Add29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~33_sumout\ = SUM(( score(12) ) + ( GND ) + ( \Add29~30\ ))
-- \Add29~34\ = CARRY(( score(12) ) + ( GND ) + ( \Add29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(12),
	cin => \Add29~30\,
	sumout => \Add29~33_sumout\,
	cout => \Add29~34\);

-- Location: FF_X29_Y42_N38
\score[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~33_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(12));

-- Location: LABCELL_X29_Y42_N39
\Add29~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~37_sumout\ = SUM(( score(13) ) + ( GND ) + ( \Add29~34\ ))
-- \Add29~38\ = CARRY(( score(13) ) + ( GND ) + ( \Add29~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(13),
	cin => \Add29~34\,
	sumout => \Add29~37_sumout\,
	cout => \Add29~38\);

-- Location: FF_X29_Y42_N41
\score[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~37_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(13));

-- Location: LABCELL_X29_Y42_N42
\Add29~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~45_sumout\ = SUM(( score(14) ) + ( GND ) + ( \Add29~38\ ))
-- \Add29~46\ = CARRY(( score(14) ) + ( GND ) + ( \Add29~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(14),
	cin => \Add29~38\,
	sumout => \Add29~45_sumout\,
	cout => \Add29~46\);

-- Location: FF_X29_Y42_N44
\score[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~45_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(14));

-- Location: LABCELL_X29_Y42_N45
\Add29~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~41_sumout\ = SUM(( score(15) ) + ( GND ) + ( \Add29~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(15),
	cin => \Add29~46\,
	sumout => \Add29~41_sumout\);

-- Location: FF_X29_Y42_N47
\score[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add29~41_sumout\,
	clrn => \ALT_INV_pause_set~5_combout\,
	sclr => \reset_score~4_combout\,
	ena => \reg_pause|ALT_INV_dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(15));

-- Location: MLABCELL_X21_Y43_N12
\VGA_Generator|Text_Generator|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~1_combout\ = ( score(11) & ( (!score(13) & (!score(15) & ((!score(14)) # (score(12))))) # (score(13) & (!score(15) $ (((!score(14)) # (score(12)))))) ) ) # ( !score(11) & ( (!score(13) & (!score(15) $ (((!score(14)) # 
-- (score(12)))))) # (score(13) & ((!score(15) & (score(12) & !score(14))) # (score(15) & (!score(12) & score(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011010010010001001101001001010011001010010011001100101001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(13),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(12),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(11),
	combout => \VGA_Generator|Text_Generator|bcd~1_combout\);

-- Location: MLABCELL_X21_Y43_N48
\VGA_Generator|Text_Generator|LessThan25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan25~0_combout\ = ( score(14) & ( score(10) & ( (!score(11) & ((!score(12)) # ((!score(15) & score(13))))) # (score(11) & (!score(12) $ (((score(15) & !score(13)))))) ) ) ) # ( !score(14) & ( score(10) & ( (!score(11) & 
-- (!score(12) $ (((!score(13)) # (score(15)))))) # (score(11) & (((score(15) & !score(13))) # (score(12)))) ) ) ) # ( score(14) & ( !score(10) & ( (!score(11) & (!score(12) $ (((!score(15) & score(13)))))) # (score(11) & (!score(12) & ((!score(15)) # 
-- (score(13))))) ) ) ) # ( !score(14) & ( !score(10) & ( (!score(11) & ((!score(15) & (score(13) & !score(12))) # (score(15) & (!score(13) & score(12))))) # (score(11) & (score(12) & ((!score(13)) # (score(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001110001111001110000100000011000111101111110111100011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(12),
	datae => ALT_INV_score(14),
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|LessThan25~0_combout\);

-- Location: MLABCELL_X21_Y43_N15
\VGA_Generator|Text_Generator|bcd~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~3_combout\ = ( score(11) & ( (!score(12) & ((!score(13) & (score(15) & !score(14))) # (score(13) & (!score(15) & score(14))))) # (score(12) & (!score(14) $ (((!score(13) & score(15)))))) ) ) # ( !score(11) & ( (!score(12) 
-- & (score(14) & ((!score(15)) # (score(13))))) # (score(12) & (!score(14) & ((!score(13)) # (score(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101111010000000010111101000000101101010000100010110101000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(13),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(12),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(11),
	combout => \VGA_Generator|Text_Generator|bcd~3_combout\);

-- Location: MLABCELL_X21_Y43_N54
\VGA_Generator|Text_Generator|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan26~0_combout\ = ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( (\VGA_Generator|Text_Generator|LessThan25~0_combout\ & ((!score(10) & (\VGA_Generator|Text_Generator|bcd~1_combout\)) # (score(10) & 
-- ((!\VGA_Generator|Text_Generator|bcd~1_combout\) # (!score(9)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan25~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\) # ((!score(10) & 
-- !score(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000111000001100000000000111000001100000011100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\,
	datad => ALT_INV_score(9),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan26~0_combout\);

-- Location: MLABCELL_X21_Y43_N6
\VGA_Generator|Text_Generator|bcd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~2_combout\ = ( \VGA_Generator|Text_Generator|bcd~1_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan25~0_combout\) # (score(10)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~1_combout\ & ( 
-- (\VGA_Generator|Text_Generator|LessThan25~0_combout\ & !score(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\,
	datac => ALT_INV_score(10),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~2_combout\);

-- Location: MLABCELL_X21_Y43_N9
\VGA_Generator|Text_Generator|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~0_combout\ = ( score(10) & ( !\VGA_Generator|Text_Generator|LessThan25~0_combout\ ) ) # ( !score(10) & ( \VGA_Generator|Text_Generator|LessThan25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\,
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|bcd~0_combout\);

-- Location: MLABCELL_X21_Y43_N42
\VGA_Generator|Text_Generator|bcd~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~5_combout\ = ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!score(8) & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & score(9))) # 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!score(9)))))) # (score(8) & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ $ (((score(9)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!score(8) & 
-- ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & ((score(9)))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & !score(9))))) # (score(8) & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ $ 
-- (((score(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101011000101000110101100010100111010100001010011101010000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => ALT_INV_score(8),
	datad => ALT_INV_score(9),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~5_combout\);

-- Location: MLABCELL_X21_Y43_N36
\VGA_Generator|Text_Generator|LessThan28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan28~0_combout\ = ( score(8) & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (score(9))) # (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!score(9)) 
-- # (!score(7)))) ) ) ) # ( !score(8) & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (!score(9) & (!score(7) & \VGA_Generator|Text_Generator|bcd~2_combout\))) # 
-- (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (score(9))) ) ) ) # ( score(8) & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!score(9) & (!score(7))) # (score(9) & 
-- ((\VGA_Generator|Text_Generator|bcd~2_combout\))))) # (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (!score(9) & ((!\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) ) # ( !score(8) & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!score(9)) # ((\VGA_Generator|Text_Generator|LessThan26~0_combout\ & !score(7))))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110010101010110001001010001000010001100100010111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\,
	datab => ALT_INV_score(9),
	datac => ALT_INV_score(7),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datae => ALT_INV_score(8),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan28~0_combout\);

-- Location: MLABCELL_X21_Y43_N3
\VGA_Generator|Text_Generator|bcd~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~4_combout\ = ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!score(8)))) # 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & (!score(9) & score(8))))) # (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (!score(8) & ((score(9)) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( !score(8) $ (((!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (\VGA_Generator|Text_Generator|bcd~2_combout\ & score(9))) # (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100101000110101110010100011010011101001000001001110100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => ALT_INV_score(9),
	datad => ALT_INV_score(8),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~4_combout\);

-- Location: LABCELL_X19_Y43_N24
\VGA_Generator|Text_Generator|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan30~0_combout\ = ( \VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (score(6))) # (score(7) & ((!score(6)) # (!score(5)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!score(6) & !score(5)))) # (score(7) & (((score(6))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!score(7)) # ((!score(6) & !score(5))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (((!score(6)) # (!score(5))))) # (score(7) & (\VGA_Generator|Text_Generator|bcd~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110110001110010001000100000100101000001010101111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => ALT_INV_score(6),
	datad => ALT_INV_score(5),
	datae => \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan30~0_combout\);

-- Location: LABCELL_X19_Y43_N42
\VGA_Generator|Text_Generator|bcd~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(6) & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\VGA_Generator|Text_Generator|LessThan28~0_combout\ & score(7))) # 
-- (\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!score(7)))))) # (score(6) & (!\VGA_Generator|Text_Generator|LessThan28~0_combout\ $ (((score(7)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(6) & 
-- ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((score(7)))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (\VGA_Generator|Text_Generator|LessThan28~0_combout\ & !score(7))))) # (score(6) & (!\VGA_Generator|Text_Generator|LessThan28~0_combout\ $ 
-- (((score(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110010100101000111001010010100111000101001010011100010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => ALT_INV_score(7),
	datad => ALT_INV_score(6),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~7_combout\);

-- Location: LABCELL_X19_Y43_N15
\VGA_Generator|Text_Generator|bcd~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!score(6) & ((!\VGA_Generator|Text_Generator|LessThan28~0_combout\) # (score(7))))) # 
-- (\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!\VGA_Generator|Text_Generator|LessThan28~0_combout\ & (!score(7) & score(6))) # (\VGA_Generator|Text_Generator|LessThan28~0_combout\ & ((!score(6)))))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( !score(6) $ (((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((\VGA_Generator|Text_Generator|LessThan28~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (score(7) & 
-- !\VGA_Generator|Text_Generator|LessThan28~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001100011100111000110001110011000111001000001100011100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\,
	datad => ALT_INV_score(6),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~6_combout\);

-- Location: LABCELL_X19_Y43_N21
\VGA_Generator|Text_Generator|bcd~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~45_combout\ = ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (\VGA_Generator|Text_Generator|bcd~7_combout\ & ((!score(5)) # (!score(4))))) # 
-- (\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (!score(5) & (!\VGA_Generator|Text_Generator|bcd~7_combout\ & !score(4)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (score(5) & 
-- \VGA_Generator|Text_Generator|bcd~7_combout\)) # (\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001001010010010100100101001001001010000010000100101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\,
	datab => ALT_INV_score(5),
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datad => ALT_INV_score(4),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~45_combout\);

-- Location: LABCELL_X19_Y43_N45
\VGA_Generator|Text_Generator|bcd~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~44_combout\ = ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (\VGA_Generator|Text_Generator|LessThan30~0_combout\) # (score(5)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!score(5) & 
-- !\VGA_Generator|Text_Generator|LessThan30~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(5),
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~44_combout\);

-- Location: LABCELL_X19_Y43_N51
\VGA_Generator|Text_Generator|bcd~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~43_combout\ = ( \VGA_Generator|Text_Generator|LessThan30~0_combout\ & ( score(5) ) ) # ( !\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ( !score(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(5),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~43_combout\);

-- Location: LABCELL_X19_Y43_N48
\VGA_Generator|Text_Generator|bcd~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~48_combout\ = ( \VGA_Generator|Text_Generator|bcd~43_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~45_combout\ & (\VGA_Generator|Text_Generator|bcd~44_combout\ & ((!score(3)) # (!score(4))))) # 
-- (\VGA_Generator|Text_Generator|bcd~45_combout\ & (!score(3) & (!score(4) & !\VGA_Generator|Text_Generator|bcd~44_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~43_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~45_combout\ & (score(4) & 
-- \VGA_Generator|Text_Generator|bcd~44_combout\)) # (\VGA_Generator|Text_Generator|bcd~45_combout\ & ((!\VGA_Generator|Text_Generator|bcd~44_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001100001100110000110000100000110010000010000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	datac => ALT_INV_score(4),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~48_combout\);

-- Location: LABCELL_X19_Y43_N6
\VGA_Generator|Text_Generator|bcd~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~50_combout\ = ( \VGA_Generator|Text_Generator|bcd~45_combout\ & ( score(4) ) ) # ( !\VGA_Generator|Text_Generator|bcd~45_combout\ & ( !score(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(4),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~50_combout\);

-- Location: MLABCELL_X21_Y43_N45
\VGA_Generator|Text_Generator|bcd~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~52_combout\ = ( \VGA_Generator|Text_Generator|bcd~43_combout\ & ( (score(4)) # (\VGA_Generator|Text_Generator|bcd~45_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~43_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~45_combout\ & !score(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	datad => ALT_INV_score(4),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~52_combout\);

-- Location: MLABCELL_X15_Y43_N54
\VGA_Generator|Text_Generator|bcd~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~57_combout\ = ( score(2) & ( \VGA_Generator|Text_Generator|bcd~52_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~48_combout\ & (((!score(1) & !\VGA_Generator|Text_Generator|bcd~50_combout\)) # (score(3)))) # 
-- (\VGA_Generator|Text_Generator|bcd~48_combout\ & (!\VGA_Generator|Text_Generator|bcd~50_combout\ $ (((!score(3)) # (!score(1)))))) ) ) ) # ( !score(2) & ( \VGA_Generator|Text_Generator|bcd~52_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~48_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~50_combout\) # ((!score(3) & !score(1))))) # (\VGA_Generator|Text_Generator|bcd~48_combout\ & (((\VGA_Generator|Text_Generator|bcd~50_combout\)))) ) ) ) # ( score(2) & ( !\VGA_Generator|Text_Generator|bcd~52_combout\ & 
-- ( (!score(3) & ((!score(1) $ (\VGA_Generator|Text_Generator|bcd~50_combout\)) # (\VGA_Generator|Text_Generator|bcd~48_combout\))) # (score(3) & (\VGA_Generator|Text_Generator|bcd~50_combout\ & ((!\VGA_Generator|Text_Generator|bcd~48_combout\) # 
-- (!score(1))))) ) ) ) # ( !score(2) & ( !\VGA_Generator|Text_Generator|bcd~52_combout\ & ( (!score(3) & (((!\VGA_Generator|Text_Generator|bcd~50_combout\)))) # (score(3) & (((\VGA_Generator|Text_Generator|bcd~48_combout\ & !score(1))) # 
-- (\VGA_Generator|Text_Generator|bcd~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101001010101101000100111111011001100101100111100010101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	datac => ALT_INV_score(1),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	datae => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~57_combout\);

-- Location: LABCELL_X19_Y43_N0
\VGA_Generator|Text_Generator|bcd~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~9_combout\ = ( \VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!score(6)))) # (score(7) & (((score(6) 
-- & score(5))))) ) ) ) # ( !\VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!score(6)) # (!score(5)))) # 
-- (\VGA_Generator|Text_Generator|bcd~5_combout\ & ((score(5)) # (score(6)))))) # (score(7) & (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!score(6)))) ) ) ) # ( \VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (\VGA_Generator|Text_Generator|bcd~5_combout\)) # (score(7) & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((score(5)) # (score(6)))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & 
-- ((!score(6)) # (!score(5)))))) ) ) ) # ( !\VGA_Generator|Text_Generator|LessThan28~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!score(7) & (((score(6) & score(5))))) # (score(7) & (!\VGA_Generator|Text_Generator|bcd~5_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001110001101110111011010011010101100101000000010000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => ALT_INV_score(6),
	datad => ALT_INV_score(5),
	datae => \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~9_combout\);

-- Location: MLABCELL_X21_Y43_N18
\VGA_Generator|Text_Generator|bcd~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~11_combout\ = ( score(9) & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!score(8) & (\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\))) # (score(8) & 
-- (((\VGA_Generator|Text_Generator|LessThan26~0_combout\ & score(7))))) ) ) ) # ( !score(9) & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!score(8) & ((!\VGA_Generator|Text_Generator|bcd~2_combout\) # 
-- ((!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & score(7))))) # (score(8) & (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!score(7)) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) ) # ( score(9) & ( 
-- !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (((!\VGA_Generator|Text_Generator|LessThan26~0_combout\) # (score(7))) # (score(8)))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!score(8)) # (!score(7))))) ) ) ) # ( !score(9) & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (score(8) & ((score(7))))) # 
-- (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & (((\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011110001111100111011011000101110000010000000100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(8),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\,
	datad => ALT_INV_score(7),
	datae => ALT_INV_score(9),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~11_combout\);

-- Location: MLABCELL_X15_Y43_N12
\VGA_Generator|Text_Generator|bcd~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~14_combout\ = ( score(13) & ( score(10) & ( (!score(12) & (((!score(11) & !score(14))) # (score(15)))) # (score(12) & (!score(15) & (score(11)))) ) ) ) # ( !score(13) & ( score(10) & ( (!score(15) & (!score(12) $ 
-- (((!score(14)))))) # (score(15) & ((!score(12) & (!score(11) & !score(14))) # (score(12) & (score(11) & score(14))))) ) ) ) # ( score(13) & ( !score(10) & ( (!score(12) & (((!score(11) & !score(14))) # (score(15)))) # (score(12) & ((!score(15) & 
-- (score(11) & score(14))) # (score(15) & (!score(11) & !score(14))))) ) ) ) # ( !score(13) & ( !score(10) & ( (!score(12) & (!score(15) $ (((!score(14)))))) # (score(12) & (!score(15) & (score(11) & !score(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011010001000101100100010011001100100100010011010011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(12),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(11),
	datad => ALT_INV_score(14),
	datae => ALT_INV_score(13),
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|bcd~14_combout\);

-- Location: MLABCELL_X21_Y43_N24
\VGA_Generator|Text_Generator|bcd~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~15_combout\ = ( score(14) & ( score(10) & ( (!score(15) & (!score(13) & !score(12))) # (score(15) & (score(13) & score(12))) ) ) ) # ( !score(14) & ( score(10) & ( (!score(15) & (score(13) & ((score(12)) # (score(11))))) 
-- # (score(15) & ((!score(13) & ((score(12)) # (score(11)))) # (score(13) & ((!score(12)))))) ) ) ) # ( score(14) & ( !score(10) & ( (!score(15) & (!score(13) & !score(12))) # (score(15) & (score(13) & score(12))) ) ) ) # ( !score(14) & ( !score(10) & ( 
-- (!score(15) & (score(13) & ((score(12)) # (score(11))))) # (score(15) & ((!score(13) & ((score(12)))) # (score(13) & ((!score(11)) # (!score(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100111110110000000000001100010111001111001100000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(12),
	datae => ALT_INV_score(14),
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|bcd~15_combout\);

-- Location: MLABCELL_X21_Y43_N0
\VGA_Generator|Text_Generator|bcd~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~12_combout\ = ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~2_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((!score(8)) # (!score(9)))) # 
-- (\VGA_Generator|Text_Generator|LessThan26~0_combout\ & ((score(9)) # (score(8)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( !\VGA_Generator|Text_Generator|LessThan26~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100011001110010110001100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan26~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => ALT_INV_score(8),
	datad => ALT_INV_score(9),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~12_combout\);

-- Location: MLABCELL_X21_Y43_N30
\VGA_Generator|Text_Generator|bcd~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~16_combout\ = ( score(14) & ( score(10) & ( (!score(13) & ((!score(15) & ((score(12)))) # (score(15) & (!score(11) & !score(12))))) ) ) ) # ( !score(14) & ( score(10) & ( (score(15) & (score(13) & score(12))) ) ) ) # ( 
-- score(14) & ( !score(10) & ( (!score(12) & (!score(11) & (!score(15) $ (!score(13))))) # (score(12) & (((!score(15) & !score(13))))) ) ) ) # ( !score(14) & ( !score(10) & ( (score(11) & (score(15) & (score(13) & score(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001001010001100000000000000000000110010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(12),
	datae => ALT_INV_score(14),
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|bcd~16_combout\);

-- Location: MLABCELL_X21_Y43_N57
\VGA_Generator|Text_Generator|bcd~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~13_combout\ = ( \VGA_Generator|Text_Generator|LessThan25~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~3_combout\ $ (((!score(10)) # ((!\VGA_Generator|Text_Generator|bcd~1_combout\) # (!score(9))))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|LessThan25~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~3_combout\ $ (((\VGA_Generator|Text_Generator|bcd~1_combout\ & ((score(9)) # (score(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111000011111000011100001100001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => ALT_INV_score(9),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan25~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~13_combout\);

-- Location: LABCELL_X18_Y43_N30
\VGA_Generator|Text_Generator|bcd~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~18_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (((\VGA_Generator|Text_Generator|bcd~12_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~14_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & !\VGA_Generator|Text_Generator|bcd~12_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ (!\VGA_Generator|Text_Generator|bcd~12_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (((\VGA_Generator|Text_Generator|bcd~11_combout\ & \VGA_Generator|Text_Generator|bcd~15_combout\))))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~12_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (((\VGA_Generator|Text_Generator|bcd~11_combout\ & !\VGA_Generator|Text_Generator|bcd~15_combout\))))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (!\VGA_Generator|Text_Generator|bcd~15_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & ((\VGA_Generator|Text_Generator|bcd~15_combout\) # (\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\) # (!\VGA_Generator|Text_Generator|bcd~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000110010100011000101001011001001001001000010000111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~18_combout\);

-- Location: LABCELL_X18_Y43_N24
\VGA_Generator|Text_Generator|bcd~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~17_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~15_combout\) # (!\VGA_Generator|Text_Generator|bcd~12_combout\)))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~12_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~14_combout\) # (!\VGA_Generator|Text_Generator|bcd~12_combout\))))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ 
-- & ((!\VGA_Generator|Text_Generator|bcd~14_combout\) # (!\VGA_Generator|Text_Generator|bcd~12_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\)) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\))))) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ & !\VGA_Generator|Text_Generator|bcd~12_combout\)) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~14_combout\) # (!\VGA_Generator|Text_Generator|bcd~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100010110100101011010011001011010011010000010001001100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~17_combout\);

-- Location: LABCELL_X18_Y43_N0
\VGA_Generator|Text_Generator|bcd~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~19_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\)) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((\VGA_Generator|Text_Generator|bcd~14_combout\))))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~14_combout\ $ (\VGA_Generator|Text_Generator|bcd~12_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & !\VGA_Generator|Text_Generator|bcd~12_combout\))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (!\VGA_Generator|Text_Generator|bcd~15_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( (\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & !\VGA_Generator|Text_Generator|bcd~12_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ 
-- & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~14_combout\ $ (!\VGA_Generator|Text_Generator|bcd~12_combout\)))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ 
-- & (\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000001010000000000000100000100000100101010100000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~19_combout\);

-- Location: LABCELL_X19_Y43_N12
\VGA_Generator|Text_Generator|bcd~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~10_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( !\VGA_Generator|Text_Generator|bcd~5_combout\ $ (((!score(7) & ((!\VGA_Generator|Text_Generator|LessThan28~0_combout\) # (score(6)))) # (score(7) & 
-- ((!score(6)) # (\VGA_Generator|Text_Generator|LessThan28~0_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( !\VGA_Generator|Text_Generator|bcd~5_combout\ $ (!\VGA_Generator|Text_Generator|LessThan28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110100100110011011010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => ALT_INV_score(6),
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan28~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~10_combout\);

-- Location: LABCELL_X18_Y43_N6
\VGA_Generator|Text_Generator|LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan18~0_combout\ = ( \VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~9_combout\) 
-- # (!\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (((\VGA_Generator|Text_Generator|bcd~17_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~10_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (((!\VGA_Generator|Text_Generator|bcd~17_combout\ & !\VGA_Generator|Text_Generator|bcd~19_combout\)))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~9_combout\) # 
-- ((!\VGA_Generator|Text_Generator|bcd~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001000110010111100100011001011001011000000111100101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan18~0_combout\);

-- Location: LABCELL_X18_Y43_N9
\VGA_Generator|Text_Generator|bcd~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~20_combout\ = ( \VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~19_combout\)) # (\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ (\VGA_Generator|Text_Generator|bcd~19_combout\))))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~9_combout\ & \VGA_Generator|Text_Generator|bcd~19_combout\))))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~9_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001010000101110000101000010101000011100001110100001110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~20_combout\);

-- Location: LABCELL_X18_Y43_N51
\VGA_Generator|Text_Generator|bcd~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~21_combout\ = ( \VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ $ 
-- (!\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & ((!\VGA_Generator|Text_Generator|bcd~9_combout\))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~18_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~17_combout\ & ( (\VGA_Generator|Text_Generator|bcd~9_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~18_combout\ & \VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000010000000000100001001111100000001000111110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~21_combout\);

-- Location: LABCELL_X19_Y43_N18
\VGA_Generator|Text_Generator|bcd~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~8_combout\ = ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( !\VGA_Generator|Text_Generator|bcd~7_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ((!score(5)) # (!score(4)))) # 
-- (\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ((score(4)) # (score(5)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( !\VGA_Generator|Text_Generator|LessThan30~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001000010101111010100001010111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\,
	datab => ALT_INV_score(5),
	datac => ALT_INV_score(4),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~8_combout\);

-- Location: LABCELL_X19_Y43_N9
\VGA_Generator|Text_Generator|bcd~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~42_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~21_combout\ & ((!\VGA_Generator|Text_Generator|bcd~20_combout\) # (!\VGA_Generator|Text_Generator|LessThan18~0_combout\ 
-- $ (!\VGA_Generator|Text_Generator|bcd~9_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~20_combout\ & !\VGA_Generator|Text_Generator|bcd~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011010000111000001101000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~42_combout\);

-- Location: LABCELL_X18_Y43_N21
\VGA_Generator|Text_Generator|bcd~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~41_combout\ = ( \VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ ) ) # ( !\VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~41_combout\);

-- Location: LABCELL_X19_Y43_N36
\VGA_Generator|Text_Generator|bcd~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~38_combout\ = ( score(4) & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (!score(5) & ((!score(3)) # (\VGA_Generator|Text_Generator|bcd~7_combout\)))) # 
-- (\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (score(5) & (score(3)))) ) ) ) # ( !score(4) & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (((!score(5))))) # 
-- (\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ((score(3)) # (score(5))))) ) ) ) # ( score(4) & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!score(5) & 
-- ((!\VGA_Generator|Text_Generator|LessThan30~0_combout\ & (score(3))) # (\VGA_Generator|Text_Generator|LessThan30~0_combout\ & ((\VGA_Generator|Text_Generator|bcd~7_combout\))))) # (score(5) & ((!\VGA_Generator|Text_Generator|bcd~7_combout\) # 
-- ((\VGA_Generator|Text_Generator|LessThan30~0_combout\ & !score(3))))) ) ) ) # ( !score(4) & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (score(5) & 
-- ((!\VGA_Generator|Text_Generator|LessThan30~0_combout\) # (score(3))))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (\VGA_Generator|Text_Generator|LessThan30~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101010101001110110101110011001100001010101000000110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan30~0_combout\,
	datab => ALT_INV_score(5),
	datac => ALT_INV_score(3),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datae => ALT_INV_score(4),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~38_combout\);

-- Location: LABCELL_X19_Y43_N30
\VGA_Generator|Text_Generator|bcd~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~46_combout\ = ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~43_combout\ & ( (!score(2) & (!\VGA_Generator|Text_Generator|bcd~45_combout\ & (!score(3) $ (!score(4))))) # (score(2) & 
-- (!\VGA_Generator|Text_Generator|bcd~45_combout\ $ (((score(3) & score(4)))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~43_combout\ & ( (!score(3) & (((!score(4))))) # (score(3) & ((!score(2) & 
-- (!score(4) & !\VGA_Generator|Text_Generator|bcd~45_combout\)) # (score(2) & (score(4) & \VGA_Generator|Text_Generator|bcd~45_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~43_combout\ & ( 
-- (!score(3) & (((\VGA_Generator|Text_Generator|bcd~45_combout\)))) # (score(3) & ((!score(2) & ((\VGA_Generator|Text_Generator|bcd~45_combout\))) # (score(2) & (!score(4))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~43_combout\ & ( (!score(3) & (score(4) & ((!\VGA_Generator|Text_Generator|bcd~45_combout\) # (score(2))))) # (score(3) & (((score(2) & !\VGA_Generator|Text_Generator|bcd~45_combout\)) # (score(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000111000100001111111011100000101000010111101000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => ALT_INV_score(2),
	datac => ALT_INV_score(4),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~46_combout\);

-- Location: LABCELL_X16_Y43_N54
\VGA_Generator|Text_Generator|bcd~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~56_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\) # (!\VGA_Generator|Text_Generator|bcd~46_combout\))))) 
-- # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~38_combout\ & (((\VGA_Generator|Text_Generator|bcd~41_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ $ (!\VGA_Generator|Text_Generator|bcd~46_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~42_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~38_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\ $ (((\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~41_combout\)) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\) # (!\VGA_Generator|Text_Generator|bcd~46_combout\))) 
-- # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110011001000011011100110101100110111001111011110011001100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~56_combout\);

-- Location: MLABCELL_X15_Y43_N36
\VGA_Generator|Text_Generator|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan5~0_combout\ = ( score(12) & ( (score(15) & score(14)) ) ) # ( !score(12) & ( (score(15) & (score(14) & ((score(13)) # (score(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(12),
	combout => \VGA_Generator|Text_Generator|LessThan5~0_combout\);

-- Location: LABCELL_X18_Y43_N57
\VGA_Generator|Text_Generator|bcd~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~27_combout\ = ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ $ (((\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~14_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ $ (\VGA_Generator|Text_Generator|bcd~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010111111010000001011111101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~27_combout\);

-- Location: MLABCELL_X15_Y43_N42
\VGA_Generator|Text_Generator|bcd~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~28_combout\ = ( score(13) & ( score(10) & ( !score(14) $ (!score(15)) ) ) ) # ( !score(13) & ( score(10) & ( (score(15) & ((!score(14)) # ((!score(12) & !score(11))))) ) ) ) # ( score(13) & ( !score(10) & ( (!score(14) & 
-- (((score(15))))) # (score(14) & (!score(15) & ((score(11)) # (score(12))))) ) ) ) # ( !score(13) & ( !score(10) & ( (score(15) & ((!score(14)) # ((!score(12) & !score(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100000100111100110000000000111011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(12),
	datab => ALT_INV_score(14),
	datac => ALT_INV_score(11),
	datad => ALT_INV_score(15),
	datae => ALT_INV_score(13),
	dataf => ALT_INV_score(10),
	combout => \VGA_Generator|Text_Generator|bcd~28_combout\);

-- Location: LABCELL_X18_Y43_N48
\VGA_Generator|Text_Generator|bcd~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~24_combout\ = ( \VGA_Generator|Text_Generator|bcd~10_combout\ & ( !\VGA_Generator|Text_Generator|bcd~19_combout\ $ (((\VGA_Generator|Text_Generator|bcd~18_combout\ & \VGA_Generator|Text_Generator|bcd~17_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~10_combout\ & ( !\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110101001101010011010100110101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~24_combout\);

-- Location: LABCELL_X18_Y43_N54
\VGA_Generator|Text_Generator|bcd~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~26_combout\ = ( \VGA_Generator|Text_Generator|bcd~12_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (((\VGA_Generator|Text_Generator|bcd~14_combout\ & !\VGA_Generator|Text_Generator|bcd~13_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~16_combout\))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~13_combout\ & !\VGA_Generator|Text_Generator|bcd~16_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~12_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~14_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~16_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~15_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011010001101101001101000100100101010100010010010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~26_combout\);

-- Location: LABCELL_X18_Y43_N12
\VGA_Generator|Text_Generator|bcd~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~25_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~15_combout\) # (!\VGA_Generator|Text_Generator|bcd~12_combout\)))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~12_combout\))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & ((\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~15_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (((\VGA_Generator|Text_Generator|bcd~15_combout\)))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~15_combout\ & ((\VGA_Generator|Text_Generator|bcd~12_combout\))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\)) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~13_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & ((!\VGA_Generator|Text_Generator|bcd~15_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & !\VGA_Generator|Text_Generator|bcd~12_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~15_combout\ & ((\VGA_Generator|Text_Generator|bcd~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000001000011110000001100001100001111001111010110011100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~25_combout\);

-- Location: LABCELL_X17_Y43_N48
\VGA_Generator|Text_Generator|bcd~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~31_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~27_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~27_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ 
-- & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & !\VGA_Generator|Text_Generator|bcd~24_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~24_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100001000000010000110000000000110000100000001000010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~31_combout\);

-- Location: LABCELL_X18_Y43_N42
\VGA_Generator|Text_Generator|bcd~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~39_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~9_combout\ & (\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~21_combout\))) # (\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~9_combout\ & (((\VGA_Generator|Text_Generator|bcd~21_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~9_combout\ & ((!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\) # (!\VGA_Generator|Text_Generator|bcd~38_combout\))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~38_combout\) # (\VGA_Generator|Text_Generator|bcd~21_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((\VGA_Generator|Text_Generator|bcd~38_combout\)))) # (\VGA_Generator|Text_Generator|bcd~9_combout\ & (\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~21_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|LessThan18~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~9_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\) # (!\VGA_Generator|Text_Generator|bcd~38_combout\))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & ((\VGA_Generator|Text_Generator|bcd~38_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~21_combout\))))) # (\VGA_Generator|Text_Generator|bcd~9_combout\ & (((\VGA_Generator|Text_Generator|bcd~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110100111000100001001100001001111010110110010000001100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~39_combout\);

-- Location: LABCELL_X19_Y43_N54
\VGA_Generator|Text_Generator|bcd~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~22_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~21_combout\ $ (((\VGA_Generator|Text_Generator|bcd~20_combout\ & (!\VGA_Generator|Text_Generator|LessThan18~0_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~9_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~20_combout\ $ (\VGA_Generator|Text_Generator|bcd~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001111011110001000011101111000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan18~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~22_combout\);

-- Location: LABCELL_X18_Y43_N18
\VGA_Generator|Text_Generator|bcd~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~23_combout\ = ( \VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (((\VGA_Generator|Text_Generator|bcd~9_combout\ & \VGA_Generator|Text_Generator|bcd~17_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (((!\VGA_Generator|Text_Generator|bcd~17_combout\ & !\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ & ((\VGA_Generator|Text_Generator|bcd~19_combout\) # (\VGA_Generator|Text_Generator|bcd~17_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~9_combout\ & (!\VGA_Generator|Text_Generator|bcd~17_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~19_combout\) # (\VGA_Generator|Text_Generator|bcd~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111001001000011011100100100110100110011000011010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~23_combout\);

-- Location: LABCELL_X17_Y43_N0
\VGA_Generator|Text_Generator|bcd~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~29_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- ((!\VGA_Generator|Text_Generator|LessThan5~0_combout\) # (!\VGA_Generator|Text_Generator|bcd~27_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & ((!\VGA_Generator|Text_Generator|LessThan5~0_combout\) # (!\VGA_Generator|Text_Generator|bcd~27_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan5~0_combout\) # (!\VGA_Generator|Text_Generator|bcd~27_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & ((!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ 
-- & !\VGA_Generator|Text_Generator|bcd~24_combout\)) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ 
-- & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & !\VGA_Generator|Text_Generator|bcd~27_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~27_combout\))))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & ((\VGA_Generator|Text_Generator|bcd~27_combout\) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000010000111100001110001100011100001000011100000111001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~29_combout\);

-- Location: LABCELL_X17_Y43_N6
\VGA_Generator|Text_Generator|bcd~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~30_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~24_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (\VGA_Generator|Text_Generator|bcd~24_combout\))))) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & ((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (\VGA_Generator|Text_Generator|bcd~24_combout\)))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & ((!\VGA_Generator|Text_Generator|bcd~28_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & ((!\VGA_Generator|Text_Generator|bcd~24_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~28_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010010001100100011000100101101000011001100110011000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~30_combout\);

-- Location: LABCELL_X17_Y43_N42
\VGA_Generator|Text_Generator|bcd~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~55_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~22_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ 
-- & ( ((\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\) # (\VGA_Generator|Text_Generator|bcd~22_combout\)))) # (\VGA_Generator|Text_Generator|bcd~23_combout\) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~22_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~23_combout\))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\) # (\VGA_Generator|Text_Generator|bcd~39_combout\))))) # (\VGA_Generator|Text_Generator|bcd~22_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~23_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~23_combout\) # ((!\VGA_Generator|Text_Generator|bcd~39_combout\ & \VGA_Generator|Text_Generator|bcd~22_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~39_combout\) # (\VGA_Generator|Text_Generator|bcd~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100001000101100001101111101000101111111110000110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~55_combout\);

-- Location: MLABCELL_X15_Y43_N0
\rtl~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~82_combout\ = ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( ((\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (!\VGA_Generator|Text_Generator|bcd~55_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~56_combout\)))))) ) ) # ( \VGA_Generator|VGA|column[5]~6_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (((!\VGA_Generator|Text_Generator|bcd~57_combout\)))) # 
-- (\VGA_Generator|VGA|column[4]~5_combout\ & (score(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110011000000001101000100000000110000000000000011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(0),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~57_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~56_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\,
	combout => \rtl~82_combout\);

-- Location: MLABCELL_X15_Y42_N57
\VGA_Generator|Text_Generator|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~2_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & \VGA_Generator|VGA|column[5]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~2_combout\);

-- Location: LABCELL_X17_Y43_N21
\VGA_Generator|Text_Generator|bcd~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~36_combout\ = ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~26_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ & \VGA_Generator|Text_Generator|bcd~26_combout\)) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & \VGA_Generator|Text_Generator|bcd~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110001110100011101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~36_combout\);

-- Location: LABCELL_X17_Y43_N18
\VGA_Generator|Text_Generator|bcd~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~35_combout\ = ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~26_combout\))))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (((\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~26_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~27_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~26_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~26_combout\)))) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (\VGA_Generator|Text_Generator|bcd~26_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010010001000101101001000110010111100110011001011110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~35_combout\);

-- Location: LABCELL_X17_Y43_N15
\VGA_Generator|Text_Generator|bcd~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~33_combout\ = ( \VGA_Generator|Text_Generator|bcd~23_combout\ & ( !\VGA_Generator|Text_Generator|bcd~31_combout\ $ (\VGA_Generator|Text_Generator|bcd~30_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~23_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~31_combout\ $ (((\VGA_Generator|Text_Generator|bcd~30_combout\ & \VGA_Generator|Text_Generator|bcd~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100101101010101010010110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~33_combout\);

-- Location: LABCELL_X17_Y43_N12
\VGA_Generator|Text_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\ = (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan1~0_combout\);

-- Location: LABCELL_X17_Y43_N54
\VGA_Generator|Text_Generator|bcd~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~32_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\)) # (\VGA_Generator|Text_Generator|bcd~30_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~29_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\) # (!\VGA_Generator|Text_Generator|bcd~23_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~30_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~30_combout\ & (\VGA_Generator|Text_Generator|bcd~31_combout\)) # (\VGA_Generator|Text_Generator|bcd~30_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001100110011001111001100111100000011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~32_combout\);

-- Location: LABCELL_X18_Y43_N36
\VGA_Generator|Text_Generator|bcd~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~34_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~25_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~25_combout\)))) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ & ((\VGA_Generator|Text_Generator|bcd~25_combout\) # (\VGA_Generator|Text_Generator|bcd~27_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ (((\VGA_Generator|Text_Generator|bcd~25_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~27_combout\))))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~27_combout\ & !\VGA_Generator|Text_Generator|bcd~25_combout\))))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~28_combout\) # ((\VGA_Generator|Text_Generator|bcd~27_combout\ & \VGA_Generator|Text_Generator|bcd~25_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (((!\VGA_Generator|Text_Generator|bcd~27_combout\ & !\VGA_Generator|Text_Generator|bcd~25_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~27_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100011110011110001111000110000111000011100001100001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~34_combout\);

-- Location: LABCELL_X16_Y43_N24
\rtl~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~80_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\) # 
-- ((!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (((\VGA_Generator|Text_Generator|bcd~33_combout\ 
-- & !\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ & 
-- !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~33_combout\))))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~36_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~33_combout\) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010101010101111001010110000001101010001010100111101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \rtl~80_combout\);

-- Location: LABCELL_X16_Y43_N18
\rtl~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~81_combout\ = ( \rtl~80_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & (!\VGA_Generator|VGA|column[5]~6_combout\ $ (\VGA_Generator|VGA|column[4]~5_combout\))) ) ) # ( !\rtl~80_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & 
-- (\VGA_Generator|VGA|column[9]~4_combout\ & !\VGA_Generator|VGA|column[4]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	dataf => \ALT_INV_rtl~80_combout\,
	combout => \rtl~81_combout\);

-- Location: MLABCELL_X15_Y42_N54
\VGA_Generator|Text_Generator|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~6_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & !\VGA_Generator|VGA|column[5]~6_combout\) ) ) # ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( 
-- \VGA_Generator|VGA|column[9]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~6_combout\);

-- Location: MLABCELL_X15_Y42_N30
\rtl~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~69_combout\ = ( !\VGA_Generator|VGA|column[7]~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|Text_Generator|Mux6~6_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\ & 
-- (((\rtl~81_combout\)))))) # (\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[6]~1_combout\)) ) ) # ( \VGA_Generator|VGA|column[7]~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\ & 
-- (\rtl~82_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux6~2_combout\)))))) # (\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[6]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \ALT_INV_rtl~82_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \ALT_INV_rtl~81_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\,
	combout => \rtl~69_combout\);

-- Location: LABCELL_X17_Y42_N12
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \VGA_Generator|VGA|column[9]~4_combout\ & ( life(2) & ( (life(1) & (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\ & !life(0)))) ) ) ) # ( \VGA_Generator|VGA|column[9]~4_combout\ & ( !life(2) & ( 
-- (((\VGA_Generator|VGA|column[4]~5_combout\ & !life(0))) # (\VGA_Generator|VGA|column[5]~6_combout\)) # (life(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111110101111100000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => ALT_INV_life(0),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => ALT_INV_life(2),
	combout => \rtl~19_combout\);

-- Location: LABCELL_X17_Y42_N21
\VGA_Generator|Text_Generator|LessThan35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\ = ( !life(2) & ( (life(1) & !life(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datac => ALT_INV_life(0),
	dataf => ALT_INV_life(2),
	combout => \VGA_Generator|Text_Generator|LessThan35~0_combout\);

-- Location: LABCELL_X17_Y42_N36
\rtl~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~79_combout\ = ( level(0) & ( (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|LessThan35~0_combout\ & \VGA_Generator|VGA|column[9]~4_combout\))) ) ) # ( !level(0) & ( 
-- (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[4]~5_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001001000000001000100100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => ALT_INV_level(0),
	combout => \rtl~79_combout\);

-- Location: LABCELL_X17_Y42_N24
\VGA_Generator|Text_Generator|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~3_combout\ = ( \VGA_Generator|VGA|column[9]~4_combout\ & ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( ((!life(2)) # ((\VGA_Generator|VGA|column[4]~5_combout\ & !life(0)))) # (life(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => ALT_INV_life(2),
	datad => ALT_INV_life(0),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~3_combout\);

-- Location: MLABCELL_X15_Y42_N45
\VGA_Generator|Text_Generator|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~5_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & \VGA_Generator|VGA|column[9]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~5_combout\);

-- Location: MLABCELL_X15_Y42_N24
\rtl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = ( !\VGA_Generator|VGA|column[7]~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (\rtl~69_combout\)) # (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\rtl~69_combout\ & (\VGA_Generator|Text_Generator|Mux6~5_combout\)) # 
-- (\rtl~69_combout\ & (((\rtl~79_combout\)))))) ) ) # ( \VGA_Generator|VGA|column[7]~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (\rtl~69_combout\)) # (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\rtl~69_combout\ & (\rtl~19_combout\)) # 
-- (\rtl~69_combout\ & (((\VGA_Generator|Text_Generator|Mux6~3_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \ALT_INV_rtl~69_combout\,
	datac => \ALT_INV_rtl~19_combout\,
	datad => \ALT_INV_rtl~79_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\,
	combout => \rtl~4_combout\);

-- Location: MLABCELL_X15_Y42_N21
\VGA_Generator|Text_Generator|ascii[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[0]~3_combout\ = ( \rtl~4_combout\ & ( ((\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & \VGA_Generator|Text_Generator|ascii[0]~2_combout\)) # (\VGA_Generator|Text_Generator|Equal0~1_combout\) ) ) # ( 
-- !\rtl~4_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & \VGA_Generator|Text_Generator|ascii[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[0]~2_combout\,
	dataf => \ALT_INV_rtl~4_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[0]~3_combout\);

-- Location: LABCELL_X18_Y41_N12
\VGA_Generator|Text_Generator|Mux36~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~11_combout\ = ( \reg_message_id|dffs\(0) & ( (!\reg_message_id|dffs\(1) & (\VGA_Generator|Text_Generator|Mux36~0_combout\ & !\reg_message_id|dffs\(2))) ) ) # ( !\reg_message_id|dffs\(0) & ( (!\reg_message_id|dffs\(1) & 
-- (\VGA_Generator|Text_Generator|Mux36~0_combout\ & \reg_message_id|dffs\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_message_id|ALT_INV_dffs\(1),
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(2),
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|Mux36~11_combout\);

-- Location: LABCELL_X18_Y41_N27
\VGA_Generator|Text_Generator|Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~10_combout\ = (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & (!\reg_message_id|dffs\(2) $ (((!\reg_message_id|dffs\(0) & !\reg_message_id|dffs\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010001000001010001000100000101000100010000010100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \reg_message_id|ALT_INV_dffs\(0),
	datad => \reg_message_id|ALT_INV_dffs\(1),
	combout => \VGA_Generator|Text_Generator|Mux36~10_combout\);

-- Location: LABCELL_X18_Y41_N24
\VGA_Generator|Text_Generator|Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~9_combout\ = ( !\reg_message_id|dffs\(0) & ( (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & (\reg_message_id|dffs\(2) & !\reg_message_id|dffs\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datad => \reg_message_id|ALT_INV_dffs\(1),
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|Mux36~9_combout\);

-- Location: LABCELL_X18_Y41_N42
\rtl~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~9_combout\ = ( \VGA_Generator|Text_Generator|Mux36~10_combout\ & ( \VGA_Generator|Text_Generator|Mux36~9_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\) # ((!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|Mux36~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~10_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux36~9_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & (((!\VGA_Generator|VGA|column[5]~6_combout\)) # (\VGA_Generator|Text_Generator|Mux36~4_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (((\VGA_Generator|VGA|column[5]~6_combout\ & \VGA_Generator|Text_Generator|Mux36~11_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux36~10_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~9_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux36~4_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (((!\VGA_Generator|VGA|column[5]~6_combout\) # (\VGA_Generator|Text_Generator|Mux36~11_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|Mux36~10_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~9_combout\ & ( (\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # 
-- (\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|Mux36~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux36~10_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~9_combout\,
	combout => \rtl~9_combout\);

-- Location: LABCELL_X13_Y39_N21
\rtl~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~74_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- \VGA_Generator|VGA|column[5]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \rtl~74_combout\);

-- Location: LABCELL_X18_Y41_N54
\VGA_Generator|Text_Generator|ascii[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~4_combout\ = ( !\reg_message_id|dffs\(2) & ( \reg_message_id|dffs\(0) & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & (!\reg_message_id|dffs\(1) & (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & 
-- \VGA_Generator|VGA|column[5]~6_combout\))) ) ) ) # ( \reg_message_id|dffs\(2) & ( !\reg_message_id|dffs\(0) & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & (!\reg_message_id|dffs\(1) & (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & 
-- \VGA_Generator|VGA|column[5]~6_combout\))) ) ) ) # ( !\reg_message_id|dffs\(2) & ( !\reg_message_id|dffs\(0) & ( (\reg_message_id|dffs\(1) & (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & (!\VGA_Generator|VGA|column[4]~5_combout\ $ 
-- (!\VGA_Generator|VGA|column[5]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000100000000000001000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(1),
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datae => \reg_message_id|ALT_INV_dffs\(2),
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	combout => \VGA_Generator|Text_Generator|ascii[1]~4_combout\);

-- Location: LABCELL_X13_Y40_N33
\VGA_Generator|Text_Generator|ascii[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~5_combout\ = ( \VGA_Generator|Text_Generator|ascii[1]~4_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\) # ((\VGA_Generator|Text_Generator|Mux36~6_combout\ & \rtl~74_combout\)) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[1]~4_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~6_combout\ & \rtl~74_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\,
	datad => \ALT_INV_rtl~74_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~4_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~5_combout\);

-- Location: LABCELL_X13_Y40_N30
\VGA_Generator|Text_Generator|ascii[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~6_combout\ = ( \VGA_Generator|Text_Generator|ascii[1]~5_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & (((\VGA_Generator|VGA|column[7]~2_combout\ & \rtl~9_combout\)) # 
-- (\VGA_Generator|VGA|column[6]~1_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|ascii[1]~5_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (!\VGA_Generator|VGA|column[6]~1_combout\ & (\rtl~9_combout\ & 
-- \VGA_Generator|Text_Generator|ascii[4]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \ALT_INV_rtl~9_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~5_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~6_combout\);

-- Location: LABCELL_X17_Y42_N33
\rtl~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~76_combout\ = ( level(1) & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (!\VGA_Generator|VGA|column[5]~6_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\)))) ) ) # ( !level(1) & ( (\VGA_Generator|VGA|column[9]~4_combout\ & (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000101000000010000010100000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	dataf => ALT_INV_level(1),
	combout => \rtl~76_combout\);

-- Location: LABCELL_X17_Y42_N30
\VGA_Generator|Text_Generator|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~4_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & \VGA_Generator|VGA|column[4]~5_combout\) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( 
-- (\VGA_Generator|VGA|column[9]~4_combout\ & !\VGA_Generator|VGA|column[4]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~4_combout\);

-- Location: LABCELL_X17_Y42_N42
\rtl~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~20_combout\ = ( \VGA_Generator|VGA|column[6]~1_combout\ & ( \VGA_Generator|Text_Generator|Mux6~3_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\) # (\rtl~76_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[6]~1_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux6~3_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # (\VGA_Generator|VGA|column[7]~2_combout\ & ((\rtl~19_combout\))) ) ) ) # ( 
-- \VGA_Generator|VGA|column[6]~1_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~3_combout\ & ( (\rtl~76_combout\ & !\VGA_Generator|VGA|column[7]~2_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[6]~1_combout\ & ( 
-- !\VGA_Generator|Text_Generator|Mux6~3_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # (\VGA_Generator|VGA|column[7]~2_combout\ & ((\rtl~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~76_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \ALT_INV_rtl~19_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	combout => \rtl~20_combout\);

-- Location: LABCELL_X16_Y43_N48
\VGA_Generator|Text_Generator|ascii[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~35_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~33_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((\VGA_Generator|Text_Generator|bcd~34_combout\))))) # (\VGA_Generator|Text_Generator|bcd~33_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ $ (\VGA_Generator|Text_Generator|bcd~36_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~35_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~34_combout\ & \VGA_Generator|Text_Generator|bcd~36_combout\)) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111000000001100111100000010001100000010111000110000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~7_combout\);

-- Location: LABCELL_X16_Y42_N27
\VGA_Generator|Text_Generator|ascii[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~8_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\) # ((!\VGA_Generator|VGA|column[5]~6_combout\) # 
-- (\VGA_Generator|Text_Generator|ascii[1]~7_combout\)))) ) ) # ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & !\VGA_Generator|VGA|column[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~8_combout\);

-- Location: MLABCELL_X15_Y43_N30
\VGA_Generator|Text_Generator|bcd~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~53_combout\ = ( score(2) & ( \VGA_Generator|Text_Generator|bcd~48_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~52_combout\ & !\VGA_Generator|Text_Generator|bcd~50_combout\) ) ) ) # ( !score(2) & ( 
-- \VGA_Generator|Text_Generator|bcd~48_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~52_combout\ & ((!\VGA_Generator|Text_Generator|bcd~50_combout\) # (!score(3)))) ) ) ) # ( score(2) & ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~52_combout\ & (!\VGA_Generator|Text_Generator|bcd~50_combout\ $ (!score(3)))) ) ) ) # ( !score(2) & ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( (\VGA_Generator|Text_Generator|bcd~52_combout\ & ((score(3)) # 
-- (\VGA_Generator|Text_Generator|bcd~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101000001010010101000101010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	datac => ALT_INV_score(3),
	datae => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~53_combout\);

-- Location: LABCELL_X19_Y43_N57
\VGA_Generator|Text_Generator|bcd~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~51_combout\ = ( \VGA_Generator|Text_Generator|bcd~48_combout\ & ( \VGA_Generator|Text_Generator|bcd~50_combout\ ) ) # ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( !\VGA_Generator|Text_Generator|bcd~50_combout\ $ 
-- (score(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	datad => ALT_INV_score(3),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~51_combout\);

-- Location: MLABCELL_X15_Y43_N39
\VGA_Generator|Text_Generator|bcd~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~49_combout\ = ( \VGA_Generator|Text_Generator|bcd~48_combout\ & ( score(3) ) ) # ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( !score(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(3),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~49_combout\);

-- Location: MLABCELL_X15_Y43_N18
\VGA_Generator|Text_Generator|bcd~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~54_combout\ = ( \VGA_Generator|Text_Generator|bcd~49_combout\ & ( (!score(1) & ((!\VGA_Generator|Text_Generator|bcd~53_combout\ & (!\VGA_Generator|Text_Generator|bcd~51_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~53_combout\ & ((score(2)) # (\VGA_Generator|Text_Generator|bcd~51_combout\))))) # (score(1) & (!\VGA_Generator|Text_Generator|bcd~53_combout\ & (\VGA_Generator|Text_Generator|bcd~51_combout\ & !score(2)))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~49_combout\ & ( !score(1) $ (((!\VGA_Generator|Text_Generator|bcd~53_combout\ & (\VGA_Generator|Text_Generator|bcd~51_combout\ & score(2))) # (\VGA_Generator|Text_Generator|bcd~53_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~51_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101010010110100110101001011010000110101000101000011010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(1),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\,
	datad => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~54_combout\);

-- Location: LABCELL_X16_Y43_N42
\VGA_Generator|Text_Generator|bcd~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~47_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~41_combout\ & \VGA_Generator|Text_Generator|bcd~38_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ $ (((\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~38_combout\))))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~46_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\) # (\VGA_Generator|Text_Generator|bcd~42_combout\)))) ) 
-- ) ) # ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~38_combout\) # (\VGA_Generator|Text_Generator|bcd~41_combout\))))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~46_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\)) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~41_combout\))))) # (\VGA_Generator|Text_Generator|bcd~46_combout\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (!\VGA_Generator|Text_Generator|bcd~38_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001101001000100100010110101011001000001101010101100100100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~47_combout\);

-- Location: LABCELL_X16_Y43_N0
\VGA_Generator|Text_Generator|bcd~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~37_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~33_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~33_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~33_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~33_combout\) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010101101010000110101010000001101010000101011000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~37_combout\);

-- Location: LABCELL_X17_Y43_N36
\VGA_Generator|Text_Generator|bcd~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~40_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~23_combout\))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ 
-- & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ (((\VGA_Generator|Text_Generator|bcd~23_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~39_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\) # (\VGA_Generator|Text_Generator|bcd~22_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~29_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ (\VGA_Generator|Text_Generator|bcd~23_combout\))))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~22_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~22_combout\) # (\VGA_Generator|Text_Generator|bcd~31_combout\)))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\) # (\VGA_Generator|Text_Generator|bcd~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001111000100011011000001011010001001001100111100000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~40_combout\);

-- Location: MLABCELL_X15_Y43_N48
\rtl~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~77_combout\ = ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\) # ((!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|bcd~54_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( \VGA_Generator|Text_Generator|bcd~40_combout\ & 
-- ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|VGA|column[4]~5_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # 
-- (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|bcd~54_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & 
-- (!\VGA_Generator|VGA|column[4]~5_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~54_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|bcd~54_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \rtl~77_combout\);

-- Location: MLABCELL_X15_Y42_N12
\VGA_Generator|Text_Generator|ascii[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~9_combout\ = ( \rtl~77_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\) # 
-- (\VGA_Generator|Text_Generator|ascii[1]~8_combout\)))) ) ) # ( !\rtl~77_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|Text_Generator|ascii[1]~8_combout\ & \VGA_Generator|VGA|column[9]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000100010100000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~8_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \ALT_INV_rtl~77_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~9_combout\);

-- Location: MLABCELL_X15_Y42_N42
\VGA_Generator|Text_Generator|ascii[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~10_combout\ = ( \VGA_Generator|Text_Generator|ascii[1]~9_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~1_combout\) # (\VGA_Generator|Text_Generator|ascii[1]~6_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[1]~9_combout\ & ( ((\rtl~20_combout\ & (\VGA_Generator|VGA|column[8]~3_combout\ & \VGA_Generator|Text_Generator|Equal0~1_combout\))) # (\VGA_Generator|Text_Generator|ascii[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101011101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~6_combout\,
	datab => \ALT_INV_rtl~20_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~9_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~10_combout\);

-- Location: MLABCELL_X15_Y43_N21
\VGA_Generator|Text_Generator|rgb[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[15]~5_combout\ = ( \VGA_Generator|Text_Generator|Equal0~1_combout\ & ( \VGA_Generator|VGA|column[9]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[15]~5_combout\);

-- Location: LABCELL_X18_Y41_N39
\VGA_Generator|Text_Generator|Mux36~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~12_combout\ = ( \reg_message_id|dffs\(1) & ( (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & !\reg_message_id|dffs\(2)) ) ) # ( !\reg_message_id|dffs\(1) & ( (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & 
-- (\reg_message_id|dffs\(2) & !\reg_message_id|dffs\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000100010001000100000100000001000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \reg_message_id|ALT_INV_dffs\(0),
	datae => \reg_message_id|ALT_INV_dffs\(1),
	combout => \VGA_Generator|Text_Generator|Mux36~12_combout\);

-- Location: LABCELL_X12_Y40_N51
\VGA_Generator|Text_Generator|Mux36~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux36~13_combout\ = (!\reg_message_id|dffs\(0) & \VGA_Generator|Text_Generator|Mux36~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_message_id|ALT_INV_dffs\(0),
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux36~13_combout\);

-- Location: LABCELL_X12_Y40_N6
\rtl~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~22_combout\ = ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( \VGA_Generator|Text_Generator|Mux36~13_combout\ & ( ((!\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # 
-- (\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~12_combout\)))) # (\VGA_Generator|VGA|column[4]~5_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( \VGA_Generator|Text_Generator|Mux36~13_combout\ & ( 
-- (!\VGA_Generator|VGA|column[4]~5_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~12_combout\))))) # 
-- (\VGA_Generator|VGA|column[4]~5_combout\ & (((!\VGA_Generator|VGA|column[5]~6_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~13_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((!\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~12_combout\))))) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (((\VGA_Generator|VGA|column[5]~6_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~13_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux36~4_combout\)) # (\VGA_Generator|VGA|column[5]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux36~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~12_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux36~5_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~13_combout\,
	combout => \rtl~22_combout\);

-- Location: LABCELL_X18_Y41_N48
\rtl~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~23_combout\ = ( \VGA_Generator|Text_Generator|Mux36~10_combout\ & ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( ((!\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|Mux36~9_combout\)) # 
-- (\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|Mux36~12_combout\)))) # (\VGA_Generator|VGA|column[5]~6_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~10_combout\ & ( \VGA_Generator|Text_Generator|Mux36~5_combout\ & ( 
-- (!\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|Mux36~9_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\)))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (((\VGA_Generator|VGA|column[5]~6_combout\) # 
-- (\VGA_Generator|Text_Generator|Mux36~12_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux36~10_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & (((\VGA_Generator|VGA|column[5]~6_combout\)) 
-- # (\VGA_Generator|Text_Generator|Mux36~9_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (((\VGA_Generator|Text_Generator|Mux36~12_combout\ & !\VGA_Generator|VGA|column[5]~6_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux36~10_combout\ 
-- & ( !\VGA_Generator|Text_Generator|Mux36~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (\VGA_Generator|Text_Generator|Mux36~9_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux36~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux36~12_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux36~10_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~5_combout\,
	combout => \rtl~23_combout\);

-- Location: LABCELL_X12_Y40_N33
\VGA_Generator|Text_Generator|ascii[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[2]~11_combout\ = ( \rtl~74_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~6_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\ & !\reg_message_id|dffs\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \ALT_INV_rtl~74_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[2]~11_combout\);

-- Location: LABCELL_X12_Y40_N45
\VGA_Generator|Text_Generator|ascii[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[2]~12_combout\ = ( \VGA_Generator|Text_Generator|ascii[2]~11_combout\ & ( ((\VGA_Generator|VGA|column[7]~2_combout\ & \rtl~23_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[2]~11_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\ & ((\rtl~23_combout\)))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & 
-- (\rtl~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011001010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \ALT_INV_rtl~22_combout\,
	datad => \ALT_INV_rtl~23_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[2]~11_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[2]~12_combout\);

-- Location: LABCELL_X16_Y42_N0
\VGA_Generator|Text_Generator|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~3_combout\ = ( \VGA_Generator|VGA|Add1~0_combout\ & ( level(2) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[5]~0_combout\ & \VGA_Generator|VGA|Add1~1_combout\)) ) ) 
-- ) # ( !\VGA_Generator|VGA|Add1~0_combout\ & ( level(2) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[5]~0_combout\ & ((\VGA_Generator|VGA|Add1~1_combout\) # (\VGA_Generator|VGA|Add1~3_combout\)))) ) ) 
-- ) # ( \VGA_Generator|VGA|Add1~0_combout\ & ( !level(2) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[5]~0_combout\ & \VGA_Generator|VGA|Add1~1_combout\)) ) ) ) # ( !\VGA_Generator|VGA|Add1~0_combout\ & 
-- ( !level(2) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|column[5]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000101000000010000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_Add1~3_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	dataf => ALT_INV_level(2),
	combout => \VGA_Generator|Text_Generator|Mux4~3_combout\);

-- Location: LABCELL_X16_Y42_N54
\VGA_Generator|Text_Generator|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~7_combout\ = ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & !\VGA_Generator|VGA|column[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~7_combout\);

-- Location: LABCELL_X17_Y43_N30
\VGA_Generator|Text_Generator|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~4_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~23_combout\)) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ 
-- & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( !\VGA_Generator|Text_Generator|bcd~22_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~23_combout\ & ((\VGA_Generator|Text_Generator|bcd~39_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\) # (\VGA_Generator|Text_Generator|bcd~23_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & ((!\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~39_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~39_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101100001010010010000101110000111111100000011000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~4_combout\);

-- Location: MLABCELL_X15_Y43_N6
\VGA_Generator|Text_Generator|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~49_combout\ & ( (!score(1) & ((!\VGA_Generator|Text_Generator|bcd~51_combout\ & (!\VGA_Generator|Text_Generator|bcd~53_combout\ & score(2))) # 
-- (\VGA_Generator|Text_Generator|bcd~51_combout\ & ((!score(2)))))) # (score(1) & (!\VGA_Generator|Text_Generator|bcd~53_combout\ $ (((score(2)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~49_combout\ & ( (!score(1) & 
-- ((!\VGA_Generator|Text_Generator|bcd~51_combout\ & ((score(2)))) # (\VGA_Generator|Text_Generator|bcd~51_combout\ & (\VGA_Generator|Text_Generator|bcd~53_combout\ & !score(2))))) # (score(1) & (!\VGA_Generator|Text_Generator|bcd~53_combout\ $ 
-- (((score(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011010110001010001101011000101001110100100010100111010010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(1),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\,
	datad => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~6_combout\);

-- Location: LABCELL_X16_Y43_N21
\VGA_Generator|Text_Generator|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~5_combout\ = ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((\VGA_Generator|Text_Generator|bcd~36_combout\))) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ & !\VGA_Generator|Text_Generator|bcd~36_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & \VGA_Generator|Text_Generator|bcd~36_combout\)) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ 
-- & !\VGA_Generator|Text_Generator|bcd~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000001100001100000000110000110000110011000011000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~5_combout\);

-- Location: LABCELL_X16_Y42_N36
\VGA_Generator|Text_Generator|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~9_combout\ = ( !\VGA_Generator|VGA|column[7]~2_combout\ & ( (\VGA_Generator|VGA|column[5]~6_combout\ & (((\VGA_Generator|Text_Generator|Mux4~5_combout\ & (\VGA_Generator|VGA|column[6]~1_combout\))))) ) ) # ( 
-- \VGA_Generator|VGA|column[7]~2_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (((\VGA_Generator|Text_Generator|Mux4~4_combout\ & (!\VGA_Generator|VGA|column[6]~1_combout\))))) # (\VGA_Generator|VGA|column[5]~6_combout\ & 
-- ((!\VGA_Generator|VGA|Add1~0_combout\) # (((!\VGA_Generator|VGA|column[6]~1_combout\ & \VGA_Generator|Text_Generator|Mux4~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101010011100100010000000000000001010101111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~9_combout\);

-- Location: LABCELL_X16_Y43_N12
\VGA_Generator|Text_Generator|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~1_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (!\VGA_Generator|Text_Generator|bcd~38_combout\)))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (((\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~41_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\))))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~42_combout\)))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~42_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((\VGA_Generator|Text_Generator|bcd~46_combout\))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001011100001110000110101001001101001101000010010000101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~1_combout\);

-- Location: LABCELL_X13_Y39_N51
\VGA_Generator|VGA|column[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~9_combout\ = ( \VGA_Generator|VGA|column[5]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	combout => \VGA_Generator|VGA|column[4]~9_combout\);

-- Location: LABCELL_X16_Y43_N6
\VGA_Generator|Text_Generator|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~0_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\ $ 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\ & ((\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ $ 
-- (!\VGA_Generator|Text_Generator|bcd~33_combout\ $ (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ $ (\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ 
-- & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ 
-- & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ $ (\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\ $ 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~33_combout\ & ((\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001000111100100101000010100101000011100101001100001000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~0_combout\);

-- Location: LABCELL_X16_Y42_N6
\VGA_Generator|Text_Generator|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~2_combout\ = ( \VGA_Generator|VGA|Add1~1_combout\ & ( \VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (\VGA_Generator|VGA|column[4]~9_combout\ & ((!\VGA_Generator|VGA|Add1~0_combout\ & 
-- ((\VGA_Generator|VGA|Add1~3_combout\))) # (\VGA_Generator|VGA|Add1~0_combout\ & ((!\VGA_Generator|VGA|Add1~3_combout\) # (\VGA_Generator|Text_Generator|Mux4~1_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add1~1_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (\VGA_Generator|VGA|column[4]~9_combout\ & (!\VGA_Generator|VGA|Add1~0_combout\ $ (\VGA_Generator|VGA|Add1~3_combout\))) ) ) ) # ( \VGA_Generator|VGA|Add1~1_combout\ & ( 
-- !\VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (\VGA_Generator|VGA|column[4]~9_combout\ & (\VGA_Generator|VGA|Add1~3_combout\ & ((!\VGA_Generator|VGA|Add1~0_combout\) # (\VGA_Generator|Text_Generator|Mux4~1_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|VGA|Add1~1_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (\VGA_Generator|VGA|column[4]~9_combout\ & (!\VGA_Generator|VGA|Add1~0_combout\ $ (\VGA_Generator|VGA|Add1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000000000000110100001100000000110000001100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~3_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~2_combout\);

-- Location: LABCELL_X16_Y42_N48
\VGA_Generator|Text_Generator|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~8_combout\ = ( \VGA_Generator|Text_Generator|Mux4~9_combout\ & ( \VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\) # ((!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- (!\VGA_Generator|Text_Generator|Mux4~3_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & ((\VGA_Generator|Text_Generator|Mux4~7_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~9_combout\ & ( \VGA_Generator|Text_Generator|Mux4~2_combout\ & 
-- ( (!\VGA_Generator|VGA|column[4]~5_combout\ & ((!\VGA_Generator|Text_Generator|Mux4~3_combout\) # ((!\VGA_Generator|VGA|column[8]~3_combout\)))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (((\VGA_Generator|Text_Generator|Mux4~7_combout\ & 
-- \VGA_Generator|VGA|column[8]~3_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux4~9_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\ & (!\VGA_Generator|Text_Generator|Mux4~3_combout\ & 
-- ((\VGA_Generator|VGA|column[8]~3_combout\)))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (((!\VGA_Generator|VGA|column[8]~3_combout\) # (\VGA_Generator|Text_Generator|Mux4~7_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~9_combout\ & ( 
-- !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (!\VGA_Generator|Text_Generator|Mux4~3_combout\)) # (\VGA_Generator|VGA|column[4]~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux4~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001011001100111000101111001100100010111111111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~8_combout\);

-- Location: LABCELL_X13_Y40_N36
\VGA_Generator|Text_Generator|ascii[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[2]~13_combout\ = ( \VGA_Generator|Text_Generator|Mux4~8_combout\ & ( ((\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & \VGA_Generator|Text_Generator|ascii[2]~12_combout\)) # 
-- (\VGA_Generator|Text_Generator|rgb[15]~5_combout\) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~8_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & \VGA_Generator|Text_Generator|ascii[2]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[2]~12_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[2]~13_combout\);

-- Location: LABCELL_X13_Y39_N42
\VGA_Generator|Text_Generator|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux33~0_combout\ = ( !\reg_message_id|dffs\(0) & ( \reg_message_id|dffs\(2) & ( (!\reg_message_id|dffs\(1) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6))))) ) ) ) # ( \reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (!\reg_message_id|dffs\(1) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) # (\reg_message_id|dffs\(1) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) ) ) # ( !\reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (\reg_message_id|dffs\(1) & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010001000001100100000000101000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_message_id|ALT_INV_dffs\(1),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \reg_message_id|ALT_INV_dffs\(2),
	combout => \VGA_Generator|Text_Generator|Mux33~0_combout\);

-- Location: LABCELL_X13_Y39_N30
\VGA_Generator|Text_Generator|ascii[3]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~24_combout\ = ( \VGA_Generator|Text_Generator|Mux33~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux33~0_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~24_combout\);

-- Location: MLABCELL_X15_Y43_N9
\VGA_Generator|Text_Generator|ascii[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~17_combout\ = ( \VGA_Generator|Text_Generator|bcd~51_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~53_combout\ & (!score(1) & (\VGA_Generator|Text_Generator|bcd~49_combout\ & score(2)))) # 
-- (\VGA_Generator|Text_Generator|bcd~53_combout\ & (!\VGA_Generator|Text_Generator|bcd~49_combout\ $ (((!score(1) & !score(2)))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~51_combout\ & ( (!score(1) & (\VGA_Generator|Text_Generator|bcd~49_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~53_combout\) # (!score(2))))) # (score(1) & (!\VGA_Generator|Text_Generator|bcd~53_combout\ & (!\VGA_Generator|Text_Generator|bcd~49_combout\ $ (!score(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111001001000000011100100100000010010001110000001001000111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(1),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	datad => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~17_combout\);

-- Location: LABCELL_X17_Y43_N24
\VGA_Generator|Text_Generator|ascii[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~16_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (\VGA_Generator|Text_Generator|bcd~22_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~23_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~22_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~23_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ $ (!\VGA_Generator|Text_Generator|bcd~39_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~23_combout\))))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (((\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)))) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000011000010001111000000001100000000000000000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~16_combout\);

-- Location: LABCELL_X16_Y43_N36
\VGA_Generator|Text_Generator|ascii[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~14_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ & 
-- !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ $ 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~33_combout\ $ (\VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110000000010000100001010000101000010000100000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~14_combout\);

-- Location: LABCELL_X16_Y43_N30
\VGA_Generator|Text_Generator|ascii[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~15_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~41_combout\ $ (\VGA_Generator|Text_Generator|bcd~38_combout\)))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~46_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~42_combout\) # (\VGA_Generator|Text_Generator|bcd~46_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~41_combout\)) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & (\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\ $ (!\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000000010000101011001000010001010110000001000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~15_combout\);

-- Location: MLABCELL_X15_Y43_N24
\VGA_Generator|Text_Generator|ascii[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~18_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~14_combout\ & ( \VGA_Generator|Text_Generator|ascii[3]~15_combout\ & ( (!\VGA_Generator|VGA|column[4]~5_combout\) # ((!\VGA_Generator|VGA|column[5]~6_combout\ & 
-- ((\VGA_Generator|Text_Generator|ascii[3]~16_combout\))) # (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|ascii[3]~17_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~14_combout\ & ( 
-- \VGA_Generator|Text_Generator|ascii[3]~15_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (((\VGA_Generator|Text_Generator|ascii[3]~16_combout\ & \VGA_Generator|VGA|column[4]~5_combout\)))) # (\VGA_Generator|VGA|column[5]~6_combout\ & 
-- (((!\VGA_Generator|VGA|column[4]~5_combout\)) # (\VGA_Generator|Text_Generator|ascii[3]~17_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|ascii[3]~14_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~15_combout\ & ( 
-- (!\VGA_Generator|VGA|column[5]~6_combout\ & (((!\VGA_Generator|VGA|column[4]~5_combout\) # (\VGA_Generator|Text_Generator|ascii[3]~16_combout\)))) # (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|ascii[3]~17_combout\ & 
-- ((\VGA_Generator|VGA|column[4]~5_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~14_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~15_combout\ & ( (\VGA_Generator|VGA|column[4]~5_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\ & 
-- ((\VGA_Generator|Text_Generator|ascii[3]~16_combout\))) # (\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|Text_Generator|ascii[3]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~17_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~16_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~18_combout\);

-- Location: LABCELL_X13_Y40_N57
\VGA_Generator|Text_Generator|ascii[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~19_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~18_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ & \VGA_Generator|VGA|column[7]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~18_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~19_combout\);

-- Location: LABCELL_X16_Y42_N45
\VGA_Generator|Text_Generator|ascii[3]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~22_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & \VGA_Generator|VGA|column[6]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~22_combout\);

-- Location: LABCELL_X16_Y43_N51
\VGA_Generator|Text_Generator|ascii[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~20_combout\ = ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~36_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~33_combout\ & \VGA_Generator|Text_Generator|bcd~36_combout\)) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010000000000110001000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~20_combout\);

-- Location: LABCELL_X16_Y42_N57
\VGA_Generator|Text_Generator|ascii[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~21_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|column[4]~9_combout\ & (\VGA_Generator|VGA|column[8]~3_combout\)) # (\VGA_Generator|VGA|column[4]~9_combout\ & 
-- ((!\VGA_Generator|VGA|Add1~1_combout\ & ((\VGA_Generator|VGA|Add1~0_combout\))) # (\VGA_Generator|VGA|Add1~1_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ & !\VGA_Generator|VGA|Add1~0_combout\)))) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[4]~9_combout\) # ((!\VGA_Generator|VGA|Add1~1_combout\ & \VGA_Generator|VGA|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000100010101010000010001010101001011000101010100101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Text_Generator|ascii[3]~21_combout\);

-- Location: LABCELL_X16_Y42_N42
\VGA_Generator|Text_Generator|ascii[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~23_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( (!\VGA_Generator|Text_Generator|ascii[3]~21_combout\ & ((!\VGA_Generator|Text_Generator|ascii[3]~22_combout\) # 
-- (!\VGA_Generator|Text_Generator|ascii[3]~20_combout\))) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~22_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~20_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~21_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~23_combout\);

-- Location: LABCELL_X13_Y40_N39
\VGA_Generator|Text_Generator|ascii[3]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~25_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~23_combout\ & ( (!\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & (\VGA_Generator|Text_Generator|rgb[15]~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|ascii[3]~19_combout\)))) # (\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & (((\VGA_Generator|Text_Generator|rgb[15]~5_combout\ & \VGA_Generator|Text_Generator|ascii[3]~19_combout\)) # 
-- (\VGA_Generator|Text_Generator|ascii[3]~24_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~23_combout\ & ( ((\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & \VGA_Generator|Text_Generator|ascii[3]~24_combout\)) # 
-- (\VGA_Generator|Text_Generator|rgb[15]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~24_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~19_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~23_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~25_combout\);

-- Location: LABCELL_X13_Y39_N0
\VGA_Generator|Text_Generator|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|column[4]~9_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & \VGA_Generator|VGA|column[4]~9_combout\)) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|column[4]~9_combout\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & (\VGA_Generator|VGA|column[4]~9_combout\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000011100000010000000100000011100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|Text_Generator|Mux2~0_combout\);

-- Location: LABCELL_X18_Y41_N0
\VGA_Generator|Text_Generator|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux32~3_combout\ = ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( (\VGA_Generator|VGA|column[4]~5_combout\ & (!\reg_message_id|dffs\(2) & (!\VGA_Generator|Text_Generator|Mux36~3_combout\ & (!\reg_message_id|dffs\(1) & 
-- \reg_message_id|dffs\(0))))) ) ) # ( \VGA_Generator|VGA|column[5]~6_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~0_combout\ & ((!\VGA_Generator|VGA|column[4]~5_combout\ & (!\reg_message_id|dffs\(2) & ((\reg_message_id|dffs\(0)) # 
-- (\reg_message_id|dffs\(1))))) # (\VGA_Generator|VGA|column[4]~5_combout\ & (!\reg_message_id|dffs\(1) & (!\reg_message_id|dffs\(2) $ (!\reg_message_id|dffs\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000010000100001000000000000000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(1),
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \reg_message_id|ALT_INV_dffs\(0),
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux32~3_combout\);

-- Location: LABCELL_X18_Y41_N33
\VGA_Generator|Text_Generator|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux32~0_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!\reg_message_id|dffs\(2) & (!\reg_message_id|dffs\(0) $ (!\reg_message_id|dffs\(1)))) ) ) # ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( 
-- (!\reg_message_id|dffs\(1) & (!\reg_message_id|dffs\(0) $ (!\reg_message_id|dffs\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000000000001111000000000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_message_id|ALT_INV_dffs\(0),
	datac => \reg_message_id|ALT_INV_dffs\(2),
	datad => \reg_message_id|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux32~0_combout\);

-- Location: LABCELL_X18_Y41_N30
\VGA_Generator|Text_Generator|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux32~1_combout\ = ( !\VGA_Generator|VGA|column[7]~2_combout\ & ( (\VGA_Generator|Text_Generator|Mux36~0_combout\ & (\VGA_Generator|Text_Generator|Mux32~0_combout\ & \VGA_Generator|VGA|column[5]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux36~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux32~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux32~1_combout\);

-- Location: LABCELL_X13_Y40_N24
\VGA_Generator|Text_Generator|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux32~2_combout\ = ( \rtl~74_combout\ & ( \VGA_Generator|Text_Generator|Mux36~6_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|Text_Generator|Mux32~3_combout\ & 
-- (\VGA_Generator|VGA|column[7]~2_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux32~1_combout\) # (\VGA_Generator|VGA|column[7]~2_combout\)))) ) ) ) # ( !\rtl~74_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux36~6_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|Text_Generator|Mux32~3_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|Mux32~1_combout\)))) ) ) ) # ( \rtl~74_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~6_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|Text_Generator|Mux32~3_combout\ & 
-- (\VGA_Generator|VGA|column[7]~2_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux32~1_combout\)))) ) ) ) # ( !\rtl~74_combout\ & ( !\VGA_Generator|Text_Generator|Mux36~6_combout\ & ( 
-- (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|Text_Generator|Mux32~3_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux32~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011100000100001101110000011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux32~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux32~1_combout\,
	datae => \ALT_INV_rtl~74_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux36~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux32~2_combout\);

-- Location: LABCELL_X13_Y40_N42
\VGA_Generator|Text_Generator|ascii[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[4]~26_combout\ = ( \VGA_Generator|Text_Generator|Mux32~2_combout\ & ( ((\VGA_Generator|Text_Generator|rgb[15]~5_combout\ & \VGA_Generator|Text_Generator|Mux2~0_combout\)) # 
-- (\VGA_Generator|Text_Generator|ascii[4]~0_combout\) ) ) # ( !\VGA_Generator|Text_Generator|Mux32~2_combout\ & ( (\VGA_Generator|Text_Generator|rgb[15]~5_combout\ & \VGA_Generator|Text_Generator|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux32~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[4]~26_combout\);

-- Location: LABCELL_X17_Y42_N54
\VGA_Generator|Text_Generator|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~1_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( life(2) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( life(2) & ( (!\VGA_Generator|VGA|column[7]~2_combout\) # ((!life(1) & 
-- ((!\VGA_Generator|VGA|column[4]~5_combout\) # (life(0))))) ) ) ) # ( \VGA_Generator|VGA|column[5]~6_combout\ & ( !life(2) & ( (!life(1)) # ((!\VGA_Generator|VGA|column[4]~5_combout\) # ((life(0)) # (\VGA_Generator|VGA|column[7]~2_combout\))) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[5]~6_combout\ & ( !life(2) & ( !\VGA_Generator|VGA|column[7]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111011111111111111111000111110101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => ALT_INV_life(0),
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => ALT_INV_life(2),
	combout => \VGA_Generator|Text_Generator|Mux1~1_combout\);

-- Location: LABCELL_X17_Y42_N48
\VGA_Generator|Text_Generator|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~0_combout\ = ( life(0) & ( life(2) ) ) # ( !life(0) & ( life(2) & ( (!life(1)) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) # ((!\VGA_Generator|VGA|column[4]~9_combout\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) ) ) ) # ( life(0) & ( !life(2) & ( (!life(1) & ((!\VGA_Generator|VGA|column[4]~9_combout\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) $ 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) ) ) # ( !life(0) & ( !life(2) & ( (!life(1) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & (\VGA_Generator|VGA|column[4]~9_combout\ & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010101010001010001011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => ALT_INV_life(0),
	dataf => ALT_INV_life(2),
	combout => \VGA_Generator|Text_Generator|Mux1~0_combout\);

-- Location: LABCELL_X17_Y42_N0
\VGA_Generator|Text_Generator|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~2_combout\ = ( !\VGA_Generator|VGA|column[6]~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|VGA|column[8]~3_combout\ & (((\VGA_Generator|VGA|column[5]~6_combout\ & 
-- \VGA_Generator|VGA|column[4]~5_combout\))))) # (\VGA_Generator|VGA|column[7]~2_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # ((\VGA_Generator|Text_Generator|Mux1~0_combout\)))) ) ) # ( \VGA_Generator|VGA|column[6]~1_combout\ & ( 
-- (!\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[7]~2_combout\ & (((\VGA_Generator|VGA|column[4]~5_combout\) # (\VGA_Generator|VGA|column[5]~6_combout\)))) # (\VGA_Generator|VGA|column[7]~2_combout\ & 
-- (((!\VGA_Generator|VGA|column[5]~6_combout\)))))) # (\VGA_Generator|VGA|column[8]~3_combout\ & (((\VGA_Generator|Text_Generator|Mux1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010101000101010001111000101101000101011001111100111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux1~2_combout\);

-- Location: LABCELL_X12_Y40_N27
\VGA_Generator|Text_Generator|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux31~1_combout\ = ( !\reg_message_id|dffs\(0) & ( \reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\ & !\reg_message_id|dffs\(1))) ) ) ) # ( 
-- \reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (\reg_message_id|dffs\(1) & ((!\VGA_Generator|VGA|column[7]~2_combout\) # (!\VGA_Generator|VGA|column[4]~5_combout\)))) # 
-- (\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\)) ) ) ) # ( !\reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & \reg_message_id|dffs\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001000101110101000100010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datad => \reg_message_id|ALT_INV_dffs\(1),
	datae => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \reg_message_id|ALT_INV_dffs\(2),
	combout => \VGA_Generator|Text_Generator|Mux31~1_combout\);

-- Location: LABCELL_X12_Y40_N54
\VGA_Generator|Text_Generator|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux31~0_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( \reg_message_id|dffs\(1) & ( (\VGA_Generator|VGA|column[7]~2_combout\ & !\reg_message_id|dffs\(2)) ) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( 
-- \reg_message_id|dffs\(1) & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (!\reg_message_id|dffs\(2) & ((!\reg_message_id|dffs\(0)) # (\VGA_Generator|VGA|column[4]~5_combout\)))) ) ) ) # ( \VGA_Generator|VGA|column[5]~6_combout\ & ( 
-- !\reg_message_id|dffs\(1) & ( (\VGA_Generator|VGA|column[7]~2_combout\ & ((!\reg_message_id|dffs\(2) & (\reg_message_id|dffs\(0) & !\VGA_Generator|VGA|column[4]~5_combout\)) # (\reg_message_id|dffs\(2) & (!\reg_message_id|dffs\(0))))) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[5]~6_combout\ & ( !\reg_message_id|dffs\(1) & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (!\reg_message_id|dffs\(2) $ (!\reg_message_id|dffs\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001000001000000010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \reg_message_id|ALT_INV_dffs\(2),
	datac => \reg_message_id|ALT_INV_dffs\(0),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \reg_message_id|ALT_INV_dffs\(1),
	combout => \VGA_Generator|Text_Generator|Mux31~0_combout\);

-- Location: LABCELL_X16_Y40_N54
\VGA_Generator|Text_Generator|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux31~2_combout\ = ( \VGA_Generator|Text_Generator|Mux31~0_combout\ & ( (!\VGA_Generator|Text_Generator|Mux31~1_combout\ & \VGA_Generator|VGA|column[6]~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|Mux31~0_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|Mux31~1_combout\) # (!\VGA_Generator|VGA|column[6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux31~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux31~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux31~2_combout\);

-- Location: LABCELL_X16_Y40_N0
\VGA_Generator|Text_Generator|ascii[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[5]~31_combout\ = ( !\VGA_Generator|Text_Generator|Equal0~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~4_combout\) # ((!\VGA_Generator|Text_Generator|Equal1~0_combout\) # (((!\VGA_Generator|VGA|column[8]~3_combout\) # 
-- (!\VGA_Generator|Text_Generator|Equal0~0_combout\)) # (\VGA_Generator|Text_Generator|Mux31~2_combout\))) ) ) # ( \VGA_Generator|Text_Generator|Equal0~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~4_combout\) # 
-- (((\VGA_Generator|Text_Generator|Mux1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111101011111010111111111111111011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux31~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[5]~31_combout\);

-- Location: LABCELL_X12_Y40_N24
\VGA_Generator|Text_Generator|ascii[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~27_combout\ = ( !\reg_message_id|dffs\(0) & ( \reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\ & !\reg_message_id|dffs\(1))) ) ) ) # ( 
-- \reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (\reg_message_id|dffs\(1) & ((!\VGA_Generator|VGA|column[7]~2_combout\) # (!\VGA_Generator|VGA|column[4]~5_combout\)))) # 
-- (\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\)) ) ) ) # ( !\reg_message_id|dffs\(0) & ( !\reg_message_id|dffs\(2) & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & \reg_message_id|dffs\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001011100010101000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \reg_message_id|ALT_INV_dffs\(1),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datae => \reg_message_id|ALT_INV_dffs\(0),
	dataf => \reg_message_id|ALT_INV_dffs\(2),
	combout => \VGA_Generator|Text_Generator|ascii[6]~27_combout\);

-- Location: LABCELL_X12_Y40_N48
\rtl~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~78_combout\ = ( \reg_message_id|dffs\(2) & ( (!\reg_message_id|dffs\(0) & !\reg_message_id|dffs\(1)) ) ) # ( !\reg_message_id|dffs\(2) & ( (!\reg_message_id|dffs\(0) & (((\reg_message_id|dffs\(1))))) # (\reg_message_id|dffs\(0) & 
-- ((!\VGA_Generator|VGA|column[4]~5_combout\ & ((!\reg_message_id|dffs\(1)) # (\VGA_Generator|VGA|column[5]~6_combout\))) # (\VGA_Generator|VGA|column[4]~5_combout\ & ((!\VGA_Generator|VGA|column[5]~6_combout\) # (\reg_message_id|dffs\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101101001111010110110100111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_message_id|ALT_INV_dffs\(0),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => \reg_message_id|ALT_INV_dffs\(1),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \reg_message_id|ALT_INV_dffs\(2),
	combout => \rtl~78_combout\);

-- Location: LABCELL_X12_Y40_N15
\VGA_Generator|Text_Generator|ascii[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~28_combout\ = ( \rtl~78_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\ & 
-- ((\VGA_Generator|Text_Generator|ascii[6]~27_combout\))) ) ) # ( !\rtl~78_combout\ & ( (\VGA_Generator|Text_Generator|ascii[6]~27_combout\ & \VGA_Generator|VGA|column[6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~27_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \ALT_INV_rtl~78_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[6]~28_combout\);

-- Location: LABCELL_X13_Y39_N6
\VGA_Generator|Text_Generator|ascii[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~29_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|column[4]~9_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & \VGA_Generator|VGA|column[4]~9_combout\) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|column[4]~9_combout\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|column[4]~9_combout\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011100000101000001010000010100000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|Text_Generator|ascii[6]~29_combout\);

-- Location: LABCELL_X13_Y40_N45
\VGA_Generator|Text_Generator|ascii[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~30_combout\ = ( \VGA_Generator|Text_Generator|ascii[6]~29_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & (\VGA_Generator|Text_Generator|ascii[6]~28_combout\ & 
-- !\VGA_Generator|Text_Generator|Mux36~3_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|ascii[6]~29_combout\ & ( ((\VGA_Generator|Text_Generator|ascii[4]~0_combout\ & (\VGA_Generator|Text_Generator|ascii[6]~28_combout\ & 
-- !\VGA_Generator|Text_Generator|Mux36~3_combout\))) # (\VGA_Generator|Text_Generator|rgb[15]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110011001101110011001100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux36~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~29_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[6]~30_combout\);

-- Location: M10K_X14_Y40_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211",
	mem_init3 => "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000",
	mem_init2 => "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002",
	mem_init1 => "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C",
	mem_init0 => "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: FF_X12_Y41_N4
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y41_N33
\VGA_Generator|VGA|column[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[1]~10_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|column[5]~0_combout\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|column[1]~10_combout\);

-- Location: FF_X13_Y41_N34
\VGA_Generator|reg1|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|column[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(0));

-- Location: FF_X12_Y41_N7
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y41_N30
\VGA_Generator|VGA|column[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[2]~8_combout\ = ((!\VGA_Generator|VGA|column[5]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]~DUPLICATE_q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|column[2]~8_combout\);

-- Location: FF_X13_Y41_N56
\VGA_Generator|reg1|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[2]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(1));

-- Location: M10K_X14_Y41_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084",
	mem_init3 => "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000",
	mem_init2 => "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B",
	mem_init1 => "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433",
	mem_init0 => "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y41_N54
\VGA_Generator|CharacterROM|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~4_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & (((!\VGA_Generator|reg1|dffs\(0) & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\)) # (\VGA_Generator|reg1|dffs\(0) & 
-- ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\)))))) # (\VGA_Generator|reg1|dffs\(2) & ((((\VGA_Generator|reg1|dffs\(0)))))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|reg1|dffs\(0) & 
-- (((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\)))) # (\VGA_Generator|reg1|dffs\(0) & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\)))) # (\VGA_Generator|reg1|dffs\(2) & 
-- ((((\VGA_Generator|reg1|dffs\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datab => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \VGA_Generator|reg1|ALT_INV_dffs\(0),
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \VGA_Generator|CharacterROM|Mux0~4_combout\);

-- Location: LABCELL_X13_Y41_N0
\VGA_Generator|CharacterROM|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~0_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & (\VGA_Generator|CharacterROM|Mux0~4_combout\)) # (\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & 
-- (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\)) # (\VGA_Generator|CharacterROM|Mux0~4_combout\ & (((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\)))))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( 
-- (!\VGA_Generator|reg1|dffs\(2) & (\VGA_Generator|CharacterROM|Mux0~4_combout\)) # (\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\)) # 
-- (\VGA_Generator|CharacterROM|Mux0~4_combout\ & (((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datab => \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\,
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datad => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \VGA_Generator|CharacterROM|Mux0~0_combout\);

-- Location: LABCELL_X13_Y40_N15
\VGA_Generator|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~2_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( paddle_col(6) & ( (\VGA_Generator|VGA|column[5]~0_combout\ & (!\VGA_Generator|VGA|LessThan2~0_combout\ $ 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)))) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(6) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(6) 
-- & ( (!\VGA_Generator|VGA|column[5]~0_combout\) # (!\VGA_Generator|VGA|LessThan2~0_combout\ $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111010111111111111111101010000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => ALT_INV_paddle_col(6),
	combout => \VGA_Generator|LessThan10~2_combout\);

-- Location: LABCELL_X18_Y38_N24
\VGA_Generator|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( paddle_col(1) & ( (\VGA_Generator|VGA|column[5]~0_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & paddle_col(0)))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(1) & ( (\VGA_Generator|VGA|column[5]~0_combout\ & 
-- (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & paddle_col(0))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000101000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => ALT_INV_paddle_col(0),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => ALT_INV_paddle_col(1),
	combout => \VGA_Generator|LessThan10~0_combout\);

-- Location: LABCELL_X17_Y39_N0
\VGA_Generator|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~1_combout\ = ( \VGA_Generator|VGA|column[5]~6_combout\ & ( \VGA_Generator|LessThan10~0_combout\ & ( (!paddle_col(3) & ((!\VGA_Generator|VGA|column[6]~1_combout\) # (paddle_col(2)))) # (paddle_col(3) & 
-- (!\VGA_Generator|VGA|column[6]~1_combout\ & paddle_col(2))) ) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( \VGA_Generator|LessThan10~0_combout\ & ( (!paddle_col(3)) # (!\VGA_Generator|VGA|column[6]~1_combout\) ) ) ) # ( 
-- \VGA_Generator|VGA|column[5]~6_combout\ & ( !\VGA_Generator|LessThan10~0_combout\ & ( (!paddle_col(3) & !\VGA_Generator|VGA|column[6]~1_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[5]~6_combout\ & ( !\VGA_Generator|LessThan10~0_combout\ & ( 
-- (!paddle_col(3) & ((!\VGA_Generator|VGA|column[6]~1_combout\) # (paddle_col(2)))) # (paddle_col(3) & (!\VGA_Generator|VGA|column[6]~1_combout\ & paddle_col(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110100010001000100011101110111011101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(3),
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => ALT_INV_paddle_col(2),
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan10~0_combout\,
	combout => \VGA_Generator|LessThan10~1_combout\);

-- Location: LABCELL_X19_Y40_N18
\VGA_Generator|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~3_combout\ = ( paddle_col(5) & ( \VGA_Generator|LessThan10~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (!\VGA_Generator|LessThan10~2_combout\ & ((!\VGA_Generator|VGA|column[7]~2_combout\) # (paddle_col(4))))) ) ) ) 
-- # ( !paddle_col(5) & ( \VGA_Generator|LessThan10~1_combout\ & ( (!\VGA_Generator|LessThan10~2_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # ((!\VGA_Generator|VGA|column[7]~2_combout\) # (paddle_col(4))))) ) ) ) # ( paddle_col(5) & ( 
-- !\VGA_Generator|LessThan10~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & (paddle_col(4) & !\VGA_Generator|LessThan10~2_combout\))) ) ) ) # ( !paddle_col(5) & ( !\VGA_Generator|LessThan10~1_combout\ 
-- & ( (!\VGA_Generator|LessThan10~2_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # ((!\VGA_Generator|VGA|column[7]~2_combout\ & paddle_col(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111000000000000010000000000011101111000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => ALT_INV_paddle_col(4),
	datad => \VGA_Generator|ALT_INV_LessThan10~2_combout\,
	datae => ALT_INV_paddle_col(5),
	dataf => \VGA_Generator|ALT_INV_LessThan10~1_combout\,
	combout => \VGA_Generator|LessThan10~3_combout\);

-- Location: LABCELL_X17_Y41_N0
\VGA_Generator|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan4~0_combout\ = ( \VGA_Generator|VGA|Add0~37_sumout\ & ( \VGA_Generator|VGA|Add0~33_sumout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & \VGA_Generator|VGA|blanking~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( 
-- \VGA_Generator|VGA|Add0~33_sumout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & \VGA_Generator|VGA|blanking~0_combout\) ) ) ) # ( \VGA_Generator|VGA|Add0~37_sumout\ & ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & 
-- \VGA_Generator|VGA|blanking~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & ((!\VGA_Generator|VGA|Add0~21_sumout\) # ((!\VGA_Generator|VGA|Add0~25_sumout\ & 
-- !\VGA_Generator|VGA|Add0~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	combout => \VGA_Generator|LessThan4~0_combout\);

-- Location: LABCELL_X17_Y41_N36
\VGA_Generator|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan9~0_combout\ = ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (!\VGA_Generator|VGA|Add0~25_sumout\ & (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ & 
-- !\VGA_Generator|VGA|Add0~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|LessThan9~0_combout\);

-- Location: LABCELL_X18_Y40_N24
\VGA_Generator|r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~1_combout\ = ( paddle_col(6) & ( \VGA_Generator|VGA|Add0~21_sumout\ & ( (!\VGA_Generator|VGA|column[9]~4_combout\ & (\VGA_Generator|LessThan4~0_combout\ & !\VGA_Generator|LessThan9~0_combout\)) ) ) ) # ( !paddle_col(6) & ( 
-- \VGA_Generator|VGA|Add0~21_sumout\ & ( (\VGA_Generator|LessThan4~0_combout\ & !\VGA_Generator|LessThan9~0_combout\) ) ) ) # ( paddle_col(6) & ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( (!\VGA_Generator|VGA|column[9]~4_combout\ & 
-- (\VGA_Generator|LessThan4~0_combout\ & (!\VGA_Generator|VGA|blanking~0_combout\ & !\VGA_Generator|LessThan9~0_combout\))) ) ) ) # ( !paddle_col(6) & ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( (\VGA_Generator|LessThan4~0_combout\ & 
-- (!\VGA_Generator|VGA|blanking~0_combout\ & !\VGA_Generator|LessThan9~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001000000000000000110011000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|ALT_INV_LessThan4~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datad => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	datae => ALT_INV_paddle_col(6),
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	combout => \VGA_Generator|r~1_combout\);

-- Location: LABCELL_X19_Y40_N27
\VGA_Generator|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add4~0_combout\ = ( paddle_col(4) & ( !paddle_col(6) $ (paddle_col(5)) ) ) # ( !paddle_col(4) & ( paddle_col(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_paddle_col(6),
	datad => ALT_INV_paddle_col(5),
	dataf => ALT_INV_paddle_col(4),
	combout => \VGA_Generator|Add4~0_combout\);

-- Location: LABCELL_X16_Y40_N27
\VGA_Generator|Output_RGB~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~7_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ & ( \VGA_Generator|VGA|row[3]~1_combout\ & ( !\VGA_Generator|VGA|row[4]~0_combout\ $ (\counter_ball_row|auto_generated|counter_reg_bit\(1)) ) ) ) # ( 
-- !\counter_ball_row|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|row[3]~1_combout\ & ( !\VGA_Generator|VGA|row[4]~0_combout\ $ (\counter_ball_row|auto_generated|counter_reg_bit\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000000000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datae => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[3]~1_combout\,
	combout => \VGA_Generator|Output_RGB~7_combout\);

-- Location: LABCELL_X16_Y40_N12
\VGA_Generator|Output_RGB~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~1_combout\ = ( \counter_ball_row|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|blanking~0_combout\ & (\VGA_Generator|VGA|Add0~25_sumout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ $ 
-- (\counter_ball_row|auto_generated|counter_reg_bit\(5))))) ) ) # ( !\counter_ball_row|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|blanking~0_combout\ & (((!\counter_ball_row|auto_generated|counter_reg_bit\(5))))) # 
-- (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~25_sumout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ $ (\counter_ball_row|auto_generated|counter_reg_bit\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000010000111010100001000000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datad => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Output_RGB~1_combout\);

-- Location: LABCELL_X16_Y40_N42
\VGA_Generator|Output_RGB~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~2_combout\ = ( \VGA_Generator|VGA|blanking~0_combout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ & (!\VGA_Generator|VGA|Add0~37_sumout\ $ 
-- (\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\))) ) ) ) # ( !\VGA_Generator|VGA|blanking~0_combout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ & 
-- !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\) ) ) ) # ( \VGA_Generator|VGA|blanking~0_combout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (!\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ & 
-- (!\VGA_Generator|VGA|Add0~37_sumout\ $ (\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\))) ) ) ) # ( !\VGA_Generator|VGA|blanking~0_combout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( 
-- (\counter_ball_row|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ & !\counter_ball_row|auto_generated|counter_reg_bit[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000100100001001000000110000001100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datab => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|Output_RGB~2_combout\);

-- Location: LABCELL_X17_Y40_N24
\VGA_Generator|Output_RGB~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~3_combout\ = ( \VGA_Generator|VGA|column[6]~1_combout\ & ( (\counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|column[4]~5_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(1)))) ) ) # ( 
-- !\VGA_Generator|VGA|column[6]~1_combout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|column[4]~5_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	combout => \VGA_Generator|Output_RGB~3_combout\);

-- Location: LABCELL_X17_Y40_N27
\VGA_Generator|Output_RGB~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~5_combout\ = ( \counter_ball_col|auto_generated|counter_reg_bit\(2) & ( (\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(4)))) ) ) # ( 
-- !\counter_ball_col|auto_generated|counter_reg_bit\(2) & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \VGA_Generator|Output_RGB~5_combout\);

-- Location: LABCELL_X17_Y40_N30
\VGA_Generator|Output_RGB~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~4_combout\ = ( \VGA_Generator|VGA|column[9]~4_combout\ & ( (!\counter_ball_col|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|column[3]~7_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(0)))) ) ) # ( 
-- !\VGA_Generator|VGA|column[9]~4_combout\ & ( (\counter_ball_col|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|column[3]~7_combout\ $ (\counter_ball_col|auto_generated|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001001000100001000110001000010001001000100001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[3]~7_combout\,
	datab => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	combout => \VGA_Generator|Output_RGB~4_combout\);

-- Location: LABCELL_X17_Y40_N48
\VGA_Generator|Output_RGB~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~6_combout\ = ( \VGA_Generator|Output_RGB~5_combout\ & ( \VGA_Generator|Output_RGB~4_combout\ & ( (\VGA_Generator|Output_RGB~3_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ $ 
-- (\counter_ball_col|auto_generated|counter_reg_bit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~3_combout\,
	datad => \counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datae => \VGA_Generator|ALT_INV_Output_RGB~5_combout\,
	dataf => \VGA_Generator|ALT_INV_Output_RGB~4_combout\,
	combout => \VGA_Generator|Output_RGB~6_combout\);

-- Location: LABCELL_X16_Y40_N18
\VGA_Generator|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal9~0_combout\ = ( \VGA_Generator|VGA|Add0~21_sumout\ & ( !\counter_ball_row|auto_generated|counter_reg_bit\(6) ) ) # ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( !\counter_ball_row|auto_generated|counter_reg_bit\(6) $ 
-- (\VGA_Generator|VGA|blanking~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	combout => \VGA_Generator|Equal9~0_combout\);

-- Location: LABCELL_X16_Y40_N21
\VGA_Generator|Output_RGB~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~8_combout\ = ( !\VGA_Generator|Equal9~0_combout\ & ( (\VGA_Generator|Output_RGB~7_combout\ & (\VGA_Generator|Output_RGB~1_combout\ & (\VGA_Generator|Output_RGB~2_combout\ & \VGA_Generator|Output_RGB~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~7_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~2_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB~6_combout\,
	dataf => \VGA_Generator|ALT_INV_Equal9~0_combout\,
	combout => \VGA_Generator|Output_RGB~8_combout\);

-- Location: LABCELL_X19_Y40_N24
\VGA_Generator|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan11~0_combout\ = ( \VGA_Generator|LessThan10~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # (!paddle_col(4) $ (paddle_col(5))))) # (\VGA_Generator|VGA|column[7]~2_combout\ & 
-- ((!paddle_col(5) & (!paddle_col(4))) # (paddle_col(5) & ((!\VGA_Generator|VGA|column[8]~3_combout\))))) ) ) # ( !\VGA_Generator|LessThan10~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\ & ((!paddle_col(5) & (!paddle_col(4))) # (paddle_col(5) & 
-- ((!\VGA_Generator|VGA|column[8]~3_combout\))))) # (\VGA_Generator|VGA|column[7]~2_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ & (!paddle_col(4) $ (paddle_col(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100011010000101010001101000011101010111101001110101011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(4),
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datad => ALT_INV_paddle_col(5),
	dataf => \VGA_Generator|ALT_INV_LessThan10~1_combout\,
	combout => \VGA_Generator|LessThan11~0_combout\);

-- Location: LABCELL_X19_Y40_N48
\VGA_Generator|b[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~0_combout\ = ( !\VGA_Generator|Output_RGB~8_combout\ & ( \VGA_Generator|LessThan11~0_combout\ & ( ((!\VGA_Generator|r~1_combout\) # ((!\VGA_Generator|Add4~0_combout\ & !\VGA_Generator|VGA|column[9]~4_combout\))) # 
-- (\VGA_Generator|LessThan10~3_combout\) ) ) ) # ( !\VGA_Generator|Output_RGB~8_combout\ & ( !\VGA_Generator|LessThan11~0_combout\ & ( ((!\VGA_Generator|r~1_combout\) # ((!\VGA_Generator|Add4~0_combout\) # (!\VGA_Generator|VGA|column[9]~4_combout\))) # 
-- (\VGA_Generator|LessThan10~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101000000000000000011111101110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_LessThan10~3_combout\,
	datab => \VGA_Generator|ALT_INV_r~1_combout\,
	datac => \VGA_Generator|ALT_INV_Add4~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan11~0_combout\,
	combout => \VGA_Generator|b[7]~0_combout\);

-- Location: LABCELL_X13_Y39_N27
\VGA_Generator|VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan3~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|LessThan3~0_combout\);

-- Location: LABCELL_X13_Y41_N12
\VGA_Generator|VGA|blanking~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~1_combout\ = ( \VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & 
-- (!\VGA_Generator|VGA|LessThan3~0_combout\ & \VGA_Generator|VGA|blanking~0_combout\))) ) ) # ( !\VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|blanking~0_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)) # (!\VGA_Generator|VGA|LessThan3~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101000000000001010100000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	combout => \VGA_Generator|VGA|blanking~1_combout\);

-- Location: LABCELL_X17_Y40_N36
\VGA_Generator|Output_RGB:block_index[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~1_combout\ = ( \VGA_Generator|VGA|column[6]~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~4_combout\ & \VGA_Generator|VGA|column[8]~3_combout\) ) ) # ( !\VGA_Generator|VGA|column[6]~1_combout\ & ( 
-- (!\VGA_Generator|VGA|column[9]~4_combout\ & (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\rtl~74_combout\) # (\VGA_Generator|VGA|column[7]~2_combout\)))) # (\VGA_Generator|VGA|column[9]~4_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ & 
-- (\rtl~74_combout\ & !\VGA_Generator|VGA|column[7]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100010001001000010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datac => \ALT_INV_rtl~74_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~1_combout\);

-- Location: LABCELL_X16_Y42_N30
\VGA_Generator|Output_RGB~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~0_combout\ = ( \VGA_Generator|LessThan4~0_combout\ & ( \VGA_Generator|LessThan9~0_combout\ & ( ((!\VGA_Generator|VGA|Add0~21_sumout\ & \VGA_Generator|VGA|blanking~0_combout\)) # 
-- (\VGA_Generator|Output_RGB:block_index[2]~1_combout\) ) ) ) # ( !\VGA_Generator|LessThan4~0_combout\ & ( \VGA_Generator|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & \VGA_Generator|VGA|blanking~0_combout\) ) ) ) # ( 
-- \VGA_Generator|LessThan4~0_combout\ & ( !\VGA_Generator|LessThan9~0_combout\ & ( \VGA_Generator|Output_RGB:block_index[2]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111100000011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datae => \VGA_Generator|ALT_INV_LessThan4~0_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|Output_RGB~0_combout\);

-- Location: MLABCELL_X15_Y42_N6
\VGA_Generator|Text_Generator|rgb[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~1_combout\ = ( \VGA_Generator|VGA|column[8]~3_combout\ & ( \VGA_Generator|Text_Generator|ascii[4]~0_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\ & 
-- (\VGA_Generator|VGA|column[7]~2_combout\)) # (\VGA_Generator|VGA|column[6]~1_combout\ & ((!\VGA_Generator|VGA|column[7]~2_combout\) # (!\VGA_Generator|VGA|column[5]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~1_combout\);

-- Location: LABCELL_X17_Y42_N18
\rtl~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~75_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!life(1) & (!life(2) & ((!life(0)) # (\VGA_Generator|VGA|column[5]~6_combout\)))) # (life(1) & ((!life(2)) # ((!life(0) & \VGA_Generator|VGA|column[5]~6_combout\)))) ) ) # ( 
-- !\VGA_Generator|VGA|column[4]~5_combout\ & ( (!life(2) & ((\VGA_Generator|VGA|column[5]~6_combout\) # (life(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011010000111101001101000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => ALT_INV_life(0),
	datac => ALT_INV_life(2),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \rtl~75_combout\);

-- Location: LABCELL_X17_Y42_N39
\VGA_Generator|Text_Generator|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~0_combout\ = ( life(2) & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (((\VGA_Generator|VGA|column[4]~5_combout\ & !life(0))) # (life(1)))) ) ) # ( !life(2) & ( !\VGA_Generator|VGA|column[5]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000100000101010100010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datac => ALT_INV_life(0),
	datad => ALT_INV_life(1),
	dataf => ALT_INV_life(2),
	combout => \VGA_Generator|Text_Generator|Mux6~0_combout\);

-- Location: LABCELL_X17_Y42_N6
\VGA_Generator|Text_Generator|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~1_combout\ = ( \VGA_Generator|VGA|column[4]~9_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- ((\VGA_Generator|Text_Generator|LessThan35~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~1_combout\);

-- Location: MLABCELL_X15_Y42_N0
\rtl~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~54_combout\ = ( \VGA_Generator|VGA|column[9]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~2_combout\) # ((!\VGA_Generator|VGA|column[6]~1_combout\ & (\rtl~75_combout\)) # 
-- (\VGA_Generator|VGA|column[6]~1_combout\ & ((\VGA_Generator|Text_Generator|Mux6~0_combout\)))) ) ) ) # ( !\VGA_Generator|VGA|column[9]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (\VGA_Generator|VGA|column[6]~1_combout\ & 
-- !\VGA_Generator|VGA|column[7]~2_combout\) ) ) ) # ( \VGA_Generator|VGA|column[9]~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (((!\VGA_Generator|VGA|column[7]~2_combout\)) # 
-- (\rtl~75_combout\))) # (\VGA_Generator|VGA|column[6]~1_combout\ & (((\VGA_Generator|VGA|column[7]~2_combout\ & \VGA_Generator|Text_Generator|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000101010011101010000010100001111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datab => \ALT_INV_rtl~75_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \rtl~54_combout\);

-- Location: LABCELL_X16_Y42_N12
\VGA_Generator|Text_Generator|rgb[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\) # (!\VGA_Generator|VGA|column[7]~2_combout\ $ 
-- (\VGA_Generator|VGA|column[5]~6_combout\)))) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[7]~2_combout\) # ((!\VGA_Generator|VGA|column[6]~1_combout\) 
-- # (\VGA_Generator|VGA|column[5]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001011000011110000101100001111000010010000111100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Text_Generator|rgb[16]~0_combout\);

-- Location: MLABCELL_X15_Y42_N36
\VGA_Generator|Text_Generator|rgb[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~2_combout\ = ( \VGA_Generator|Text_Generator|rgb[16]~0_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # (\rtl~54_combout\)))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|rgb[16]~0_combout\ & ( ((\VGA_Generator|VGA|column[8]~3_combout\ & (\rtl~54_combout\ & \VGA_Generator|Text_Generator|Equal0~1_combout\))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111001100110011011100110011101111110011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datac => \ALT_INV_rtl~54_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~2_combout\);

-- Location: FF_X15_Y42_N38
\VGA_Generator|reg3|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(16));

-- Location: LABCELL_X16_Y41_N6
\VGA_Generator|Output_RGB:block_index[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~5_combout\ = ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|Add0~9_sumout\ & 
-- !\VGA_Generator|VGA|Add0~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~5_combout\);

-- Location: LABCELL_X17_Y40_N54
\VGA_Generator|Output_RGB:block_index[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~6_combout\ = ( \VGA_Generator|VGA|Add0~25_sumout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & \VGA_Generator|VGA|Add0~1_sumout\) ) ) ) # ( 
-- !\VGA_Generator|VGA|Add0~25_sumout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|Output_RGB:block_index[2]~5_combout\ & (!\VGA_Generator|VGA|Add0~17_sumout\ & (\VGA_Generator|VGA|blanking~0_combout\ & \VGA_Generator|VGA|Add0~1_sumout\))) ) ) 
-- ) # ( \VGA_Generator|VGA|Add0~25_sumout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|Output_RGB:block_index[2]~5_combout\ & (!\VGA_Generator|VGA|Add0~17_sumout\ & (\VGA_Generator|VGA|blanking~0_combout\ & 
-- \VGA_Generator|VGA|Add0~1_sumout\))) ) ) ) # ( !\VGA_Generator|VGA|Add0~25_sumout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|Output_RGB:block_index[2]~5_combout\ & (!\VGA_Generator|VGA|Add0~17_sumout\ & 
-- (\VGA_Generator|VGA|blanking~0_combout\ & \VGA_Generator|VGA|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~5_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~6_combout\);

-- Location: LABCELL_X17_Y41_N45
\VGA_Generator|Output_RGB:block_index[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~7_combout\ = ( \VGA_Generator|VGA|Add0~25_sumout\ & ( (!\VGA_Generator|VGA|Add0~37_sumout\ & !\VGA_Generator|VGA|Add0~33_sumout\) ) ) # ( !\VGA_Generator|VGA|Add0~25_sumout\ & ( !\VGA_Generator|VGA|Add0~33_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~7_combout\);

-- Location: LABCELL_X17_Y41_N48
\VGA_Generator|Output_RGB:block_index[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~0_combout\ = ( \VGA_Generator|VGA|Add0~13_sumout\ & ( \VGA_Generator|VGA|Add0~9_sumout\ & ( (\VGA_Generator|VGA|Add0~17_sumout\ & (\VGA_Generator|VGA|blanking~0_combout\ & (\VGA_Generator|VGA|Add0~5_sumout\ & 
-- !\VGA_Generator|VGA|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~0_combout\);

-- Location: LABCELL_X13_Y41_N27
\VGA_Generator|Output_RGB:block_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~2_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) & \VGA_Generator|VGA|column[5]~0_combout\)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|column[5]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~2_combout\);

-- Location: LABCELL_X13_Y41_N45
\VGA_Generator|Output_RGB:block_index[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~3_combout\ = ( \VGA_Generator|VGA|column[3]~7_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (\VGA_Generator|VGA|column[2]~8_combout\ & (!\VGA_Generator|VGA|column[4]~5_combout\ & 
-- !\VGA_Generator|Output_RGB:block_index[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[2]~8_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[3]~7_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~3_combout\);

-- Location: LABCELL_X13_Y41_N24
\VGA_Generator|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan0~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) 
-- & \VGA_Generator|VGA|column[5]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	combout => \VGA_Generator|LessThan0~0_combout\);

-- Location: LABCELL_X13_Y41_N42
\VGA_Generator|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan0~1_combout\ = ( !\VGA_Generator|VGA|column[3]~7_combout\ & ( (!\VGA_Generator|VGA|column[5]~6_combout\ & (!\VGA_Generator|VGA|column[2]~8_combout\ & (\VGA_Generator|LessThan0~0_combout\ & \VGA_Generator|VGA|column[4]~5_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[2]~8_combout\,
	datac => \VGA_Generator|ALT_INV_LessThan0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[3]~7_combout\,
	combout => \VGA_Generator|LessThan0~1_combout\);

-- Location: LABCELL_X17_Y41_N33
\VGA_Generator|Output_RGB:block_index[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~4_combout\ = ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~1_combout\ & (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|Output_RGB:block_index[2]~3_combout\ & 
-- !\VGA_Generator|LessThan0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~3_combout\,
	datad => \VGA_Generator|ALT_INV_LessThan0~1_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~4_combout\);

-- Location: LABCELL_X17_Y41_N42
\VGA_Generator|Output_RGB:block_index[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[2]~8_combout\ = ( \VGA_Generator|Output_RGB:block_index[2]~4_combout\ & ( ((!\VGA_Generator|Output_RGB:block_index[2]~7_combout\) # ((\VGA_Generator|LessThan9~0_combout\) # 
-- (\VGA_Generator|Output_RGB:block_index[2]~0_combout\))) # (\VGA_Generator|Output_RGB:block_index[2]~6_combout\) ) ) # ( !\VGA_Generator|Output_RGB:block_index[2]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~6_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~7_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~0_combout\,
	datad => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~4_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[2]~8_combout\);

-- Location: LABCELL_X16_Y41_N9
\VGA_Generator|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add0~0_combout\ = ( \VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ & !\VGA_Generator|VGA|Add0~29_sumout\))) ) ) # ( 
-- !\VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & ((\VGA_Generator|VGA|Add0~29_sumout\) # (\VGA_Generator|VGA|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000000010001000100010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|Add0~0_combout\);

-- Location: LABCELL_X13_Y39_N15
\VGA_Generator|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~4_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5))) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|Add1~4_combout\);

-- Location: LABCELL_X17_Y41_N30
\VGA_Generator|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~2_combout\ = ( \VGA_Generator|VGA|column[8]~3_combout\ & ( \VGA_Generator|VGA|column[9]~4_combout\ ) ) # ( !\VGA_Generator|VGA|column[8]~3_combout\ & ( !\VGA_Generator|VGA|column[9]~4_combout\ $ (\VGA_Generator|Add1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	combout => \VGA_Generator|Add1~2_combout\);

-- Location: LABCELL_X13_Y39_N36
\VGA_Generator|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~3_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) # ((!\VGA_Generator|VGA|column[5]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111111111111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|Add1~3_combout\);

-- Location: LABCELL_X17_Y41_N6
\VGA_Generator|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~30_cout\ = CARRY(( GND ) + ( GND ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \VGA_Generator|Add3~30_cout\);

-- Location: LABCELL_X17_Y41_N9
\VGA_Generator|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~26_cout\ = CARRY(( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & \VGA_Generator|VGA|column[5]~0_combout\)) ) + ( GND ) + ( 
-- \VGA_Generator|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	cin => \VGA_Generator|Add3~30_cout\,
	cout => \VGA_Generator|Add3~26_cout\);

-- Location: LABCELL_X17_Y41_N12
\VGA_Generator|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~22_cout\ = CARRY(( !\rtl~74_combout\ $ ((((!\VGA_Generator|VGA|column[5]~0_combout\) # (\VGA_Generator|VGA|Add1~0_combout\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)))) ) + ( GND ) + ( 
-- \VGA_Generator|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datad => \ALT_INV_rtl~74_combout\,
	cin => \VGA_Generator|Add3~26_cout\,
	cout => \VGA_Generator|Add3~22_cout\);

-- Location: LABCELL_X17_Y41_N15
\VGA_Generator|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~18_cout\ = CARRY(( !\VGA_Generator|Add1~3_combout\ $ (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[5]~0_combout\ & \VGA_Generator|VGA|Add1~1_combout\)))) ) + ( GND ) + ( 
-- \VGA_Generator|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~3_combout\,
	cin => \VGA_Generator|Add3~22_cout\,
	cout => \VGA_Generator|Add3~18_cout\);

-- Location: LABCELL_X17_Y41_N18
\VGA_Generator|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~13_sumout\ = SUM(( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))) ) + ( !\VGA_Generator|VGA|column[8]~3_combout\ $ (\VGA_Generator|Add1~4_combout\) ) + ( 
-- \VGA_Generator|Add3~18_cout\ ))
-- \VGA_Generator|Add3~14\ = CARRY(( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))) ) + ( !\VGA_Generator|VGA|column[8]~3_combout\ $ (\VGA_Generator|Add1~4_combout\) ) + ( 
-- \VGA_Generator|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000010001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Add1~4_combout\,
	cin => \VGA_Generator|Add3~18_cout\,
	sumout => \VGA_Generator|Add3~13_sumout\,
	cout => \VGA_Generator|Add3~14\);

-- Location: LABCELL_X17_Y41_N21
\VGA_Generator|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~5_sumout\ = SUM(( !\VGA_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))))) ) + ( !\VGA_Generator|Add1~2_combout\ ) + ( 
-- \VGA_Generator|Add3~14\ ))
-- \VGA_Generator|Add3~6\ = CARRY(( !\VGA_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))))) ) + ( !\VGA_Generator|Add1~2_combout\ ) + ( 
-- \VGA_Generator|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001101001011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|ALT_INV_Add0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Add1~2_combout\,
	cin => \VGA_Generator|Add3~14\,
	sumout => \VGA_Generator|Add3~5_sumout\,
	cout => \VGA_Generator|Add3~6\);

-- Location: LABCELL_X17_Y41_N54
\VGA_Generator|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add2~0_combout\ = ( \VGA_Generator|VGA|Add0~1_sumout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~25_sumout\ $ (!\VGA_Generator|VGA|Add0~33_sumout\ $ 
-- (\VGA_Generator|VGA|Add0~37_sumout\)))) ) ) ) # ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ $ (((!\VGA_Generator|VGA|Add0~25_sumout\) # 
-- (\VGA_Generator|VGA|Add0~37_sumout\))))) ) ) ) # ( \VGA_Generator|VGA|Add0~1_sumout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ $ (((!\VGA_Generator|VGA|Add0~25_sumout\) # 
-- (\VGA_Generator|VGA|Add0~37_sumout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ $ (((!\VGA_Generator|VGA|Add0~25_sumout\ & 
-- \VGA_Generator|VGA|Add0~37_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010010000100100000001100010010000000110001001000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|Add2~0_combout\);

-- Location: LABCELL_X16_Y41_N12
\VGA_Generator|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add2~1_combout\ = ( \VGA_Generator|VGA|Add0~29_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~25_sumout\ $ (((\VGA_Generator|VGA|Add0~37_sumout\ & 
-- !\VGA_Generator|VGA|Add0~1_sumout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~37_sumout\ $ (!\VGA_Generator|VGA|Add0~25_sumout\ 
-- $ (\VGA_Generator|VGA|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000100100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Add2~1_combout\);

-- Location: LABCELL_X17_Y41_N24
\VGA_Generator|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~9_sumout\ = SUM(( !\VGA_Generator|Add2~1_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~6\ ))
-- \VGA_Generator|Add3~10\ = CARRY(( !\VGA_Generator|Add2~1_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|ALT_INV_Add2~1_combout\,
	cin => \VGA_Generator|Add3~6\,
	sumout => \VGA_Generator|Add3~9_sumout\,
	cout => \VGA_Generator|Add3~10\);

-- Location: LABCELL_X17_Y41_N27
\VGA_Generator|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~1_sumout\ = SUM(( \VGA_Generator|Add2~0_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|ALT_INV_Add2~0_combout\,
	cin => \VGA_Generator|Add3~10\,
	sumout => \VGA_Generator|Add3~1_sumout\);

-- Location: LABCELL_X13_Y39_N12
\VGA_Generator|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~0_combout\ = ( \VGA_Generator|VGA|column[5]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	combout => \VGA_Generator|Add1~0_combout\);

-- Location: LABCELL_X13_Y39_N57
\VGA_Generator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- \VGA_Generator|VGA|column[5]~0_combout\)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- \VGA_Generator|VGA|column[5]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|Add1~1_combout\);

-- Location: LABCELL_X19_Y41_N54
\VGA_Generator|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal10~0_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( (\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Add1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Equal10~0_combout\);

-- Location: LABCELL_X31_Y37_N30
\VGA_Generator|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~16_combout\ = ( blocks(26) & ( blocks(27) & ( (!\VGA_Generator|Add1~1_combout\ & ((!\VGA_Generator|Add1~0_combout\ & (!blocks(24))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(25)))))) ) ) ) # ( !blocks(26) & ( blocks(27) & ( 
-- (!\VGA_Generator|Add1~1_combout\ & ((!\VGA_Generator|Add1~0_combout\ & (!blocks(24))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(25)))))) # (\VGA_Generator|Add1~1_combout\ & (((!\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( blocks(26) & ( !blocks(27) & 
-- ( (!\VGA_Generator|Add1~1_combout\ & ((!\VGA_Generator|Add1~0_combout\ & (!blocks(24))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(25)))))) # (\VGA_Generator|Add1~1_combout\ & (((\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( !blocks(26) & ( !blocks(27) 
-- & ( ((!\VGA_Generator|Add1~0_combout\ & (!blocks(24))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(25))))) # (\VGA_Generator|Add1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111010101100011111000010111011010110100001000101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datab => ALT_INV_blocks(24),
	datac => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datad => ALT_INV_blocks(25),
	datae => ALT_INV_blocks(26),
	dataf => ALT_INV_blocks(27),
	combout => \VGA_Generator|Mux0~16_combout\);

-- Location: MLABCELL_X21_Y38_N6
\VGA_Generator|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~15_combout\ = ( blocks(57) & ( \VGA_Generator|Add1~0_combout\ & ( (\VGA_Generator|Add1~1_combout\ & !blocks(59)) ) ) ) # ( !blocks(57) & ( \VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\) # (!blocks(59)) ) ) ) # ( 
-- blocks(57) & ( !\VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(56)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(58))) ) ) ) # ( !blocks(57) & ( !\VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & 
-- ((!blocks(56)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(58))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011001010110010101100101011111111111100000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(58),
	datab => ALT_INV_blocks(56),
	datac => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datad => ALT_INV_blocks(59),
	datae => ALT_INV_blocks(57),
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~15_combout\);

-- Location: LABCELL_X31_Y37_N39
\VGA_Generator|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~17_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(31) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(30) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(29) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(31),
	datab => ALT_INV_blocks(29),
	datac => ALT_INV_blocks(30),
	datad => ALT_INV_blocks(28),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~17_combout\);

-- Location: MLABCELL_X21_Y37_N36
\VGA_Generator|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~18_combout\ = ( \VGA_Generator|Mux0~17_combout\ & ( \VGA_Generator|Add3~1_sumout\ & ( (!\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Mux0~15_combout\) ) ) ) # ( !\VGA_Generator|Mux0~17_combout\ & ( \VGA_Generator|Add3~1_sumout\ & ( 
-- (!\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Mux0~15_combout\) ) ) ) # ( \VGA_Generator|Mux0~17_combout\ & ( !\VGA_Generator|Add3~1_sumout\ & ( (\VGA_Generator|Mux0~16_combout\) # (\VGA_Generator|Add3~13_sumout\) ) ) ) # ( 
-- !\VGA_Generator|Mux0~17_combout\ & ( !\VGA_Generator|Add3~1_sumout\ & ( (!\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Mux0~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datab => \VGA_Generator|ALT_INV_Mux0~16_combout\,
	datac => \VGA_Generator|ALT_INV_Mux0~15_combout\,
	datae => \VGA_Generator|ALT_INV_Mux0~17_combout\,
	dataf => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	combout => \VGA_Generator|Mux0~18_combout\);

-- Location: LABCELL_X31_Y37_N18
\VGA_Generator|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~3_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(39) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(38) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(37) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(36) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(36),
	datab => ALT_INV_blocks(38),
	datac => ALT_INV_blocks(39),
	datad => ALT_INV_blocks(37),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~3_combout\);

-- Location: LABCELL_X31_Y37_N48
\VGA_Generator|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~2_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(35) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(34) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(33) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(32) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000010101010101010101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(34),
	datab => ALT_INV_blocks(35),
	datac => ALT_INV_blocks(32),
	datad => ALT_INV_blocks(33),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~2_combout\);

-- Location: LABCELL_X31_Y37_N12
\VGA_Generator|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~0_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( blocks(2) & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(1)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(3))) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( blocks(2) & ( 
-- (!\VGA_Generator|Add1~1_combout\ & !blocks(0)) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !blocks(2) & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(1)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(3))) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( 
-- !blocks(2) & ( (!blocks(0)) # (\VGA_Generator|Add1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111011100100010010100000101000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datab => ALT_INV_blocks(3),
	datac => ALT_INV_blocks(0),
	datad => ALT_INV_blocks(1),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => ALT_INV_blocks(2),
	combout => \VGA_Generator|Mux0~0_combout\);

-- Location: LABCELL_X31_Y37_N54
\VGA_Generator|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~1_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(7) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(6) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(5) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(5),
	datab => ALT_INV_blocks(7),
	datac => ALT_INV_blocks(6),
	datad => ALT_INV_blocks(4),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~1_combout\);

-- Location: LABCELL_X31_Y37_N24
\VGA_Generator|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~4_combout\ = ( \VGA_Generator|Mux0~1_combout\ & ( \VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\) # (\VGA_Generator|Mux0~3_combout\) ) ) ) # ( !\VGA_Generator|Mux0~1_combout\ & ( \VGA_Generator|Add3~13_sumout\ & ( 
-- (\VGA_Generator|Mux0~3_combout\ & \VGA_Generator|Add3~1_sumout\) ) ) ) # ( \VGA_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~0_combout\))) # (\VGA_Generator|Add3~1_sumout\ & 
-- (\VGA_Generator|Mux0~2_combout\)) ) ) ) # ( !\VGA_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~0_combout\))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~3_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~2_combout\,
	datad => \VGA_Generator|ALT_INV_Mux0~0_combout\,
	datae => \VGA_Generator|ALT_INV_Mux0~1_combout\,
	dataf => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	combout => \VGA_Generator|Mux0~4_combout\);

-- Location: LABCELL_X19_Y41_N42
\VGA_Generator|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~7_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(43) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(42) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(41) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(40) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(43),
	datab => ALT_INV_blocks(42),
	datac => ALT_INV_blocks(40),
	datad => ALT_INV_blocks(41),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~7_combout\);

-- Location: LABCELL_X19_Y41_N0
\VGA_Generator|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~8_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(47) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(46) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(45) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(44) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(44),
	datab => ALT_INV_blocks(47),
	datac => ALT_INV_blocks(45),
	datad => ALT_INV_blocks(46),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~8_combout\);

-- Location: LABCELL_X19_Y41_N12
\VGA_Generator|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~6_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(15) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(14) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(13) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(12),
	datab => ALT_INV_blocks(13),
	datac => ALT_INV_blocks(15),
	datad => ALT_INV_blocks(14),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~6_combout\);

-- Location: LABCELL_X19_Y41_N30
\VGA_Generator|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~5_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( blocks(9) & ( (\VGA_Generator|Add1~1_combout\ & !blocks(11)) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( blocks(9) & ( (!\VGA_Generator|Add1~1_combout\ & (!blocks(8))) # 
-- (\VGA_Generator|Add1~1_combout\ & ((!blocks(10)))) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !blocks(9) & ( (!\VGA_Generator|Add1~1_combout\) # (!blocks(11)) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(9) & ( (!\VGA_Generator|Add1~1_combout\ 
-- & (!blocks(8))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111011101110111011110101101000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datab => ALT_INV_blocks(11),
	datac => ALT_INV_blocks(8),
	datad => ALT_INV_blocks(10),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => ALT_INV_blocks(9),
	combout => \VGA_Generator|Mux0~5_combout\);

-- Location: LABCELL_X19_Y41_N6
\VGA_Generator|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~9_combout\ = ( \VGA_Generator|Add3~13_sumout\ & ( \VGA_Generator|Mux0~5_combout\ & ( (!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~6_combout\))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~8_combout\)) ) ) ) # ( 
-- !\VGA_Generator|Add3~13_sumout\ & ( \VGA_Generator|Mux0~5_combout\ & ( (!\VGA_Generator|Add3~1_sumout\) # (\VGA_Generator|Mux0~7_combout\) ) ) ) # ( \VGA_Generator|Add3~13_sumout\ & ( !\VGA_Generator|Mux0~5_combout\ & ( (!\VGA_Generator|Add3~1_sumout\ & 
-- ((\VGA_Generator|Mux0~6_combout\))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~8_combout\)) ) ) ) # ( !\VGA_Generator|Add3~13_sumout\ & ( !\VGA_Generator|Mux0~5_combout\ & ( (\VGA_Generator|Add3~1_sumout\ & \VGA_Generator|Mux0~7_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datab => \VGA_Generator|ALT_INV_Mux0~7_combout\,
	datac => \VGA_Generator|ALT_INV_Mux0~8_combout\,
	datad => \VGA_Generator|ALT_INV_Mux0~6_combout\,
	datae => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~5_combout\,
	combout => \VGA_Generator|Mux0~9_combout\);

-- Location: MLABCELL_X21_Y38_N30
\VGA_Generator|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~13_combout\ = ( blocks(54) & ( \VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(53)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(55))) ) ) ) # ( !blocks(54) & ( \VGA_Generator|Add1~0_combout\ & ( 
-- (!\VGA_Generator|Add1~1_combout\ & ((!blocks(53)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(55))) ) ) ) # ( blocks(54) & ( !\VGA_Generator|Add1~0_combout\ & ( (!blocks(52) & !\VGA_Generator|Add1~1_combout\) ) ) ) # ( !blocks(54) & ( 
-- !\VGA_Generator|Add1~0_combout\ & ( (!blocks(52)) # (\VGA_Generator|Add1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101000001010000011111100000011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(52),
	datab => ALT_INV_blocks(55),
	datac => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datad => ALT_INV_blocks(53),
	datae => ALT_INV_blocks(54),
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~13_combout\);

-- Location: MLABCELL_X21_Y38_N54
\VGA_Generator|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~11_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( \VGA_Generator|Add1~0_combout\ & ( !blocks(23) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( \VGA_Generator|Add1~0_combout\ & ( !blocks(21) ) ) ) # ( \VGA_Generator|Add1~1_combout\ & ( 
-- !\VGA_Generator|Add1~0_combout\ & ( !blocks(22) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(20),
	datab => ALT_INV_blocks(23),
	datac => ALT_INV_blocks(21),
	datad => ALT_INV_blocks(22),
	datae => \VGA_Generator|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~11_combout\);

-- Location: MLABCELL_X21_Y38_N24
\VGA_Generator|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~10_combout\ = ( blocks(19) & ( \VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & !blocks(17)) ) ) ) # ( !blocks(19) & ( \VGA_Generator|Add1~0_combout\ & ( (!blocks(17)) # (\VGA_Generator|Add1~1_combout\) ) ) ) # ( 
-- blocks(19) & ( !\VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & (!blocks(16))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(18)))) ) ) ) # ( !blocks(19) & ( !\VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & 
-- (!blocks(16))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100011111111010101011010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datab => ALT_INV_blocks(16),
	datac => ALT_INV_blocks(18),
	datad => ALT_INV_blocks(17),
	datae => ALT_INV_blocks(19),
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~10_combout\);

-- Location: MLABCELL_X21_Y38_N36
\VGA_Generator|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~12_combout\ = ( blocks(50) & ( \VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(49)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(51))) ) ) ) # ( !blocks(50) & ( \VGA_Generator|Add1~0_combout\ & ( 
-- (!\VGA_Generator|Add1~1_combout\ & ((!blocks(49)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(51))) ) ) ) # ( blocks(50) & ( !\VGA_Generator|Add1~0_combout\ & ( (!blocks(48) & !\VGA_Generator|Add1~1_combout\) ) ) ) # ( !blocks(50) & ( 
-- !\VGA_Generator|Add1~0_combout\ & ( (!blocks(48)) # (\VGA_Generator|Add1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011000000000011110000101010101111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(51),
	datab => ALT_INV_blocks(48),
	datac => ALT_INV_blocks(49),
	datad => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datae => ALT_INV_blocks(50),
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~12_combout\);

-- Location: MLABCELL_X21_Y38_N12
\VGA_Generator|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~14_combout\ = ( \VGA_Generator|Mux0~12_combout\ & ( \VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~11_combout\))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~13_combout\)) ) ) ) # 
-- ( !\VGA_Generator|Mux0~12_combout\ & ( \VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~11_combout\))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~13_combout\)) ) ) ) # ( 
-- \VGA_Generator|Mux0~12_combout\ & ( !\VGA_Generator|Add3~13_sumout\ & ( (\VGA_Generator|Mux0~10_combout\) # (\VGA_Generator|Add3~1_sumout\) ) ) ) # ( !\VGA_Generator|Mux0~12_combout\ & ( !\VGA_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Add3~1_sumout\ 
-- & \VGA_Generator|Mux0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datab => \VGA_Generator|ALT_INV_Mux0~13_combout\,
	datac => \VGA_Generator|ALT_INV_Mux0~11_combout\,
	datad => \VGA_Generator|ALT_INV_Mux0~10_combout\,
	datae => \VGA_Generator|ALT_INV_Mux0~12_combout\,
	dataf => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	combout => \VGA_Generator|Mux0~14_combout\);

-- Location: LABCELL_X19_Y41_N48
\VGA_Generator|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~19_combout\ = ( \VGA_Generator|Add3~5_sumout\ & ( \VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & ((\VGA_Generator|Mux0~9_combout\))) # (\VGA_Generator|Add3~9_sumout\ & (\VGA_Generator|Mux0~18_combout\)) ) ) ) # ( 
-- !\VGA_Generator|Add3~5_sumout\ & ( \VGA_Generator|Mux0~14_combout\ & ( (\VGA_Generator|Mux0~4_combout\) # (\VGA_Generator|Add3~9_sumout\) ) ) ) # ( \VGA_Generator|Add3~5_sumout\ & ( !\VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & 
-- ((\VGA_Generator|Mux0~9_combout\))) # (\VGA_Generator|Add3~9_sumout\ & (\VGA_Generator|Mux0~18_combout\)) ) ) ) # ( !\VGA_Generator|Add3~5_sumout\ & ( !\VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & \VGA_Generator|Mux0~4_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~18_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~4_combout\,
	datad => \VGA_Generator|ALT_INV_Mux0~9_combout\,
	datae => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~14_combout\,
	combout => \VGA_Generator|Mux0~19_combout\);

-- Location: LABCELL_X19_Y41_N24
\VGA_Generator|r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~0_combout\ = ( \VGA_Generator|Equal10~0_combout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & (!\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~5_sumout\) # 
-- (!\VGA_Generator|Add3~9_sumout\)))) ) ) ) # ( !\VGA_Generator|Equal10~0_combout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & ((!\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~5_sumout\) # 
-- (!\VGA_Generator|Add3~9_sumout\))) # (\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Add3~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000100010101010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datad => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datae => \VGA_Generator|ALT_INV_Equal10~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|r~0_combout\);

-- Location: LABCELL_X13_Y41_N51
\VGA_Generator|r[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[0]~2_combout\ = ( \VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r~0_combout\ & ( 
-- (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(16) & ( !\VGA_Generator|r~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|Output_RGB~0_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( !\VGA_Generator|r~0_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ 
-- & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Output_RGB~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000011010000111100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	dataf => \VGA_Generator|ALT_INV_r~0_combout\,
	combout => \VGA_Generator|r[0]~2_combout\);

-- Location: LABCELL_X19_Y41_N57
\VGA_Generator|r[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~3_combout\ = ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & (!\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~5_sumout\) # (!\VGA_Generator|Add3~9_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datad => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|r[7]~3_combout\);

-- Location: LABCELL_X13_Y41_N21
\VGA_Generator|r[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~4_combout\ = ( \VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|Output_RGB~0_combout\) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( 
-- !\VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r[7]~3_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|Output_RGB~0_combout\)) ) ) ) # ( \VGA_Generator|reg3|dffs\(16) & ( 
-- !\VGA_Generator|r[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((\VGA_Generator|Output_RGB~8_combout\ & !\VGA_Generator|Output_RGB~0_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( 
-- !\VGA_Generator|r[7]~3_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|Output_RGB~8_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|Output_RGB~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000001110000010100001010000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	dataf => \VGA_Generator|ALT_INV_r[7]~3_combout\,
	combout => \VGA_Generator|r[7]~4_combout\);

-- Location: LABCELL_X16_Y42_N15
\VGA_Generator|Text_Generator|rgb[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~3_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|VGA|column[9]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\)) # 
-- (\VGA_Generator|VGA|column[6]~1_combout\ & ((\VGA_Generator|VGA|column[5]~6_combout\))))) ) ) # ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|VGA|column[9]~4_combout\ & 
-- ((!\VGA_Generator|VGA|column[6]~1_combout\) # (\VGA_Generator|VGA|column[5]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010001000000000101000100000000010100110000000001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~3_combout\);

-- Location: MLABCELL_X15_Y42_N39
\VGA_Generator|Text_Generator|rgb[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~4_combout\ = ( \VGA_Generator|Text_Generator|rgb[10]~3_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & ((!\VGA_Generator|VGA|column[8]~3_combout\) # (\rtl~54_combout\)))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|rgb[10]~3_combout\ & ( ((\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|Text_Generator|Equal0~1_combout\ & \rtl~54_combout\))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111001100110011011100111011001111110011101100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_rtl~54_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~3_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~4_combout\);

-- Location: FF_X15_Y42_N40
\VGA_Generator|reg3|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(10));

-- Location: LABCELL_X19_Y41_N18
\VGA_Generator|g~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g~0_combout\ = ( \VGA_Generator|Add3~9_sumout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & !\VGA_Generator|Add3~1_sumout\) ) ) ) # ( !\VGA_Generator|Add3~9_sumout\ & ( 
-- \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & (((\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Add3~5_sumout\)) # (\VGA_Generator|Add3~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000111100001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datae => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|g~0_combout\);

-- Location: LABCELL_X13_Y41_N48
\VGA_Generator|g[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[0]~1_combout\ = ( \VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g~0_combout\ & ( 
-- (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|Output_RGB~0_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g~0_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ 
-- & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Output_RGB~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001101111100000000101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(10),
	dataf => \VGA_Generator|ALT_INV_g~0_combout\,
	combout => \VGA_Generator|g[0]~1_combout\);

-- Location: MLABCELL_X15_Y42_N15
\VGA_Generator|Text_Generator|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux8~0_combout\ = ( \VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[6]~1_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ $ (((!\VGA_Generator|VGA|column[7]~2_combout\))))) # 
-- (\VGA_Generator|VGA|column[6]~1_combout\ & (!\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[5]~6_combout\))) ) ) # ( !\VGA_Generator|VGA|column[4]~5_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & 
-- (\VGA_Generator|VGA|column[7]~2_combout\ & ((!\VGA_Generator|VGA|column[6]~1_combout\) # (\VGA_Generator|VGA|column[5]~6_combout\)))) # (\VGA_Generator|VGA|column[8]~3_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & 
-- ((!\VGA_Generator|VGA|column[6]~1_combout\) # (!\VGA_Generator|VGA|column[5]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010010001010010101001000101001000110100010100100011010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux8~0_combout\);

-- Location: LABCELL_X13_Y42_N24
\VGA_Generator|Text_Generator|rgb[15]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[15]~6_combout\ = ( \VGA_Generator|Text_Generator|Mux8~0_combout\ & ( \VGA_Generator|Text_Generator|rgb[16]~1_combout\ ) ) # ( !\VGA_Generator|Text_Generator|Mux8~0_combout\ & ( 
-- \VGA_Generator|Text_Generator|rgb[16]~1_combout\ ) ) # ( \VGA_Generator|Text_Generator|Mux8~0_combout\ & ( !\VGA_Generator|Text_Generator|rgb[16]~1_combout\ & ( \VGA_Generator|Text_Generator|rgb[15]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~5_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[15]~6_combout\);

-- Location: FF_X13_Y42_N25
\VGA_Generator|reg3|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(15));

-- Location: LABCELL_X13_Y41_N18
\VGA_Generator|g[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[7]~2_combout\ = ( \VGA_Generator|reg3|dffs\(15) & ( \VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|Output_RGB~0_combout\) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( 
-- !\VGA_Generator|reg3|dffs\(15) & ( \VGA_Generator|g~0_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (!\VGA_Generator|Output_RGB~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\)) ) ) ) # ( \VGA_Generator|reg3|dffs\(15) & ( 
-- !\VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((\VGA_Generator|Output_RGB~8_combout\ & !\VGA_Generator|Output_RGB~0_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(15) & ( 
-- !\VGA_Generator|g~0_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|Output_RGB~8_combout\ & (!\VGA_Generator|Output_RGB~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000111010100000000101000000000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(15),
	dataf => \VGA_Generator|ALT_INV_g~0_combout\,
	combout => \VGA_Generator|g[7]~2_combout\);

-- Location: MLABCELL_X15_Y42_N51
\VGA_Generator|Text_Generator|rgb[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~8_combout\ = ( \rtl~75_combout\ & ( (\VGA_Generator|VGA|column[7]~2_combout\ & (!\VGA_Generator|VGA|column[6]~1_combout\ & \VGA_Generator|VGA|column[9]~4_combout\)) ) ) # ( !\rtl~75_combout\ & ( 
-- (!\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\ & (!\VGA_Generator|VGA|column[6]~1_combout\ & \VGA_Generator|VGA|column[9]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~4_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~8_combout\);

-- Location: MLABCELL_X15_Y42_N48
\VGA_Generator|Text_Generator|rgb[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~7_combout\ = ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & (!\VGA_Generator|VGA|column[7]~2_combout\ & ((\VGA_Generator|Text_Generator|Mux6~2_combout\)))) # 
-- (\VGA_Generator|VGA|column[8]~3_combout\ & ((!\VGA_Generator|VGA|column[7]~2_combout\) # ((\VGA_Generator|Text_Generator|Mux6~3_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~3_combout\ & 
-- (!\VGA_Generator|VGA|column[7]~2_combout\ & ((\VGA_Generator|Text_Generator|Mux6~2_combout\)))) # (\VGA_Generator|VGA|column[8]~3_combout\ & (\VGA_Generator|VGA|column[7]~2_combout\ & (\VGA_Generator|Text_Generator|Mux6~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~7_combout\);

-- Location: MLABCELL_X15_Y42_N18
\VGA_Generator|Text_Generator|rgb[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~9_combout\ = ( \VGA_Generator|Text_Generator|rgb[16]~1_combout\ ) # ( !\VGA_Generator|Text_Generator|rgb[16]~1_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|rgb[0]~7_combout\ & \VGA_Generator|VGA|column[6]~1_combout\)) # (\VGA_Generator|Text_Generator|rgb[0]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010011000100010001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~9_combout\);

-- Location: FF_X15_Y42_N19
\VGA_Generator|reg3|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(0));

-- Location: LABCELL_X19_Y41_N36
\VGA_Generator|b[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~3_combout\ = ( !\VGA_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & (!\VGA_Generator|Add3~5_sumout\ & (!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Add3~1_sumout\ & 
-- \VGA_Generator|Mux0~19_combout\)))) ) ) # ( \VGA_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Output_RGB:block_index[2]~8_combout\ & (\VGA_Generator|Mux0~19_combout\ & ((!\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Add3~5_sumout\)) # 
-- (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Equal10~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000100000000010001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[2]~8_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Equal10~0_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datae => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	datag => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	combout => \VGA_Generator|b[7]~3_combout\);

-- Location: LABCELL_X13_Y41_N36
\VGA_Generator|b[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[0]~1_combout\ = ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|b[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(0)) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( 
-- \VGA_Generator|b[7]~3_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(0)) ) ) ) # ( 
-- !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Output_RGB~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010001000000110000001100110011001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	datad => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datae => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_b[7]~3_combout\,
	combout => \VGA_Generator|b[0]~1_combout\);

-- Location: LABCELL_X13_Y41_N6
\VGA_Generator|b[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~2_combout\ = ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|b[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(0)) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( 
-- \VGA_Generator|b[7]~3_combout\ & ( (!\VGA_Generator|Output_RGB~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & 
-- \VGA_Generator|reg3|dffs\(0)) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~3_combout\ & ( (!\VGA_Generator|Output_RGB~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|b[7]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000000000110000001100100010001000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	datad => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datae => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_b[7]~3_combout\,
	combout => \VGA_Generator|b[7]~2_combout\);

-- Location: LABCELL_X12_Y41_N48
\VGA_Generator|VGA|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~0_combout\ = (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \VGA_Generator|VGA|LessThan8~0_combout\);

-- Location: LABCELL_X12_Y41_N39
\VGA_Generator|VGA|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- (!\VGA_Generator|VGA|LessThan8~0_combout\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|LessThan8~1_combout\);

-- Location: MLABCELL_X15_Y41_N54
\VGA_Generator|VGA|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & 
-- (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2)))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X2_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X2_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X2_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X2_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X10_Y10_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X4_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X10_Y10_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X9_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: LABCELL_X1_Y9_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\);

-- Location: FF_X1_Y9_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: MLABCELL_X3_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LABCELL_X1_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: MLABCELL_X6_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X6_Y33_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LABCELL_X7_Y12_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: LABCELL_X2_Y10_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\);

-- Location: FF_X2_Y10_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y33_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: LABCELL_X1_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\);

-- Location: FF_X1_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: MLABCELL_X3_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: MLABCELL_X6_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\);

-- Location: FF_X6_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X2_Y36_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: LABCELL_X1_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]~feeder_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X9_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X9_Y3_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LABCELL_X2_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: MLABCELL_X3_Y32_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\);

-- Location: FF_X3_Y32_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: MLABCELL_X3_Y36_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: LABCELL_X4_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\);

-- Location: FF_X4_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X2_Y36_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

-- Location: LABCELL_X2_Y33_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\);

-- Location: LABCELL_X1_Y3_N15
\auto_signaltap_0|~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: FF_X2_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LABCELL_X2_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X2_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X2_Y36_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X2_Y36_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X2_Y36_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X2_Y36_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: FF_X2_Y36_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE_q\);

-- Location: FF_X2_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LABCELL_X2_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X2_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X2_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X2_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X2_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LABCELL_X2_Y36_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: MLABCELL_X3_Y36_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X3_Y36_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: FF_X2_Y33_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

-- Location: MLABCELL_X3_Y36_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X7_Y36_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LABCELL_X4_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X7_Y36_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: FF_X1_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LABCELL_X4_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X7_Y36_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LABCELL_X4_Y36_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\);

-- Location: FF_X7_Y36_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: LABCELL_X4_Y36_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: FF_X7_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LABCELL_X4_Y36_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\);

-- Location: FF_X7_Y36_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\);

-- Location: LABCELL_X4_Y36_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\);

-- Location: FF_X7_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\);

-- Location: LABCELL_X4_Y36_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\);

-- Location: LABCELL_X7_Y36_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X7_Y36_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LABCELL_X4_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X4_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: MLABCELL_X3_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000001010000010100000001000000010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LABCELL_X4_Y36_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000110001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\);

-- Location: LABCELL_X2_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\);

-- Location: FF_X2_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LABCELL_X4_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000010000001110000001000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\);

-- Location: FF_X4_Y36_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: FF_X4_Y36_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: FF_X4_Y36_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: FF_X4_Y36_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X4_Y36_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: FF_X4_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LABCELL_X4_Y36_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\);

-- Location: LABCELL_X4_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000001010000001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\);

-- Location: LABCELL_X4_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\);

-- Location: LABCELL_X4_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: FF_X4_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: FF_X4_Y36_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: MLABCELL_X3_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\);

-- Location: FF_X3_Y3_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LABCELL_X7_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010011000000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: MLABCELL_X8_Y12_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\);

-- Location: FF_X8_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LABCELL_X7_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000010000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: MLABCELL_X3_Y5_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\);

-- Location: FF_X3_Y5_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y14_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y14_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X1_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LABCELL_X4_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\);

-- Location: FF_X4_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LABCELL_X7_Y35_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X7_Y35_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y35_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: MLABCELL_X3_Y36_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X3_Y36_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: MLABCELL_X3_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\);

-- Location: FF_X2_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: FF_X2_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LABCELL_X1_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: FF_X2_Y35_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X2_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\);

-- Location: LABCELL_X7_Y35_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: FF_X2_Y35_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X7_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000110011111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: FF_X2_Y35_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LABCELL_X2_Y35_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110111000011010011011100001101001101110000110100110111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LABCELL_X2_Y35_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\);

-- Location: MLABCELL_X3_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111010101110101010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X2_Y35_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LABCELL_X2_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\);

-- Location: MLABCELL_X8_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X7_Y35_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X8_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: MLABCELL_X3_Y6_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X3_Y6_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LABCELL_X7_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X7_Y3_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X7_Y6_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X7_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LABCELL_X1_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X2_Y35_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LABCELL_X2_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LABCELL_X2_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\);

-- Location: LABCELL_X2_Y35_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100100000110011110010000010010011001000001001001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LABCELL_X4_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X4_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LABCELL_X2_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: FF_X4_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LABCELL_X2_Y35_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010001000010010001000100011101100000010001110110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LABCELL_X2_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: MLABCELL_X3_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X2_Y35_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X2_Y35_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LABCELL_X2_Y35_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LABCELL_X2_Y35_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101011110000101001011111000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LABCELL_X2_Y35_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LABCELL_X2_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: FF_X2_Y35_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: LABCELL_X2_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: FF_X2_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: LABCELL_X2_Y35_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LABCELL_X2_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011101000011000101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X2_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X7_Y35_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100010000110111110001000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: LABCELL_X9_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010101010101010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: MLABCELL_X3_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X3_Y3_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X1_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X1_Y35_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X1_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001011111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X1_Y35_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X1_Y35_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: LABCELL_X9_Y4_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\);

-- Location: FF_X9_Y4_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X1_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000000011001100000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: LABCELL_X1_Y1_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\);

-- Location: FF_X1_Y1_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X1_Y35_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y35_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001100100000001100110000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000101100011010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\);

-- Location: FF_X1_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X1_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100001000010111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X1_Y35_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X1_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X1_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X1_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X1_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X1_Y7_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: LABCELL_X11_Y22_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X11_Y22_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: LABCELL_X10_Y36_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LABCELL_X4_Y36_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100010011000110110001001100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X7_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LABCELL_X7_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\);

-- Location: FF_X7_Y35_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LABCELL_X1_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X1_Y7_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: FF_X3_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: FF_X2_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: LABCELL_X10_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\);

-- Location: FF_X10_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X3_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: LABCELL_X1_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: FF_X1_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: LABCELL_X2_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\);

-- Location: FF_X2_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: LABCELL_X2_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\);

-- Location: FF_X2_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: LABCELL_X1_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X1_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: LABCELL_X2_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: FF_X2_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: MLABCELL_X3_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\);

-- Location: FF_X3_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: LABCELL_X2_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: FF_X2_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: LABCELL_X2_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: FF_X2_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: LABCELL_X7_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X7_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: MLABCELL_X3_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: FF_X3_Y2_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: FF_X3_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: FF_X2_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: FF_X2_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: MLABCELL_X3_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X3_Y2_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: MLABCELL_X6_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\);

-- Location: FF_X6_Y3_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LABCELL_X9_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X9_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: FF_X2_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: LABCELL_X1_Y8_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\);

-- Location: FF_X1_Y8_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LABCELL_X1_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X1_Y5_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: LABCELL_X1_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\);

-- Location: FF_X1_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: MLABCELL_X8_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\);

-- Location: FF_X8_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: FF_X2_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LABCELL_X9_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: FF_X9_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: FF_X2_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LABCELL_X10_Y2_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X10_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X1_Y7_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X3_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: FF_X3_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: LABCELL_X7_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\);

-- Location: FF_X7_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X10_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: MLABCELL_X8_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X8_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: MLABCELL_X8_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X8_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: MLABCELL_X3_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\);

-- Location: FF_X3_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: FF_X3_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LABCELL_X2_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: FF_X2_Y2_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X7_Y2_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: FF_X1_Y8_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LABCELL_X2_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X2_Y2_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LABCELL_X1_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: FF_X1_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LABCELL_X1_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\);

-- Location: FF_X1_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LABCELL_X2_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: FF_X2_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: MLABCELL_X6_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\);

-- Location: FF_X6_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LABCELL_X1_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\);

-- Location: FF_X1_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: FF_X3_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: MLABCELL_X6_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\);

-- Location: FF_X6_Y3_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: FF_X1_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LABCELL_X1_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X1_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X1_Y6_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LABCELL_X1_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X1_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LABCELL_X1_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X1_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LABCELL_X1_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: FF_X1_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: FF_X1_Y6_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LABCELL_X1_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: FF_X1_Y6_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: LABCELL_X1_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\);

-- Location: FF_X1_Y6_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LABCELL_X1_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X1_Y6_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X1_Y8_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LABCELL_X1_Y10_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X1_Y10_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LABCELL_X1_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: FF_X1_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LABCELL_X1_Y10_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: FF_X1_Y10_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LABCELL_X1_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\);

-- Location: FF_X1_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: FF_X1_Y10_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LABCELL_X1_Y10_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: FF_X1_Y10_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LABCELL_X1_Y10_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\);

-- Location: FF_X1_Y10_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[16]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\);

-- Location: FF_X3_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X3_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LABCELL_X2_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\);

-- Location: FF_X2_Y4_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y2_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[13]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: FF_X2_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: FF_X2_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: FF_X1_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LABCELL_X2_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X2_Y4_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[9]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X2_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LABCELL_X1_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X1_Y5_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: FF_X2_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: FF_X2_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LABCELL_X2_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X2_Y2_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: LABCELL_X2_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X2_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[3]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X1_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LABCELL_X1_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X1_Y6_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LABCELL_X1_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X1_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LABCELL_X2_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X2_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: MLABCELL_X3_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X3_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LABCELL_X9_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X9_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LABCELL_X4_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X4_Y5_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: FF_X2_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LABCELL_X2_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X2_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: MLABCELL_X3_Y2_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X3_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LABCELL_X2_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X2_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: FF_X2_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LABCELL_X2_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X2_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LABCELL_X10_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X10_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: FF_X2_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X2_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LABCELL_X10_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X10_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: MLABCELL_X3_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X3_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: FF_X3_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: MLABCELL_X8_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X8_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LABCELL_X7_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X7_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LABCELL_X2_Y7_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X2_Y7_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LABCELL_X1_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X1_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X1_Y32_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LABCELL_X1_Y8_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X1_Y8_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X3_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X4_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: FF_X1_Y32_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LABCELL_X10_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\);

-- Location: LABCELL_X10_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\);

-- Location: LABCELL_X10_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\);

-- Location: LABCELL_X10_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\);

-- Location: LABCELL_X10_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\);

-- Location: LABCELL_X10_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\);

-- Location: LABCELL_X10_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\);

-- Location: LABCELL_X10_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\);

-- Location: LABCELL_X10_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\);

-- Location: LABCELL_X10_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\);

-- Location: LABCELL_X10_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\);

-- Location: LABCELL_X4_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\);

-- Location: FF_X7_Y37_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: LABCELL_X9_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X9_Y37_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X9_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X7_Y37_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LABCELL_X7_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\);

-- Location: FF_X7_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: MLABCELL_X3_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X3_Y37_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: MLABCELL_X3_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: FF_X2_Y4_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: FF_X2_Y4_N38
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: FF_X2_Y4_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LABCELL_X2_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110101011101010110001111100011111000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y4_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y6_N12
\auto_signaltap_0|acq_trigger_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: FF_X1_Y6_N14
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: FF_X1_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LABCELL_X1_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011101010100011001110001000101010101111111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LABCELL_X2_Y4_N33
\auto_signaltap_0|acq_trigger_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: FF_X2_Y4_N35
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: FF_X2_Y4_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: LABCELL_X2_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: FF_X2_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LABCELL_X2_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011101010100011001110001000101010101111111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y4_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y39_N24
\auto_signaltap_0|acq_trigger_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\);

-- Location: FF_X12_Y39_N26
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: FF_X6_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LABCELL_X2_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111111101011111010100000100000001000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y4_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: FF_X2_Y4_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: FF_X2_Y4_N5
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: FF_X2_Y4_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LABCELL_X2_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100111011001111010101110101011101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y4_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LABCELL_X2_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: MLABCELL_X6_Y40_N12
\VGA_Generator|VGA|LessThan8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	combout => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\);

-- Location: FF_X1_Y40_N56
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: FF_X1_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LABCELL_X9_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101111101110100011001010001000101011111011101000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y36_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: FF_X1_Y39_N53
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: FF_X1_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: LABCELL_X1_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011010101110001001101010110001111100011001000111110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y40_N42
QIC_SIGNALTAP_GND : cyclonev_lcell_comb
-- Equation(s):
-- \QIC_SIGNALTAP_GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \QIC_SIGNALTAP_GND~combout\);

-- Location: FF_X1_Y39_N38
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \QIC_SIGNALTAP_GND~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: FF_X1_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LABCELL_X1_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011100010111000101110100010101000101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y40_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y39_N9
\auto_signaltap_0|acq_trigger_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ = \VGA_Generator|r[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: FF_X1_Y39_N10
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: LABCELL_X1_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\);

-- Location: FF_X1_Y39_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: LABCELL_X1_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100100011111000111111010101110101011000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y40_N27
\auto_signaltap_0|acq_trigger_in_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: FF_X1_Y40_N28
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: FF_X1_Y40_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: LABCELL_X1_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110011101100001011001111010101110100001101010111010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: FF_X1_Y39_N50
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: FF_X1_Y39_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: LABCELL_X1_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000011101011110000001111110101010001001111010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y39_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: FF_X1_Y37_N8
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: FF_X10_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LABCELL_X10_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001011100010101000101010100011101000111111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y37_N12
\auto_signaltap_0|acq_trigger_in_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\);

-- Location: FF_X10_Y37_N14
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: FF_X3_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010100011111000111110110011101100111000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: FF_X1_Y37_N17
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: FF_X1_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LABCELL_X1_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000001011110010111110111000101110000011101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y37_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y39_N48
\auto_signaltap_0|acq_trigger_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: FF_X8_Y39_N50
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: LABCELL_X1_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\);

-- Location: FF_X1_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: LABCELL_X1_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100001011101110010000101110111001010010011101100101001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y37_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y40_N51
\auto_signaltap_0|acq_trigger_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\);

-- Location: FF_X1_Y40_N53
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: LABCELL_X1_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\);

-- Location: FF_X1_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LABCELL_X9_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000010111010101110111001010110010100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: FF_X1_Y37_N56
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: FF_X1_Y37_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: LABCELL_X1_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111111111110011001100111111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y37_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: LABCELL_X11_Y36_N24
\auto_signaltap_0|acq_trigger_in_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ = ( \VGA_Generator|b[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[7]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\);

-- Location: FF_X11_Y36_N26
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: FF_X1_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: LABCELL_X1_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110101011101010110110011101100111011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: FF_X4_Y6_N59
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: FF_X1_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LABCELL_X1_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110110001110100011101000110110000101100001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y39_N27
\auto_signaltap_0|acq_trigger_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: FF_X7_Y39_N28
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: FF_X7_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: LABCELL_X10_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101011001010110000111011001110110010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: FF_X1_Y10_N23
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: FF_X1_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: LABCELL_X1_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101110011000101010110001000110011001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: FF_X1_Y10_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X1_Y10_N50
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: FF_X1_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: LABCELL_X1_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010101110110011001110001000111111111000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: FF_X4_Y6_N2
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: FF_X1_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: LABCELL_X1_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111110101000000000101010110101111111101010000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y6_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: LABCELL_X1_Y10_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: FF_X6_Y6_N50
\auto_signaltap_0|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(24));

-- Location: FF_X6_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001111110011000000111111000000110011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y6_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: LABCELL_X16_Y39_N36
\VGA_Generator|VGA|LessThan9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan9~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_wirecell_combout\);

-- Location: LABCELL_X11_Y39_N36
\auto_signaltap_0|acq_trigger_in_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ = ( \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\);

-- Location: FF_X11_Y39_N38
\auto_signaltap_0|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(27));

-- Location: FF_X10_Y8_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: LABCELL_X10_Y8_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011010101100011001101010110001111110001001000111111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y8_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: FF_X8_Y39_N56
\auto_signaltap_0|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(26));

-- Location: FF_X6_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000101100111011001111010101110101011011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: FF_X6_Y6_N53
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: FF_X6_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010101110110011001110001000111111111000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: FF_X6_Y6_N56
\auto_signaltap_0|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(25));

-- Location: FF_X6_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010010001111110001001000111111010101100011001101010110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y6_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LABCELL_X9_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X9_Y34_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: LABCELL_X4_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: FF_X4_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LABCELL_X7_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

-- Location: FF_X4_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: MLABCELL_X3_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

-- Location: MLABCELL_X6_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000111111111111111110000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\);

-- Location: MLABCELL_X3_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LABCELL_X4_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\);

-- Location: FF_X4_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LABCELL_X4_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\);

-- Location: FF_X4_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LABCELL_X4_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\);

-- Location: FF_X4_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: MLABCELL_X3_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000000100010000000000100010000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LABCELL_X4_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\);

-- Location: FF_X4_Y38_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: LABCELL_X4_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\);

-- Location: FF_X4_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LABCELL_X4_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\);

-- Location: FF_X4_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LABCELL_X1_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000110000000000110000000000110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LABCELL_X2_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LABCELL_X4_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\);

-- Location: FF_X4_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X4_Y38_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LABCELL_X4_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\);

-- Location: FF_X4_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LABCELL_X4_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000101000000000000000000001010000010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LABCELL_X2_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\);

-- Location: LABCELL_X7_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X6_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: MLABCELL_X3_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: MLABCELL_X6_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000101110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\);

-- Location: FF_X6_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: MLABCELL_X3_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\);

-- Location: LABCELL_X4_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001111010011110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\);

-- Location: FF_X4_Y40_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: MLABCELL_X3_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\);

-- Location: LABCELL_X4_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\);

-- Location: FF_X4_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: MLABCELL_X3_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\);

-- Location: MLABCELL_X3_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\);

-- Location: LABCELL_X4_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110011011100110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\);

-- Location: FF_X4_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: MLABCELL_X3_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\);

-- Location: LABCELL_X4_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\);

-- Location: FF_X4_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: MLABCELL_X3_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LABCELL_X4_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001111010011110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\);

-- Location: FF_X4_Y40_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: MLABCELL_X3_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\);

-- Location: LABCELL_X4_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\);

-- Location: FF_X4_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: MLABCELL_X3_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\);

-- Location: MLABCELL_X3_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LABCELL_X4_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: FF_X4_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: MLABCELL_X3_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\);

-- Location: LABCELL_X4_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\);

-- Location: FF_X4_Y40_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: MLABCELL_X3_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LABCELL_X4_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001111010011110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\);

-- Location: FF_X4_Y40_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: MLABCELL_X3_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LABCELL_X4_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111001100110111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: FF_X4_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: MLABCELL_X3_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\);

-- Location: FF_X3_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: MLABCELL_X3_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\);

-- Location: FF_X3_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: LABCELL_X2_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000100000100000000000010000010000010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: MLABCELL_X3_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: MLABCELL_X3_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001101110000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: FF_X7_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LABCELL_X7_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\);

-- Location: LABCELL_X4_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X7_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LABCELL_X7_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\);

-- Location: FF_X7_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LABCELL_X7_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\);

-- Location: FF_X7_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LABCELL_X7_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\);

-- Location: FF_X7_Y38_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LABCELL_X7_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\);

-- Location: FF_X7_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LABCELL_X7_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\);

-- Location: FF_X7_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: LABCELL_X7_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\);

-- Location: LABCELL_X7_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: FF_X7_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

-- Location: LABCELL_X7_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\);

-- Location: FF_X7_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

-- Location: LABCELL_X7_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\);

-- Location: FF_X7_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

-- Location: LABCELL_X7_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\);

-- Location: LABCELL_X7_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: FF_X7_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

-- Location: LABCELL_X7_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\);

-- Location: MLABCELL_X3_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LABCELL_X7_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X7_Y38_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: FF_X2_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: LABCELL_X1_Y34_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: FF_X4_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LABCELL_X4_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X4_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X3_Y37_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: FF_X6_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LABCELL_X2_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LABCELL_X2_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010100000000001010101111111111110101000000000000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X2_Y37_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X3_Y37_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: MLABCELL_X3_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X1_Y34_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LABCELL_X1_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y34_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: FF_X3_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\);

-- Location: FF_X3_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed[0]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X3_Y34_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LABCELL_X1_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X1_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LABCELL_X10_Y27_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

-- Location: LABCELL_X1_Y3_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\);

-- Location: LABCELL_X1_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: LABCELL_X1_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X1_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X1_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

-- Location: LABCELL_X1_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X1_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X1_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X1_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X1_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: LABCELL_X1_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LABCELL_X1_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X1_Y4_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X1_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X1_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X1_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X1_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X1_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X1_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X1_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X1_Y4_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X1_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X1_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X9_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: FF_X9_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: FF_X1_Y34_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LABCELL_X2_Y34_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\);

-- Location: FF_X4_Y38_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: LABCELL_X4_Y34_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: FF_X4_Y34_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LABCELL_X1_Y34_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: FF_X1_Y34_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: LABCELL_X1_Y34_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\);

-- Location: FF_X4_Y34_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: FF_X1_Y34_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LABCELL_X2_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X3_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X4_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X1_Y34_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LABCELL_X1_Y34_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\);

-- Location: FF_X4_Y34_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: FF_X1_Y34_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LABCELL_X2_Y34_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X4_Y38_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: LABCELL_X7_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: FF_X7_Y34_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: FF_X1_Y34_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LABCELL_X1_Y34_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X4_Y34_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: FF_X1_Y34_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LABCELL_X2_Y34_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\);

-- Location: LABCELL_X7_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: FF_X7_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: MLABCELL_X6_Y34_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: FF_X6_Y34_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LABCELL_X1_Y34_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: FF_X1_Y34_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: LABCELL_X1_Y34_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\);

-- Location: MLABCELL_X3_Y34_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: FF_X3_Y34_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: FF_X1_Y34_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LABCELL_X2_Y34_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: FF_X4_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: LABCELL_X4_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: FF_X4_Y34_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X1_Y34_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LABCELL_X1_Y34_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: FF_X4_Y34_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: FF_X1_Y34_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LABCELL_X2_Y34_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\);

-- Location: FF_X7_Y38_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X6_Y36_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LABCELL_X1_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: FF_X1_Y34_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: LABCELL_X1_Y34_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: FF_X4_Y34_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: FF_X1_Y34_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LABCELL_X2_Y34_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\);

-- Location: LABCELL_X7_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: FF_X7_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: MLABCELL_X3_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: FF_X3_Y37_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X1_Y34_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: LABCELL_X1_Y34_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: FF_X4_Y34_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: FF_X1_Y34_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LABCELL_X2_Y34_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\);

-- Location: FF_X4_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

-- Location: FF_X4_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: FF_X1_Y34_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: LABCELL_X1_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\);

-- Location: FF_X4_Y34_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: FF_X1_Y34_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LABCELL_X2_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X7_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

-- Location: LABCELL_X4_Y34_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\);

-- Location: FF_X4_Y34_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: FF_X1_Y34_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: MLABCELL_X3_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: FF_X4_Y34_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: FF_X3_Y34_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LABCELL_X2_Y34_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\);

-- Location: LABCELL_X7_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\);

-- Location: FF_X7_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

-- Location: MLABCELL_X3_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\);

-- Location: FF_X3_Y37_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: FF_X3_Y37_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: MLABCELL_X3_Y34_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\);

-- Location: FF_X3_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~DUPLICATE_q\);

-- Location: FF_X4_Y34_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~DUPLICATE_q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: FF_X3_Y34_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LABCELL_X2_Y34_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X7_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

-- Location: FF_X3_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: FF_X6_Y34_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: MLABCELL_X3_Y34_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: FF_X4_Y34_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: FF_X3_Y34_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LABCELL_X2_Y34_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\);

-- Location: FF_X8_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: MLABCELL_X6_Y34_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: FF_X6_Y34_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: MLABCELL_X3_Y34_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\);

-- Location: FF_X4_Y34_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: FF_X3_Y34_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LABCELL_X2_Y34_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: FF_X8_Y38_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LABCELL_X4_Y34_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: FF_X4_Y34_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: LABCELL_X1_Y34_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\);

-- Location: FF_X4_Y34_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: FF_X1_Y34_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LABCELL_X2_Y34_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\);

-- Location: LABCELL_X10_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: FF_X10_Y37_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\);

-- Location: FF_X8_Y34_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: MLABCELL_X3_Y34_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\);

-- Location: FF_X3_Y34_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: FF_X3_Y34_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LABCELL_X2_Y34_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: FF_X8_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: MLABCELL_X6_Y34_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\);

-- Location: FF_X6_Y34_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

-- Location: MLABCELL_X3_Y34_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\);

-- Location: FF_X4_Y34_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

-- Location: FF_X3_Y34_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LABCELL_X2_Y34_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\);

-- Location: LABCELL_X10_Y30_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: FF_X10_Y30_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: MLABCELL_X6_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\);

-- Location: FF_X6_Y34_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

-- Location: MLABCELL_X3_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\);

-- Location: FF_X3_Y34_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

-- Location: FF_X3_Y34_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LABCELL_X2_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: FF_X8_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: MLABCELL_X6_Y34_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\);

-- Location: FF_X6_Y34_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

-- Location: MLABCELL_X3_Y34_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\);

-- Location: FF_X4_Y34_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

-- Location: FF_X3_Y34_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LABCELL_X2_Y34_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: FF_X8_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: MLABCELL_X6_Y34_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: FF_X6_Y34_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

-- Location: MLABCELL_X3_Y34_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\);

-- Location: FF_X4_Y34_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

-- Location: FF_X3_Y34_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LABCELL_X9_Y14_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\);

-- Location: FF_X8_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: FF_X6_Y34_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

-- Location: LABCELL_X10_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\);

-- Location: FF_X4_Y34_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

-- Location: FF_X10_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LABCELL_X10_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\);

-- Location: FF_X8_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: MLABCELL_X6_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: FF_X6_Y34_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

-- Location: MLABCELL_X3_Y34_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\);

-- Location: FF_X3_Y34_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

-- Location: FF_X3_Y34_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LABCELL_X9_Y14_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\);

-- Location: FF_X8_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: MLABCELL_X6_Y34_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\);

-- Location: FF_X6_Y34_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

-- Location: MLABCELL_X3_Y34_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\);

-- Location: MLABCELL_X3_Y34_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\);

-- Location: FF_X3_Y34_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

-- Location: FF_X3_Y34_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LABCELL_X1_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\);

-- Location: MLABCELL_X8_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\);

-- Location: FF_X8_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: FF_X4_Y34_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

-- Location: MLABCELL_X3_Y34_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\);

-- Location: MLABCELL_X3_Y34_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\);

-- Location: FF_X3_Y34_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

-- Location: FF_X3_Y34_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LABCELL_X1_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X1_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: LABCELL_X10_Y27_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\);

-- Location: FF_X1_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: FF_X9_Y14_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: FF_X10_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: FF_X9_Y14_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: FF_X2_Y34_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: FF_X2_Y34_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: FF_X2_Y34_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: FF_X2_Y34_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X2_Y34_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X2_Y34_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X2_Y34_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X2_Y34_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X2_Y34_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X2_Y34_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X2_Y34_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X2_Y34_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X2_Y34_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X2_Y34_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X2_Y34_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X2_Y34_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X2_Y34_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X2_Y34_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: MLABCELL_X3_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\);

-- Location: LABCELL_X2_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\);

-- Location: LABCELL_X2_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\);

-- Location: LABCELL_X2_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\);

-- Location: LABCELL_X2_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\);

-- Location: LABCELL_X2_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\);

-- Location: LABCELL_X2_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\);

-- Location: LABCELL_X2_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\);

-- Location: LABCELL_X2_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\);

-- Location: LABCELL_X2_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\);

-- Location: LABCELL_X4_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\);

-- Location: LABCELL_X4_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\);

-- Location: LABCELL_X4_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\);

-- Location: LABCELL_X4_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\);

-- Location: LABCELL_X2_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\);

-- Location: LABCELL_X2_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\);

-- Location: LABCELL_X2_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\);

-- Location: LABCELL_X2_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\);

-- Location: LABCELL_X2_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\);

-- Location: LABCELL_X4_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\);

-- Location: MLABCELL_X3_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\);

-- Location: LABCELL_X4_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\);

-- Location: MLABCELL_X3_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\);

-- Location: MLABCELL_X3_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\);

-- Location: MLABCELL_X3_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\);

-- Location: MLABCELL_X3_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\);

-- Location: MLABCELL_X3_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\);

-- Location: LABCELL_X1_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\);

-- Location: LABCELL_X4_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\);

-- Location: LABCELL_X1_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\);

-- Location: LABCELL_X1_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\);

-- Location: MLABCELL_X3_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\);

-- Location: LABCELL_X2_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\);

-- Location: LABCELL_X2_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\);

-- Location: MLABCELL_X6_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: MLABCELL_X6_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LABCELL_X4_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LABCELL_X4_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: LABCELL_X2_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LABCELL_X2_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: LABCELL_X7_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: MLABCELL_X3_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: LABCELL_X4_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LABCELL_X7_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111011101111111111111110111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\);

-- Location: FF_X2_Y39_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X2_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X3_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X1_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X1_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: FF_X4_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: FF_X1_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: FF_X3_Y38_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: FF_X3_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: FF_X3_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: FF_X3_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: FF_X3_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: FF_X4_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: FF_X4_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: FF_X2_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: FF_X2_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: FF_X2_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: FF_X2_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: FF_X2_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: FF_X4_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: FF_X4_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: FF_X4_Y39_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: FF_X4_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: FF_X2_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: FF_X2_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: FF_X2_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: FF_X2_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: FF_X2_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: FF_X2_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: FF_X2_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: FF_X2_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: FF_X2_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LABCELL_X7_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: LABCELL_X7_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: LABCELL_X1_Y32_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010110000101010101011000010101010101100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: MLABCELL_X6_Y36_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101111111111101110111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\);

-- Location: FF_X1_Y32_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LABCELL_X1_Y32_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\);

-- Location: FF_X1_Y32_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LABCELL_X1_Y32_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: FF_X1_Y32_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: MLABCELL_X6_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000111100001010000011110000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

-- Location: LABCELL_X2_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\);

-- Location: FF_X2_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LABCELL_X1_Y32_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\);

-- Location: LABCELL_X7_Y32_N0
\auto_signaltap_0|~VCC\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

-- Location: LABCELL_X1_Y32_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\);

-- Location: LABCELL_X2_Y32_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y32_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LABCELL_X1_Y32_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X1_Y32_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100100000101010100010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\);

-- Location: LABCELL_X1_Y32_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: LABCELL_X1_Y32_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: MLABCELL_X6_Y32_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011100000000001100110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: MLABCELL_X6_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\);

-- Location: FF_X6_Y32_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: MLABCELL_X6_Y32_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000000110000010001000100010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X6_Y32_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X1_Y32_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y32_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y33_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X1_Y33_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LABCELL_X2_Y32_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111100010001000100010000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X2_Y32_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LABCELL_X12_Y39_N12
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: FF_X12_Y39_N14
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LABCELL_X12_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: FF_X12_Y39_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X12_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X12_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: FF_X12_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LABCELL_X10_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X10_Y27_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LABCELL_X10_Y27_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X10_Y27_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X10_Y27_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

-- Location: LABCELL_X10_Y27_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X10_Y27_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X10_Y27_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X10_Y27_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X10_Y27_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: LABCELL_X10_Y27_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LABCELL_X10_Y27_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X10_Y27_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X10_Y27_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X10_Y27_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X10_Y27_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X10_Y27_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X10_Y27_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X10_Y27_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X10_Y27_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X10_Y27_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X10_Y27_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LABCELL_X10_Y27_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111111111111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X10_Y15_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X10_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X6_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X6_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X10_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X10_Y15_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X10_Y15_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X10_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X10_Y15_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X10_Y15_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X10_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X10_Y15_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X10_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X6_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X10_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: MLABCELL_X6_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\);

-- Location: FF_X6_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X10_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X10_Y15_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X10_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: LABCELL_X10_Y15_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\);

-- Location: FF_X10_Y15_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X10_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X10_Y15_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

-- Location: FF_X10_Y15_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\);

-- Location: LABCELL_X10_Y15_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\);

-- Location: FF_X10_Y15_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X11_Y39_N24
\auto_signaltap_0|acq_data_in_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\);

-- Location: FF_X11_Y39_N26
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: LABCELL_X11_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: FF_X11_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X11_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X11_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: FF_X11_Y39_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: LABCELL_X11_Y39_N21
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: FF_X11_Y39_N23
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: FF_X11_Y39_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X11_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: LABCELL_X11_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: FF_X11_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: LABCELL_X11_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: FF_X11_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: LABCELL_X11_Y39_N0
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: FF_X11_Y39_N2
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: FF_X11_Y39_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X11_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: LABCELL_X11_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: FF_X11_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: LABCELL_X11_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: FF_X11_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: LABCELL_X11_Y39_N9
\auto_signaltap_0|acq_data_in_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\);

-- Location: FF_X11_Y39_N11
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: LABCELL_X11_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: FF_X11_Y39_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: LABCELL_X11_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: FF_X11_Y39_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X11_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: FF_X12_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: M10K_X14_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X12_Y39_N30
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X12_Y39_N32
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: FF_X12_Y39_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X12_Y39_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X12_Y39_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: LABCELL_X12_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: FF_X12_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: LABCELL_X12_Y39_N27
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: FF_X12_Y39_N29
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: FF_X12_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X12_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X12_Y39_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X12_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X8_Y38_N37
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[7]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: FF_X8_Y38_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X8_Y38_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: FF_X8_Y38_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: FF_X8_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: LABCELL_X7_Y39_N33
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: FF_X7_Y39_N34
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: FF_X7_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X7_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: LABCELL_X7_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: FF_X7_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: LABCELL_X7_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: FF_X7_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X7_Y39_N14
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: FF_X7_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X7_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X7_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: LABCELL_X9_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: FF_X9_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: M10K_X5_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N3
\auto_signaltap_0|acq_data_in_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\);

-- Location: FF_X6_Y38_N4
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: FF_X6_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: FF_X6_Y38_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: MLABCELL_X6_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: FF_X6_Y38_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: FF_X6_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: MLABCELL_X6_Y38_N30
\auto_signaltap_0|acq_data_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\);

-- Location: FF_X6_Y38_N32
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: MLABCELL_X6_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: FF_X6_Y38_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X6_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X6_Y38_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: MLABCELL_X6_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\);

-- Location: FF_X6_Y38_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: LABCELL_X7_Y40_N3
\auto_signaltap_0|acq_data_in_reg[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\);

-- Location: FF_X7_Y40_N5
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: FF_X7_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X7_Y40_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X7_Y40_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X7_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: LABCELL_X7_Y40_N21
\auto_signaltap_0|acq_data_in_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\);

-- Location: FF_X7_Y40_N23
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: FF_X7_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LABCELL_X7_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X7_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X7_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: LABCELL_X7_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\);

-- Location: FF_X7_Y40_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: LABCELL_X4_Y40_N42
\auto_signaltap_0|acq_data_in_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\);

-- Location: FF_X4_Y40_N44
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: LABCELL_X4_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: FF_X4_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X4_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X4_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X4_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: M10K_X5_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N27
\auto_signaltap_0|acq_data_in_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\);

-- Location: FF_X4_Y40_N29
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: FF_X4_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X4_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X4_Y40_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X4_Y40_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: FF_X10_Y37_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: MLABCELL_X6_Y38_N48
\auto_signaltap_0|acq_data_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\);

-- Location: FF_X6_Y38_N50
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: MLABCELL_X6_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: FF_X6_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: FF_X6_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: MLABCELL_X6_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: FF_X6_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X10_Y37_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X7_Y40_N29
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: FF_X7_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X7_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X7_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X7_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: LABCELL_X7_Y39_N45
\auto_signaltap_0|acq_data_in_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\);

-- Location: FF_X7_Y39_N47
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: FF_X7_Y39_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: LABCELL_X7_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: FF_X7_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X7_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: LABCELL_X7_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\);

-- Location: FF_X7_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: LABCELL_X9_Y36_N0
\auto_signaltap_0|acq_data_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\);

-- Location: FF_X9_Y36_N2
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: FF_X9_Y36_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X9_Y36_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X9_Y36_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X9_Y36_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: M10K_X5_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\);

-- Location: LABCELL_X9_Y36_N57
\auto_signaltap_0|acq_data_in_reg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\);

-- Location: FF_X9_Y36_N59
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: FF_X9_Y36_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X9_Y36_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: LABCELL_X9_Y36_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: FF_X9_Y36_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X4_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: MLABCELL_X8_Y36_N3
\auto_signaltap_0|acq_data_in_reg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\);

-- Location: FF_X8_Y36_N5
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: FF_X8_Y36_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: MLABCELL_X8_Y36_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\);

-- Location: FF_X8_Y36_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X8_Y36_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X3_Y36_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: LABCELL_X9_Y36_N48
\auto_signaltap_0|acq_data_in_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\);

-- Location: FF_X9_Y36_N50
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: LABCELL_X9_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\);

-- Location: FF_X9_Y36_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X9_Y36_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X9_Y36_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X9_Y36_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: MLABCELL_X8_Y36_N21
\auto_signaltap_0|acq_data_in_reg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\);

-- Location: FF_X8_Y36_N23
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: FF_X8_Y36_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X8_Y36_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: FF_X8_Y36_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: FF_X8_Y36_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: MLABCELL_X8_Y36_N12
\auto_signaltap_0|acq_data_in_reg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\);

-- Location: FF_X8_Y36_N14
\auto_signaltap_0|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(24));

-- Location: MLABCELL_X8_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\);

-- Location: FF_X8_Y36_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: FF_X8_Y36_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: FF_X8_Y36_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: FF_X8_Y36_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: M10K_X5_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\);

-- Location: MLABCELL_X8_Y36_N18
\auto_signaltap_0|acq_data_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\);

-- Location: FF_X8_Y36_N20
\auto_signaltap_0|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(25));

-- Location: FF_X8_Y36_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X8_Y36_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: FF_X8_Y36_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: FF_X8_Y36_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: LABCELL_X7_Y40_N33
\auto_signaltap_0|acq_data_in_reg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ = ( \VGA_Generator|r[7]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[7]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\);

-- Location: FF_X7_Y40_N35
\auto_signaltap_0|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(26));

-- Location: LABCELL_X7_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\);

-- Location: FF_X7_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: LABCELL_X7_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: FF_X7_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: FF_X7_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X7_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X7_Y40_N40
\auto_signaltap_0|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan9~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(27));

-- Location: FF_X7_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: LABCELL_X7_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\);

-- Location: FF_X7_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: LABCELL_X7_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\);

-- Location: FF_X7_Y40_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: FF_X7_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: M10K_X5_Y34_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\);

-- Location: LABCELL_X4_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\);

-- Location: LABCELL_X10_Y32_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X10_Y32_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: LABCELL_X10_Y27_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\);

-- Location: FF_X4_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: FF_X4_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: FF_X4_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: FF_X4_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: FF_X4_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: FF_X4_Y37_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: FF_X4_Y37_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: FF_X4_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: FF_X4_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: FF_X4_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: FF_X4_Y37_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: FF_X4_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: FF_X4_Y37_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: FF_X4_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: FF_X4_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: FF_X4_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: FF_X4_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: FF_X4_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: FF_X7_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: FF_X7_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: FF_X7_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: FF_X7_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: FF_X7_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: FF_X7_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: FF_X7_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: FF_X7_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: FF_X7_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: MLABCELL_X3_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110101111111111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: FF_X3_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: MLABCELL_X3_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\);

-- Location: FF_X3_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: MLABCELL_X3_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\);

-- Location: FF_X3_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: MLABCELL_X3_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\);

-- Location: FF_X3_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: MLABCELL_X6_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\);

-- Location: FF_X6_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: MLABCELL_X6_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\);

-- Location: FF_X6_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: MLABCELL_X6_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\);

-- Location: FF_X6_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LABCELL_X1_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\);

-- Location: FF_X1_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: MLABCELL_X6_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X6_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: MLABCELL_X6_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X6_Y39_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: MLABCELL_X6_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X6_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: MLABCELL_X6_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\);

-- Location: LABCELL_X7_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X6_Y38_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: FF_X6_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: MLABCELL_X6_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X3_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: FF_X6_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: MLABCELL_X6_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\);

-- Location: FF_X6_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: FF_X6_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: MLABCELL_X6_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X6_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: FF_X6_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: MLABCELL_X6_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: FF_X6_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: FF_X6_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: MLABCELL_X6_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: FF_X6_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: FF_X6_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: MLABCELL_X6_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\);

-- Location: FF_X6_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: FF_X6_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: MLABCELL_X6_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\);

-- Location: FF_X6_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: FF_X6_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: MLABCELL_X6_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: FF_X6_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: FF_X6_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: MLABCELL_X6_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X3_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: FF_X6_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: MLABCELL_X6_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X6_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: FF_X6_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: MLABCELL_X6_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000001000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X3_Y37_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: FF_X6_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: MLABCELL_X6_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: MLABCELL_X6_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: MLABCELL_X6_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: MLABCELL_X3_Y32_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\);

-- Location: FF_X3_Y32_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: MLABCELL_X8_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: MLABCELL_X6_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X6_Y38_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: MLABCELL_X8_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110101111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: MLABCELL_X8_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: MLABCELL_X6_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000000000000111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: FF_X8_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: MLABCELL_X8_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X8_Y37_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: MLABCELL_X8_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X8_Y37_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: MLABCELL_X8_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X8_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: MLABCELL_X8_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X8_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: MLABCELL_X8_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X8_Y37_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: MLABCELL_X8_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: LABCELL_X10_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]~feeder_combout\);

-- Location: FF_X10_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: MLABCELL_X8_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X8_Y37_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: MLABCELL_X8_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X4_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: MLABCELL_X8_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: MLABCELL_X8_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]~feeder_combout\);

-- Location: FF_X8_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: MLABCELL_X8_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X10_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: MLABCELL_X8_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: MLABCELL_X6_Y3_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]~feeder_combout\);

-- Location: FF_X6_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: MLABCELL_X8_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X8_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: MLABCELL_X8_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X8_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: MLABCELL_X8_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X8_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: MLABCELL_X8_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100001100000111010000110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X8_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: MLABCELL_X8_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X8_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: MLABCELL_X6_Y36_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: LABCELL_X7_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101111000011010010111100001101111000111100000111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: LABCELL_X7_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\);

-- Location: LABCELL_X7_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111111110101000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\);

-- Location: FF_X7_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: LABCELL_X7_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\);

-- Location: FF_X7_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: FF_X6_Y36_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: LABCELL_X1_Y33_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder_combout\);

-- Location: FF_X1_Y33_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: LABCELL_X7_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\);

-- Location: FF_X7_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: FF_X7_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: FF_X4_Y33_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: LABCELL_X7_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110110100110000110011110001111000100001111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X7_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: FF_X1_Y33_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: FF_X7_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: FF_X1_Y33_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: FF_X7_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: LABCELL_X7_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010111000010010110111010010110100100010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: FF_X7_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: MLABCELL_X6_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: LABCELL_X7_Y36_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\);

-- Location: FF_X6_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: MLABCELL_X6_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X6_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: MLABCELL_X6_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100110011001000110011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\);

-- Location: FF_X6_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: MLABCELL_X6_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: FF_X6_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: FF_X6_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: FF_X6_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: FF_X6_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: FF_X6_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: FF_X6_Y37_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: FF_X6_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: FF_X6_Y37_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: FF_X6_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: FF_X6_Y37_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: FF_X6_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: FF_X6_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: FF_X6_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: MLABCELL_X6_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: MLABCELL_X6_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000010111110111111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: LABCELL_X7_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LABCELL_X7_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: MLABCELL_X3_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: MLABCELL_X3_Y35_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\);

-- Location: FF_X3_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: MLABCELL_X3_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X3_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: MLABCELL_X3_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X3_Y35_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: MLABCELL_X3_Y35_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X3_Y35_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LABCELL_X7_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: LABCELL_X7_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100110011111111000011001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: MLABCELL_X8_Y35_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LABCELL_X1_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: LABCELL_X70_Y28_N3
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X4_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X2_Y36_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


