// Seed: 3344626418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_21 = 32'd16,
    parameter id_34 = 32'd24,
    parameter id_37 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    _id_34,
    id_35,
    id_36
);
  output wire id_36;
  output wire id_35;
  inout wire _id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  input wire _id_21;
  inout wire id_20;
  inout wire id_19;
  inout logic [7:0] id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output tri1 id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire _id_37 = id_4;
  assign #(-1'b0) id_31 = id_2;
  assign id_18[id_37] = id_19;
  assign id_30 = id_4;
  assign id_11 = {-1, 1};
  module_0 modCall_1 (
      id_35,
      id_2,
      id_32,
      id_35,
      id_24,
      id_31,
      id_31,
      id_26,
      id_16,
      id_14,
      id_8,
      id_32,
      id_1
  );
  assign id_28 = id_34;
  logic [id_21 : id_34] id_38 = -1'd0;
endmodule
