## Lab experiments

### Experiment 1 (Truth Table and Logic Gates)
**To study and verify the truth table of various logic gates (NOT, AND, OR, NAND, NOR, XOR, & XNOR).**

*Output*
```
a       b       AND     OR      XOR     NAND    NOR     XNOR    NOT(A)
0       0       0       0       0       1       1       1       1
0       1       0       1       1       1       0       0       1
1       0       0       1       1       1       0       0       0
1       1       1       1       0       0       0       1       0
```

### Experiment 2 (Half Adder)
**To design and verify a half adder**

*Output*
```
a       b       carry   sum
0       0       0       0
0       1       0       1
1       0       0       1
1       1       1       0
```

### Experiment 3 (Full Adder)
**To design and verify a full adder**

*Output*
```
a       b       c       carry   sum
0       0       0       0       0
0       0       1       0       1
0       1       0       0       1
0       1       1       1       0
1       0       0       0       1
1       0       1       1       0
1       1       0       1       0
1       1       1       1       1
```

### Experiment 4 (Half Subtracter)
**To design and verify a half subtractor**

*Output*
```
x       y       d       b
0       0       0       0
0       1       1       1
1       0       1       0
1       1       0       0
```


### Experiment 4 (Full Subtracter)
**To design and verify a full subtractor**

*Output*
```
x       y       z       d       b
0       0       0       0       0
0       0       1       1       1
0       1       0       1       1
0       1       1       0       1
1       0       0       1       0
1       0       1       0       0
1       1       0       0       0
1       1       1       1       1
```