INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/controlador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sources_1/new/ram_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/controlador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/new/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vicpt/Documents/GitHub/proyect/final_project/final_project.srcs/sim_1/imports/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
