<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 219.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../feup-che/Project/Project/OriginalProjectFiles-v0.6/utils.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;k&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:28:54" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;num_features&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:28:61" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;k&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:42:54" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;new_point_classification_id&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:67:43" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;num_features&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:69:55" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;k&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:103:19" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;num_classes&apos;: ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:103:54" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 221.256 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;update_best&apos; into &apos;knn&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:69:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;initialize_best&apos; into &apos;classifyinstance&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;knn&apos; into &apos;classifyinstance&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;classify&apos; into &apos;classifyinstance&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.671 seconds; current allocated memory: 222.924 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 222.925 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 224.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 223.542 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_29_1&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29) in function &apos;classifyinstance&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_80_1&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80) in function &apos;classifyinstance&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_106_1&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106) in function &apos;classifyinstance&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_113_2&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113) in function &apos;classifyinstance&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_127_3&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:125) in function &apos;classifyinstance&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_80_1&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80) in function &apos;classifyinstance&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_86_2&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:71) in function &apos;classifyinstance&apos; completely with a factor of 43." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_48_1&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:44) in function &apos;classifyinstance&apos; completely with a factor of 20." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 245.003 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;histogram&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:107:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;histogram&apos; (../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 241.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;classifyinstance&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;classifyinstance&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_29_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_1_write_ln33&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;store&apos; operation (&apos;best_points_addr_write_ln31&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31) of constant &lt;constant:_ssdm_op_Write.bram.i64&gt; on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_29_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_80_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_4_write_ln57&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_4_write_ln57&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_4_write_ln57&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_4_write_ln57&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_4_write_ln57&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57) of constant &lt;constant:_ssdm_op_Write.bram.p0i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;classifyinstance&apos; (loop &apos;VITIS_LOOP_80_1&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;best_points_addr_5_write_ln58&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58) of constant &lt;constant:_ssdm_op_Write.bram.i64&gt; on array &apos;best_points&apos; and &apos;load&apos; operation (&apos;best_points_load_1&apos;, ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array &apos;best_points&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 24, Depth = 227, loop &apos;VITIS_LOOP_80_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_106_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_106_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_113_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_113_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_127_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_127_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.275 seconds; current allocated memory: 244.623 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.303 seconds; current allocated memory: 248.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;classifyinstance&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/new_point_features&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/new_point_classification_id&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/k&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/best_points&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/num_classes&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/known_points_soa&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/num_points&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;classifyinstance/num_features&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;classifyinstance&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;classifyinstance/new_point_classification_id&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;classifyinstance/k&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;classifyinstance/num_classes&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;classifyinstance/num_features&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;classifyinstance&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 254.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;classifyinstance_histogram_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.967 seconds; current allocated memory: 273.572 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for classifyinstance." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for classifyinstance." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 61.89 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 22.979 seconds; current allocated memory: 273.776 MB." resolution=""/>
</Messages>
