// Seed: 2552021217
module module_0;
  wire id_2;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
    , id_6,
    output logic id_3
    , id_7,
    input  wor   id_4
);
  initial begin
    id_3 <= 1;
    id_7[1] <= id_0;
    id_1 <= 1;
    if (1'b0) begin
      id_1 = 1 == id_4;
    end else cover (id_6);
    id_1 <= id_2;
  end
  module_0();
endmodule
module module_2 (
    input  wire id_0,
    output wand id_1,
    input  wand id_2
);
  string id_4 = "";
  module_0();
  assign id_1 = 1;
endmodule
