Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan  2 10:30:10 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   198 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             328 |          110 |
| No           | No                    | Yes                    |              38 |           24 |
| No           | Yes                   | No                     |             284 |           96 |
| Yes          | No                    | No                     |              23 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             361 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                     Clock Signal                                                    |                                                        Enable Signal                                                       |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                            |                1 |              2 |         2.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              2 |         2.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/proc_sys_reset_200/U0/EXT_LPF/lpf_int                                           |                3 |              4 |         1.33 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]          |                2 |              4 |         2.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                2 |              4 |         2.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/proc_sys_reset_pix/U0/EXT_LPF/lpf_int                                           |                2 |              4 |         2.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                    | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                         |                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                      |                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                    | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                      |                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                    | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |              6 |         3.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/proc_sys_reset_pix/U0/SEQ/seq_cnt_en                                                                            | design_1_i/proc_sys_reset_pix/U0/SEQ/SEQ_COUNTER/clear                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                | design_1_i/proc_sys_reset_200/U0/SEQ/seq_cnt_en                                                                            | design_1_i/proc_sys_reset_200/U0/SEQ/SEQ_COUNTER/clear                                     |                2 |              6 |         3.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/process_mod_0/inst/DATA_INTERFACE/SR[0]                                         |                2 |              8 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter_reg[4]_0[0]          |                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                3 |              8 |         2.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/SOBEL_CALC/ready_shift_reg[3]_0[0]                                    | design_1_i/util_vector_logic_0/Res[0]                                                      |                2 |              8 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter_reg[4]_1[0]          | design_1_i/util_vector_logic_0/Res[0]                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                6 |              9 |         1.50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter_reg[4]_3[0]          | design_1_i/util_vector_logic_0/Res[0]                                                      |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/hdmi_interface_0/inst/syncCount[10]_i_2_n_0                                                                     | design_1_i/hdmi_interface_0/inst/syncCount                                                 |                4 |             11 |         2.75 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter                      | design_1_i/util_vector_logic_0/Res[0]                                                      |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/SOBEL_DATA_MODULATE/iRows[10]_i_1_n_0                     | design_1_i/util_vector_logic_0/Res[0]                                                      |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/SOBEL_DATA_MODULATE/E[0]                                  | design_1_i/util_vector_logic_0/Res[0]                                                      |                5 |             11 |         2.20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter_reg[4]_2             | design_1_i/util_vector_logic_0/Res[0]                                                      |                4 |             11 |         2.75 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/RGB2GREY/E[0]                                                                      | design_1_i/util_vector_logic_0/Res[0]                                                      |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |         5.50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/hdmi_interface_0/inst/frame_end4_out                                            |                3 |             11 |         3.67 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/hdmi_interface_0/inst/vCount                                                                                    | design_1_i/hdmi_interface_0/inst/frame_end4_out                                            |                5 |             11 |         2.20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_576_639_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_640_703_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_512_575_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_256_319_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_320_383_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_384_447_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_0_63_0_2_i_1_n_0      |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1152_1215_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1216_1279_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1024_1087_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1088_1151_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1280_1343_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1408_1471_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1472_1535_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1600_1663_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1344_1407_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_128_191_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                9 |             12 |         1.33 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_960_1023_0_2_i_1_n_0  |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_1536_1599_0_2_i_1_n_0 |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_64_127_0_2_i_1_n_0    |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_768_831_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_896_959_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_832_895_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_704_767_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_192_255_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/mem_reg_448_511_0_2_i_1_n_0   |                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/rd_pointer[5]_i_1__0_n_0      | design_1_i/util_vector_logic_0/Res[0]                                                      |                5 |             13 |         2.60 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/hdmi_interface_0/inst/VData_out[23]_i_2_n_0                                                                     | design_1_i/hdmi_interface_0/inst/VData_out[23]_i_1_n_0                                     |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG                                                                |                                                                                                                            |                                                                                            |               12 |             31 |         2.58 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               11 |             32 |         2.91 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                       |                                                                                            |                6 |             48 |         8.00 |
|  design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/SOBEL_DATA_MODULATE/data0_out_reg[7]_i_2_n_0_BUFG |                                                                                                                            | design_1_i/util_vector_logic_0/Res[0]                                                      |               26 |             64 |         2.46 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            | design_1_i/process_mod_0/inst/SOBEL_MOD/SOBEL_KERNEL/DATA_BUFFER/FIFO_DOUBLE_1/FIFO_LINE_1_1/iCounter_reg[4]_5[0]          | design_1_i/util_vector_logic_0/Res[0]                                                      |               20 |             67 |         3.35 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            | design_1_i/util_vector_logic_0/Res[0]                                                      |               28 |             93 |         3.32 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0                                                  |                                                                                                                            |                                                                                            |               44 |            143 |         3.25 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                            |                                                                                                                            |                                                                                            |               56 |            156 |         2.79 |
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


