INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:32:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 init18/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.150ns period=6.300ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.150ns period=6.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.300ns  (clk rise@6.300ns - clk rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.530ns (22.483%)  route 5.275ns (77.517%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.783 - 6.300 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1715, unset)         0.508     0.508    init18/clk
                         FDRE                                         r  init18/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  init18/dataReg_reg[0]/Q
                         net (fo=10, unplaced)        0.431     1.165    init18/control/Memory_reg[0][0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.284 r  init18/control/transmitValue_i_2__130/O
                         net (fo=68, unplaced)        0.424     1.708    init18/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.751 r  init18/control/transmitValue_i_4__2/O
                         net (fo=43, unplaced)        0.301     2.052    init18/control/transmitValue_reg_2
                         LUT5 (Prop_lut5_I1_O)        0.043     2.095 r  init18/control/Memory[1][0]_i_35__0/O
                         net (fo=1, unplaced)         0.244     2.339    cmpi7/Memory[1][0]_i_17_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.382 r  cmpi7/Memory[1][0]_i_27/O
                         net (fo=1, unplaced)         0.244     2.626    cmpi7/Memory[1][0]_i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.669 r  cmpi7/Memory[1][0]_i_17/O
                         net (fo=1, unplaced)         0.000     2.669    cmpi7/Memory[1][0]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.915 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     2.922    cmpi7/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.972 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.972    cmpi7/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.094 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     3.370    buffer119/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     3.492 r  buffer119/fifo/fullReg_i_2__1/O
                         net (fo=4, unplaced)         0.268     3.760    init18/control/buffer119_outs
                         LUT6 (Prop_lut6_I4_O)        0.043     3.803 f  init18/control/Head[0]_i_2/O
                         net (fo=6, unplaced)         0.276     4.079    init18/control/buffer115_outs_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.122 r  init18/control/transmitValue_i_2__68/O
                         net (fo=5, unplaced)         0.272     4.394    init18/control/Full_reg
                         LUT5 (Prop_lut5_I1_O)        0.043     4.437 f  init18/control/transmitValue_i_2__62/O
                         net (fo=9, unplaced)         0.263     4.700    buffer63/control/mux8_outs_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.743 f  buffer63/control/transmitValue_i_11__1/O
                         net (fo=1, unplaced)         0.244     4.987    buffer60/control/branch_ready__1_33
                         LUT6 (Prop_lut6_I2_O)        0.043     5.030 r  buffer60/control/transmitValue_i_6__4/O
                         net (fo=1, unplaced)         0.377     5.407    buffer63/control/transmitValue_reg_59
                         LUT6 (Prop_lut6_I2_O)        0.043     5.450 r  buffer63/control/transmitValue_i_3__79/O
                         net (fo=18, unplaced)        0.301     5.751    buffer60/control/transmitValue_reg_31
                         LUT6 (Prop_lut6_I3_O)        0.043     5.794 f  buffer60/control/transmitValue_i_12__0/O
                         net (fo=1, unplaced)         0.244     6.038    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__131
                         LUT6 (Prop_lut6_I2_O)        0.043     6.081 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__2/O
                         net (fo=1, unplaced)         0.244     6.325    fork45/control/generateBlocks[8].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I3_O)        0.043     6.368 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__131/O
                         net (fo=21, unplaced)        0.305     6.673    buffer60/control/transmitValue_reg_32
                         LUT4 (Prop_lut4_I2_O)        0.043     6.716 f  buffer60/control/fullReg_i_2__7/O
                         net (fo=6, unplaced)         0.276     6.992    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT5 (Prop_lut5_I3_O)        0.043     7.035 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     7.313    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.300     6.300 r  
                                                      0.000     6.300 r  clk (IN)
                         net (fo=1715, unset)         0.483     6.783    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     6.783    
                         clock uncertainty           -0.035     6.747    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.555    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.555    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 -0.758    




