$date
	Sun Apr 13 21:10:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module fa4 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c_in $end
$var wire 1 + c_out $end
$var wire 1 . sum $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 + c_in $end
$var wire 1 * c_out $end
$var wire 1 4 sum $end
$var wire 1 5 w1 $end
$var wire 1 6 w2 $end
$var wire 1 7 w3 $end
$upscope $end
$scope module fa3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 : sum $end
$var wire 1 ; w1 $end
$var wire 1 < w2 $end
$var wire 1 = w3 $end
$upscope $end
$scope module fa4 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 @ sum $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$var wire 1 C w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
14
13
02
01
00
1/
1.
0-
1,
0+
0*
0)
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10
1"
1C
1)
1=
1*
04
17
0.
1+
0:
b0 !
b0 (
0@
0/
10
1;
1A
1-
03
12
18
1>
b1 $
b1 '
b1111 #
b1111 &
#20
1"
0@
1C
1)
0:
1=
1*
04
17
11
1+
1/
00
b0 !
b0 (
0.
19
0,
08
1%
b101 $
b101 '
b1010 #
b1010 &
#30
13
09
02
18
b11 $
b11 '
b1100 #
b1100 &
#40
