###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14940   # Number of WRITE/WRITEP commands
num_reads_done                 =       687795   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       554073   # Number of read row buffer hits
num_read_cmds                  =       687795   # Number of READ/READP commands
num_writes_done                =        14943   # Number of read requests issued
num_write_row_hits             =         7834   # Number of write row buffer hits
num_act_cmds                   =       141341   # Number of ACT commands
num_pre_cmds                   =       141315   # Number of PRE commands
num_ondemand_pres              =       119889   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9265666   # Cyles of rank active rank.0
rank_active_cycles.1           =      8967898   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       734334   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1032102   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       650747   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9621   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4858   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8262   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4840   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1023   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          877   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1334   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2492   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17045   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           24   # Write cmd latency (cycles)
write_latency[100-119]         =           23   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           74   # Write cmd latency (cycles)
write_latency[160-179]         =          125   # Write cmd latency (cycles)
write_latency[180-199]         =          151   # Write cmd latency (cycles)
write_latency[200-]            =        14466   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       264855   # Read request latency (cycles)
read_latency[40-59]            =        89516   # Read request latency (cycles)
read_latency[60-79]            =        79288   # Read request latency (cycles)
read_latency[80-99]            =        39849   # Read request latency (cycles)
read_latency[100-119]          =        31677   # Read request latency (cycles)
read_latency[120-139]          =        29250   # Read request latency (cycles)
read_latency[140-159]          =        20735   # Read request latency (cycles)
read_latency[160-179]          =        16524   # Read request latency (cycles)
read_latency[180-199]          =        13573   # Read request latency (cycles)
read_latency[200-]             =       102523   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.45805e+07   # Write energy
read_energy                    =  2.77319e+09   # Read energy
act_energy                     =  3.86709e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5248e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.95409e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78178e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59597e+09   # Active standby energy rank.1
average_read_latency           =      114.433   # Average read request latency (cycles)
average_interarrival           =      14.2292   # Average request interarrival latency (cycles)
total_energy                   =  1.61648e+10   # Total energy (pJ)
average_power                  =      1616.48   # Average power (mW)
average_bandwidth              =       5.9967   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14033   # Number of WRITE/WRITEP commands
num_reads_done                 =       723015   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       588966   # Number of read row buffer hits
num_read_cmds                  =       723016   # Number of READ/READP commands
num_writes_done                =        14039   # Number of read requests issued
num_write_row_hits             =         7283   # Number of write row buffer hits
num_act_cmds                   =       141284   # Number of ACT commands
num_pre_cmds                   =       141257   # Number of PRE commands
num_ondemand_pres              =       119365   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9077363   # Cyles of rank active rank.0
rank_active_cycles.1           =      9070242   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       922637   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       929758   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       685034   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9633   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4969   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8513   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4558   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          990   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          875   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1314   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2600   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17027   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           21   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           51   # Write cmd latency (cycles)
write_latency[140-159]         =           62   # Write cmd latency (cycles)
write_latency[160-179]         =          102   # Write cmd latency (cycles)
write_latency[180-199]         =          134   # Write cmd latency (cycles)
write_latency[200-]            =        13612   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       272477   # Read request latency (cycles)
read_latency[40-59]            =       102195   # Read request latency (cycles)
read_latency[60-79]            =        85107   # Read request latency (cycles)
read_latency[80-99]            =        43480   # Read request latency (cycles)
read_latency[100-119]          =        33369   # Read request latency (cycles)
read_latency[120-139]          =        30553   # Read request latency (cycles)
read_latency[140-159]          =        21640   # Read request latency (cycles)
read_latency[160-179]          =        16869   # Read request latency (cycles)
read_latency[180-199]          =        13616   # Read request latency (cycles)
read_latency[200-]             =       103707   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.00527e+07   # Write energy
read_energy                    =   2.9152e+09   # Read energy
act_energy                     =  3.86553e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.42866e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.46284e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66427e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65983e+09   # Active standby energy rank.1
average_read_latency           =       117.24   # Average read request latency (cycles)
average_interarrival           =      13.5671   # Average request interarrival latency (cycles)
total_energy                   =  1.62897e+10   # Total energy (pJ)
average_power                  =      1628.97   # Average power (mW)
average_bandwidth              =      6.28953   # Average bandwidth
