library ieee ;
use ieee . std_logic_1164 .all ;
entity dec_7seg is
port (
digit : in integer range 0 to 15;
segments : out std_logic_vector (6 downto 0)
);
end;
architecture behave of dec_7seg is
begin
with digit select
segments <=
"1000000" when 0 ,
"1111001" when 1 ,
-- à compléter
"1111111" when others ;
end;
