{"vcs1":{"timestamp_begin":1682291459.421154926, "rt":0.97, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1682291460.429816878, "rt":1.17, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682291461.623542866, "rt":1.86, "ut":0.06, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291459.106766265}
{"VCS_COMP_START_TIME": 1682291459.106766265}
{"VCS_COMP_END_TIME": 1682291464.166144225}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338364}}
{"stitch_vcselab": {"peak_mem": 238988}}
