/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [8:0] _03_;
  wire [7:0] _04_;
  wire [39:0] _05_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [31:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[69] ? in_data[90] : in_data[67];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_5z = ~(celloutsig_0_3z & celloutsig_0_2z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z & celloutsig_1_4z);
  assign celloutsig_1_11z = ~(celloutsig_1_0z & celloutsig_1_7z);
  assign celloutsig_1_15z = ~(celloutsig_1_5z & celloutsig_1_8z[1]);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_7z : celloutsig_1_3z);
  assign celloutsig_1_17z = !(celloutsig_1_0z ? celloutsig_1_11z : celloutsig_1_1z);
  assign celloutsig_0_3z = ~celloutsig_0_2z;
  assign celloutsig_0_4z = ~in_data[21];
  assign celloutsig_0_61z = ~celloutsig_0_27z;
  assign celloutsig_1_0z = ~in_data[180];
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_0_1z = ~in_data[38];
  assign celloutsig_0_6z = in_data[66] | ~(celloutsig_0_5z);
  assign celloutsig_1_1z = in_data[144] | ~(in_data[122]);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_3z);
  assign celloutsig_1_9z = celloutsig_1_0z | ~(celloutsig_1_7z);
  assign celloutsig_0_14z = celloutsig_0_9z[10] | ~(_01_);
  assign celloutsig_0_19z = celloutsig_0_5z | ~(celloutsig_0_18z[2]);
  assign celloutsig_0_20z = celloutsig_0_19z | ~(celloutsig_0_8z[15]);
  assign celloutsig_0_27z = celloutsig_0_19z | ~(celloutsig_0_14z);
  reg [2:0] _28_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _28_ <= 3'h0;
    else _28_ <= { celloutsig_0_28z[9:8], celloutsig_0_20z };
  assign out_data[34:32] = _28_;
  reg [3:0] _29_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_10z[2:1], celloutsig_0_5z, celloutsig_0_5z };
  assign _02_[3:0] = _29_;
  reg [4:0] _30_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_8z[17:14], celloutsig_0_0z };
  assign { _03_[5:4], _01_, _03_[2:1] } = _30_;
  reg [39:0] _31_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _31_ <= 40'h0000000000;
    else _31_ <= { celloutsig_0_11z[8:4], _02_[3:0], celloutsig_0_11z, celloutsig_0_5z, _03_[5:4], _01_, _03_[2:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign { _05_[39:27], _00_, _05_[25:9], _04_, _05_[0] } = _31_;
  assign celloutsig_1_3z = { in_data[174:159], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >= { in_data[164:147], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[157:133], celloutsig_1_1z, celloutsig_1_0z } >= in_data[150:124];
  assign celloutsig_0_8z = { in_data[45:17], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } * { in_data[92:69], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_7z } * { celloutsig_1_14z[4:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_16z[6:3], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_18z } * { celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_28z = { celloutsig_0_15z[0], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_10z } * { _05_[15], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_7z = - { in_data[45:42], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_8z = - { in_data[184:183], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = - { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = - { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_9z = - { celloutsig_0_8z[21:16], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = - celloutsig_0_7z[5:3];
  assign celloutsig_0_11z = - { celloutsig_0_8z[1:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_22z = - { _02_[3], celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_15z = { celloutsig_0_9z[2:0], celloutsig_0_1z } | celloutsig_0_8z[23:20];
  assign celloutsig_0_18z = { _02_[2:0], celloutsig_0_5z, celloutsig_0_0z } | celloutsig_0_7z[4:0];
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_7z) | (celloutsig_1_5z & celloutsig_1_8z[4]));
  assign celloutsig_0_21z = ~((celloutsig_0_15z[1] & celloutsig_0_7z[5]) | (celloutsig_0_7z[0] & celloutsig_0_6z));
  assign _02_[4] = celloutsig_0_5z;
  assign { _03_[8:6], _03_[3], _03_[0] } = { celloutsig_0_15z[2:0], _01_, celloutsig_0_3z };
  assign { _05_[26], _05_[8:1] } = { _00_, _04_ };
  assign { out_data[135:128], out_data[123:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z };
endmodule
