TimeQuest Timing Analyzer report for mips_multi
Thu Dec  6 13:44:34 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 66.62 MHz  ; 66.62 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -14.010 ; -1717.168     ;
; clk_rom ; -2.044  ; -99.974       ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.527 ; 0.000         ;
; clk_rom ; 0.640 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                       ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -14.010 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 15.047     ;
; -14.007 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.003     ; 15.040     ;
; -14.003 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 15.040     ;
; -13.998 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.042     ;
; -13.995 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.035     ;
; -13.991 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.035     ;
; -13.989 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 15.023     ;
; -13.989 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 15.023     ;
; -13.986 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.006     ; 15.016     ;
; -13.986 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.006     ; 15.016     ;
; -13.982 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 15.016     ;
; -13.982 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 15.016     ;
; -13.940 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.983     ;
; -13.940 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.983     ;
; -13.937 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.976     ;
; -13.937 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.976     ;
; -13.933 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.976     ;
; -13.933 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.976     ;
; -13.930 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.005      ; 14.971     ;
; -13.927 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.964     ;
; -13.923 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.005      ; 14.964     ;
; -13.836 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.869     ;
; -13.824 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 14.864     ;
; -13.815 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.006     ; 14.845     ;
; -13.815 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.006     ; 14.845     ;
; -13.795 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.017     ; 14.814     ;
; -13.795 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 14.814     ;
; -13.795 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.828     ;
; -13.792 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.021     ; 14.807     ;
; -13.792 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 14.807     ;
; -13.788 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.017     ; 14.807     ;
; -13.788 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 14.807     ;
; -13.783 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.004      ; 14.823     ;
; -13.782 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.803     ;
; -13.782 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.803     ;
; -13.782 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.803     ;
; -13.782 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.803     ;
; -13.779 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.796     ;
; -13.779 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.796     ;
; -13.779 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.796     ;
; -13.779 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.796     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.796     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.796     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.796     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.796     ;
; -13.774 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.006     ; 14.804     ;
; -13.774 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.006     ; 14.804     ;
; -13.771 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.800     ;
; -13.771 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.805     ;
; -13.771 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.805     ;
; -13.771 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.007     ; 14.800     ;
; -13.769 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.011     ; 14.794     ;
; -13.768 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.793     ;
; -13.768 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.798     ;
; -13.768 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.798     ;
; -13.768 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.011     ; 14.793     ;
; -13.767 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.806     ;
; -13.766 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.805     ;
; -13.766 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.805     ;
; -13.766 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.787     ;
; -13.764 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.793     ;
; -13.764 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.798     ;
; -13.764 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.798     ;
; -13.764 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.007     ; 14.793     ;
; -13.764 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.799     ;
; -13.762 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.011     ; 14.787     ;
; -13.760 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.799     ;
; -13.758 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.790     ;
; -13.758 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.795     ;
; -13.756 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.793     ;
; -13.755 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.008     ; 14.783     ;
; -13.751 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.783     ;
; -13.746 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 14.790     ;
; -13.743 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.776     ;
; -13.740 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.007     ; 14.769     ;
; -13.737 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.771     ;
; -13.737 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.771     ;
; -13.736 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.773     ;
; -13.736 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.769     ;
; -13.725 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.764     ;
; -13.725 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.764     ;
; -13.724 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.762     ;
; -13.724 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.762     ;
; -13.724 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 14.768     ;
; -13.721 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.755     ;
; -13.721 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.755     ;
; -13.717 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.755     ;
; -13.717 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.755     ;
; -13.715 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.749     ;
; -13.715 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.749     ;
; -13.715 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.752     ;
; -13.701 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.738     ;
; -13.701 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.738     ;
; -13.698 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.731     ;
; -13.698 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.731     ;
; -13.694 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.731     ;
; -13.694 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.731     ;
; -13.688 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.731     ;
; -13.688 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.731     ;
; -13.680 ; reg:ir|sr_out[4]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.713     ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.044 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.071      ;
; -1.939 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 2.952      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.883 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.897      ;
; -1.879 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.899      ;
; -1.873 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.887      ;
; -1.852 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.872      ;
; -1.844 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.858      ;
; -1.842 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.869      ;
; -1.827 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.841      ;
; -1.826 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.846      ;
; -1.806 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.820      ;
; -1.769 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 2.781      ;
; -1.753 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.774      ;
; -1.705 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.725      ;
; -1.663 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.683      ;
; -1.659 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.673      ;
; -1.653 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.672      ;
; -1.645 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.670      ;
; -1.639 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.657      ;
; -1.620 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 2.633      ;
; -1.616 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.630      ;
; -1.607 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.627      ;
; -1.599 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.614      ;
; -1.599 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.618      ;
; -1.596 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.610      ;
; -1.579 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.600      ;
; -1.578 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 2.611      ;
; -1.563 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.577      ;
; -1.556 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.583      ;
; -1.549 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.567      ;
; -1.548 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.562      ;
; -1.484 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.498      ;
; -1.442 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.466      ;
; -1.418 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.432      ;
; -1.417 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 2.433      ;
; -1.409 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.430      ;
; -1.407 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.427      ;
; -1.402 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.424      ;
; -1.399 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.413      ;
; -1.378 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.398      ;
; -1.371 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.385      ;
; -1.356 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 2.372      ;
; -1.350 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.364      ;
; -1.276 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.291      ;
; -1.266 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.290      ;
; -1.237 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.251      ;
; -1.221 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.241      ;
; -1.219 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.233      ;
; -1.202 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.222      ;
; -1.198 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.218      ;
; -1.197 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.219      ;
; -1.181 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.201      ;
; -1.178 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.197      ;
; -1.154 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.174      ;
; -1.146 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.160      ;
; -1.106 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.126      ;
; -1.086 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.107      ;
; -1.064 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.084      ;
; -1.047 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.067      ;
; -1.008 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.028      ;
; -1.003 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.021      ;
; -0.959 ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.975      ;
; -0.955 ; regbuf:rgB|sr_out[18]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.977      ;
; -0.933 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 1.953      ;
; -0.649 ; regbuf:rgB|sr_out[21]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 1.661      ;
; -0.634 ; regbuf:rgB|sr_out[17]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.666      ;
; -0.535 ; regbuf:rgB|sr_out[25]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.556      ;
; -0.493 ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.515      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; breg:bcoreg|breg32_rtl_1_bypass[31]       ; regbuf:rgA|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.552 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.656 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.658 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; breg:bcoreg|breg32_rtl_1_bypass[32]       ; regbuf:rgA|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.664 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.699 ; mips_control:ctr_mips|pstate.c_mem_add_st ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.965      ;
; 0.734 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.998      ;
; 0.796 ; regbuf:rdm|sr_out[15]                     ; breg:bcoreg|breg32_rtl_1_bypass[26]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgA|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.802 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; regbuf:regULA|sr_out[15]                  ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; breg:bcoreg|breg32_rtl_1_bypass[31]       ; regbuf:rgB|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; breg:bcoreg|breg32_rtl_1_bypass[35]       ; regbuf:rgA|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.073      ;
; 0.815 ; breg:bcoreg|breg32_rtl_1_bypass[37]       ; regbuf:rgA|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 0.829 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.095      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.841 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.861 ; breg:bcoreg|breg32_rtl_1_bypass[18]       ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.002      ; 1.129      ;
; 0.938 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.204      ;
; 0.940 ; regbuf:regULA|sr_out[8]                   ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.206      ;
; 0.956 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.006     ; 1.216      ;
; 0.975 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgA|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 0.978 ; mips_control:ctr_mips|pstate.fetch_st     ; mips_control:ctr_mips|pstate.decode_st                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.244      ;
; 0.985 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.251      ;
; 1.005 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 1.269      ;
; 1.006 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 1.015 ; mips_control:ctr_mips|pstate.readmem_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 1.277      ;
; 1.020 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.288      ;
; 1.047 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.313      ;
; 1.055 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.322      ;
; 1.061 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.327      ;
; 1.071 ; regbuf:regULA|sr_out[6]                   ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.337      ;
; 1.098 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.branch_ex_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.364      ;
; 1.117 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 1.384      ;
; 1.122 ; breg:bcoreg|breg32_rtl_0_bypass[11]       ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.388      ;
; 1.125 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.388      ;
; 1.149 ; breg:bcoreg|breg32_rtl_1_bypass[12]       ; regbuf:rgA|sr_out[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.011      ; 1.426      ;
; 1.149 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgA|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 1.412      ;
; 1.159 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.422      ;
; 1.160 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.423      ;
; 1.166 ; reg:ir|sr_out[7]                          ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 1.430      ;
; 1.168 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 1.437      ;
; 1.169 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgA|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 1.438      ;
; 1.177 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.470      ;
; 1.186 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|breg32_rtl_1_bypass[33]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.452      ;
; 1.193 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.459      ;
; 1.208 ; regbuf:regULA|sr_out[1]                   ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.474      ;
; 1.210 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; -0.003     ; 1.473      ;
; 1.214 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.480      ;
; 1.226 ; regbuf:regULA|sr_out[20]                  ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.492      ;
; 1.231 ; regbuf:rdm|sr_out[6]                      ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.240 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.503      ;
; 1.252 ; regbuf:regULA|sr_out[27]                  ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 1.514      ;
; 1.252 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.518      ;
; 1.260 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; regbuf:regULA|sr_out[10]                  ; breg:bcoreg|breg32_rtl_1_bypass[21]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.267 ; regbuf:regULA|sr_out[12]                  ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.535      ;
; 1.275 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.541      ;
; 1.277 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.544      ;
; 1.281 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 1.551      ;
; 1.290 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.557      ;
; 1.302 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.002      ; 1.570      ;
; 1.314 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.607      ;
; 1.321 ; regbuf:regULA|sr_out[3]                   ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.591      ;
; 1.326 ; breg:bcoreg|breg32_rtl_1_bypass[35]       ; regbuf:rgB|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 1.594      ;
; 1.328 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 1.588      ;
; 1.330 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.624      ;
; 1.331 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.594      ;
; 1.348 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.614      ;
; 1.352 ; reg:ir|sr_out[22]                         ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.615      ;
; 1.363 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 1.614      ;
; 1.373 ; regbuf:regULA|sr_out[16]                  ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.639      ;
; 1.382 ; regbuf:rdm|sr_out[28]                     ; breg:bcoreg|breg32_rtl_1_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.385 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.385 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.387 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; -0.003     ; 1.650      ;
; 1.399 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.667      ;
; 1.403 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.009      ; 1.678      ;
; 1.405 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.672      ;
; 1.405 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.672      ;
; 1.426 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 1.691      ;
; 1.430 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.696      ;
; 1.440 ; reg:ir|sr_out[18]                         ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.703      ;
; 1.452 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[26]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.718      ;
; 1.470 ; regbuf:regULA|sr_out[26]                  ; reg:pc|sr_out[26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.736      ;
; 1.485 ; regbuf:regULA|sr_out[25]                  ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.751      ;
; 1.489 ; regbuf:rdm|sr_out[29]                     ; breg:bcoreg|breg32_rtl_1_bypass[40]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.751      ;
; 1.489 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgA|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; -0.007     ; 1.748      ;
; 1.496 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.759      ;
; 1.497 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.762      ;
; 1.497 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.010     ; 1.753      ;
; 1.502 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.764      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.640 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.930      ;
; 0.665 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.955      ;
; 0.898 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.184      ;
; 0.900 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.187      ;
; 0.900 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.186      ;
; 0.902 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.189      ;
; 0.904 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.194      ;
; 0.907 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.193      ;
; 0.907 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.198      ;
; 0.909 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.196      ;
; 0.910 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.196      ;
; 0.911 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.198      ;
; 0.916 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.208      ;
; 0.923 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.209      ;
; 0.926 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.212      ;
; 0.928 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.221      ;
; 0.947 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.241      ;
; 0.950 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.243      ;
; 0.961 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.246      ;
; 0.967 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.252      ;
; 0.968 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.253      ;
; 1.117 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.411      ;
; 1.129 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.423      ;
; 1.166 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.455      ;
; 1.170 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.459      ;
; 1.219 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.508      ;
; 1.219 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.508      ;
; 1.223 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.513      ;
; 1.224 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.515      ;
; 1.266 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.556      ;
; 1.365 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.666      ;
; 1.380 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 1.661      ;
; 1.664 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.953      ;
; 1.686 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.977      ;
; 1.690 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.975      ;
; 1.734 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.021      ;
; 1.739 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.028      ;
; 1.778 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.067      ;
; 1.795 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.084      ;
; 1.817 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.107      ;
; 1.837 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.126      ;
; 1.877 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.160      ;
; 1.885 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.174      ;
; 1.909 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.197      ;
; 1.912 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.201      ;
; 1.928 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.219      ;
; 1.929 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.218      ;
; 1.933 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.222      ;
; 1.950 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.233      ;
; 1.952 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.241      ;
; 1.968 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.251      ;
; 1.997 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.290      ;
; 2.007 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.291      ;
; 2.081 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.364      ;
; 2.087 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.372      ;
; 2.102 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.385      ;
; 2.109 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.398      ;
; 2.130 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.413      ;
; 2.133 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.424      ;
; 2.138 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.427      ;
; 2.140 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.430      ;
; 2.148 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.433      ;
; 2.149 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.432      ;
; 2.173 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.466      ;
; 2.215 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.498      ;
; 2.279 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.562      ;
; 2.280 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.567      ;
; 2.287 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.583      ;
; 2.294 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.577      ;
; 2.309 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 2.611      ;
; 2.310 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.600      ;
; 2.327 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.610      ;
; 2.330 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.614      ;
; 2.330 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.618      ;
; 2.338 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.627      ;
; 2.347 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.630      ;
; 2.351 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 2.633      ;
; 2.370 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.657      ;
; 2.376 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.670      ;
; 2.384 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.672      ;
; 2.390 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.673      ;
; 2.394 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.683      ;
; 2.436 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.725      ;
; 2.484 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.774      ;
; 2.500 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 2.781      ;
; 2.537 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.820      ;
; 2.557 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.846      ;
; 2.558 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.841      ;
; 2.573 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.869      ;
; 2.575 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.858      ;
; 2.583 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.872      ;
; 2.604 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.887      ;
; 2.610 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.899      ;
; 2.614 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.897      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.527 ; 1.527 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.429 ; 0.429 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.946 ; 20.946 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.414 ; 19.414 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.316 ; 17.316 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.567 ; 19.567 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.729 ; 18.729 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 20.800 ; 20.800 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.985 ; 18.985 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 18.739 ; 18.739 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 17.659 ; 17.659 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.189 ; 18.189 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.450 ; 18.450 ; Rise       ; clk             ;
;  data[10] ; clk        ; 18.602 ; 18.602 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.242 ; 18.242 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.349 ; 19.349 ; Rise       ; clk             ;
;  data[13] ; clk        ; 19.444 ; 19.444 ; Rise       ; clk             ;
;  data[14] ; clk        ; 20.946 ; 20.946 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.468 ; 18.468 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.261 ; 18.261 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.278 ; 18.278 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.128 ; 18.128 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.685 ; 17.685 ; Rise       ; clk             ;
;  data[20] ; clk        ; 19.038 ; 19.038 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.334 ; 18.334 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.240 ; 18.240 ; Rise       ; clk             ;
;  data[23] ; clk        ; 19.100 ; 19.100 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.291 ; 20.291 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.188 ; 19.188 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.539 ; 20.539 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.549 ; 18.549 ; Rise       ; clk             ;
;  data[28] ; clk        ; 20.111 ; 20.111 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.449 ; 18.449 ; Rise       ; clk             ;
;  data[30] ; clk        ; 17.954 ; 17.954 ; Rise       ; clk             ;
;  data[31] ; clk        ; 20.553 ; 20.553 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.069 ; 11.069 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.969 ; 11.969 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.434 ; 11.434 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 13.247 ; 13.247 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.840 ; 11.840 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.971 ; 12.971 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.945 ; 11.945 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.593 ; 11.593 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.929 ; 11.929 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.705 ; 11.705 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.661 ; 11.661 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.452 ; 11.452 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.292 ; 11.292 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.751 ; 11.751 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.828 ; 11.828 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.055 ; 12.055 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.621 ; 11.621 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.378 ; 11.378 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.148 ; 11.148 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.337 ; 12.337 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.157 ; 11.157 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.225 ; 12.225 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 10.752 ; 10.752 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.727 ; 11.727 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.019 ; 11.019 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.851 ; 11.851 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.359 ; 11.359 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.163 ; 11.163 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 10.900 ; 10.900 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 7.602  ; 7.602  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.288  ; 8.288  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 9.344  ; 9.344  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.378  ; 9.378  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.665  ; 8.665  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 8.790  ; 8.790  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.813  ; 9.813  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.139  ; 9.139  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.132  ; 9.132  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.964  ; 8.964  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 9.206  ; 9.206  ; Rise       ; clk             ;
;  data[10] ; clk        ; 8.979  ; 8.979  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.235  ; 9.235  ; Rise       ; clk             ;
;  data[12] ; clk        ; 8.789  ; 8.789  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.432  ; 9.432  ; Rise       ; clk             ;
;  data[14] ; clk        ; 8.488  ; 8.488  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.988  ; 9.988  ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.567  ; 8.567  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.350  ; 9.350  ; Rise       ; clk             ;
;  data[18] ; clk        ; 7.878  ; 7.878  ; Rise       ; clk             ;
;  data[19] ; clk        ; 7.991  ; 7.991  ; Rise       ; clk             ;
;  data[20] ; clk        ; 7.699  ; 7.699  ; Rise       ; clk             ;
;  data[21] ; clk        ; 8.596  ; 8.596  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.242  ; 8.242  ; Rise       ; clk             ;
;  data[23] ; clk        ; 11.379 ; 11.379 ; Rise       ; clk             ;
;  data[24] ; clk        ; 7.740  ; 7.740  ; Rise       ; clk             ;
;  data[25] ; clk        ; 8.873  ; 8.873  ; Rise       ; clk             ;
;  data[26] ; clk        ; 7.945  ; 7.945  ; Rise       ; clk             ;
;  data[27] ; clk        ; 8.312  ; 8.312  ; Rise       ; clk             ;
;  data[28] ; clk        ; 7.602  ; 7.602  ; Rise       ; clk             ;
;  data[29] ; clk        ; 8.314  ; 8.314  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.516  ; 8.516  ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.508  ; 9.508  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 10.752 ; 10.752 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.069 ; 11.069 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.969 ; 11.969 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.434 ; 11.434 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 13.247 ; 13.247 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.840 ; 11.840 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.971 ; 12.971 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.945 ; 11.945 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.593 ; 11.593 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.929 ; 11.929 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.705 ; 11.705 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.661 ; 11.661 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.452 ; 11.452 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.292 ; 11.292 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.751 ; 11.751 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.828 ; 11.828 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.055 ; 12.055 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.621 ; 11.621 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.378 ; 11.378 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.148 ; 11.148 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.337 ; 12.337 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.157 ; 11.157 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.225 ; 12.225 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 10.752 ; 10.752 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.727 ; 11.727 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.019 ; 11.019 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.851 ; 11.851 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.359 ; 11.359 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.163 ; 11.163 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 10.900 ; 10.900 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.142 ; 12.142 ; 12.142 ; 12.142 ;
; debug[0]   ; data[1]     ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; debug[0]   ; data[2]     ; 12.030 ; 12.030 ; 12.030 ; 12.030 ;
; debug[0]   ; data[3]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[4]     ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[5]     ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; debug[0]   ; data[6]     ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; debug[0]   ; data[7]     ; 12.339 ; 12.339 ; 12.339 ; 12.339 ;
; debug[0]   ; data[8]     ; 11.748 ; 11.748 ; 11.748 ; 11.748 ;
; debug[0]   ; data[9]     ; 11.812 ; 11.812 ; 11.812 ; 11.812 ;
; debug[0]   ; data[10]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[0]   ; data[11]    ; 12.068 ; 12.068 ; 12.068 ; 12.068 ;
; debug[0]   ; data[12]    ; 11.857 ; 11.857 ; 11.857 ; 11.857 ;
; debug[0]   ; data[13]    ; 11.671 ; 11.671 ; 11.671 ; 11.671 ;
; debug[0]   ; data[14]    ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; debug[0]   ; data[15]    ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; debug[0]   ; data[16]    ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; debug[0]   ; data[17]    ; 12.369 ; 12.369 ; 12.369 ; 12.369 ;
; debug[0]   ; data[18]    ; 11.782 ; 11.782 ; 11.782 ; 11.782 ;
; debug[0]   ; data[19]    ; 10.979 ; 10.979 ; 10.979 ; 10.979 ;
; debug[0]   ; data[20]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[0]   ; data[21]    ; 12.820 ; 12.820 ; 12.820 ; 12.820 ;
; debug[0]   ; data[22]    ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; debug[0]   ; data[23]    ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; debug[0]   ; data[24]    ; 12.175 ; 12.175 ; 12.175 ; 12.175 ;
; debug[0]   ; data[25]    ; 13.035 ; 13.035 ; 13.035 ; 13.035 ;
; debug[0]   ; data[26]    ; 13.874 ; 13.874 ; 13.874 ; 13.874 ;
; debug[0]   ; data[27]    ; 12.293 ; 12.293 ; 12.293 ; 12.293 ;
; debug[0]   ; data[28]    ; 12.410 ; 12.410 ; 12.410 ; 12.410 ;
; debug[0]   ; data[29]    ; 11.756 ; 11.756 ; 11.756 ; 11.756 ;
; debug[0]   ; data[30]    ; 11.298 ; 11.298 ; 11.298 ; 11.298 ;
; debug[0]   ; data[31]    ; 12.323 ; 12.323 ; 12.323 ; 12.323 ;
; debug[1]   ; data[0]     ; 12.404 ; 12.404 ; 12.404 ; 12.404 ;
; debug[1]   ; data[1]     ; 12.759 ; 12.759 ; 12.759 ; 12.759 ;
; debug[1]   ; data[2]     ; 12.294 ; 12.294 ; 12.294 ; 12.294 ;
; debug[1]   ; data[3]     ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; debug[1]   ; data[4]     ; 13.545 ; 13.545 ; 13.545 ; 13.545 ;
; debug[1]   ; data[5]     ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; debug[1]   ; data[6]     ; 12.448 ; 12.448 ; 12.448 ; 12.448 ;
; debug[1]   ; data[7]     ; 12.136 ; 12.136 ; 12.136 ; 12.136 ;
; debug[1]   ; data[8]     ; 12.493 ; 12.493 ; 12.493 ; 12.493 ;
; debug[1]   ; data[9]     ; 12.534 ; 12.534 ; 12.534 ; 12.534 ;
; debug[1]   ; data[10]    ; 11.527 ; 11.527 ; 11.527 ; 11.527 ;
; debug[1]   ; data[11]    ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; debug[1]   ; data[12]    ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; debug[1]   ; data[13]    ; 12.165 ; 12.165 ; 12.165 ; 12.165 ;
; debug[1]   ; data[14]    ; 13.064 ; 13.064 ; 13.064 ; 13.064 ;
; debug[1]   ; data[15]    ; 12.998 ; 12.998 ; 12.998 ; 12.998 ;
; debug[1]   ; data[16]    ; 11.293 ; 11.293 ; 11.293 ; 11.293 ;
; debug[1]   ; data[17]    ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; debug[1]   ; data[18]    ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; debug[1]   ; data[19]    ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; debug[1]   ; data[20]    ; 12.515 ; 12.515 ; 12.515 ; 12.515 ;
; debug[1]   ; data[21]    ; 12.918 ; 12.918 ; 12.918 ; 12.918 ;
; debug[1]   ; data[22]    ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
; debug[1]   ; data[23]    ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; debug[1]   ; data[24]    ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; debug[1]   ; data[25]    ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; debug[1]   ; data[26]    ; 12.477 ; 12.477 ; 12.477 ; 12.477 ;
; debug[1]   ; data[27]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[1]   ; data[28]    ; 12.644 ; 12.644 ; 12.644 ; 12.644 ;
; debug[1]   ; data[29]    ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; debug[1]   ; data[30]    ; 11.645 ; 11.645 ; 11.645 ; 11.645 ;
; debug[1]   ; data[31]    ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.142 ; 12.142 ; 12.142 ; 12.142 ;
; debug[0]   ; data[1]     ; 11.518 ; 11.518 ; 11.518 ; 11.518 ;
; debug[0]   ; data[2]     ; 12.030 ; 12.030 ; 12.030 ; 12.030 ;
; debug[0]   ; data[3]     ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; debug[0]   ; data[4]     ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[5]     ; 12.177 ; 12.177 ; 12.177 ; 12.177 ;
; debug[0]   ; data[6]     ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; debug[0]   ; data[7]     ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[8]     ; 11.748 ; 11.748 ; 11.748 ; 11.748 ;
; debug[0]   ; data[9]     ; 11.372 ; 11.372 ; 11.372 ; 11.372 ;
; debug[0]   ; data[10]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[0]   ; data[11]    ; 10.222 ; 10.222 ; 10.222 ; 10.222 ;
; debug[0]   ; data[12]    ; 11.857 ; 11.857 ; 11.857 ; 11.857 ;
; debug[0]   ; data[13]    ; 11.285 ; 11.285 ; 11.285 ; 11.285 ;
; debug[0]   ; data[14]    ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; debug[0]   ; data[15]    ; 11.788 ; 11.788 ; 11.788 ; 11.788 ;
; debug[0]   ; data[16]    ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; debug[0]   ; data[17]    ; 11.457 ; 11.457 ; 11.457 ; 11.457 ;
; debug[0]   ; data[18]    ; 11.782 ; 11.782 ; 11.782 ; 11.782 ;
; debug[0]   ; data[19]    ; 10.583 ; 10.583 ; 10.583 ; 10.583 ;
; debug[0]   ; data[20]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[0]   ; data[21]    ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; debug[0]   ; data[22]    ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; debug[0]   ; data[23]    ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; debug[0]   ; data[24]    ; 12.175 ; 12.175 ; 12.175 ; 12.175 ;
; debug[0]   ; data[25]    ; 12.803 ; 12.803 ; 12.803 ; 12.803 ;
; debug[0]   ; data[26]    ; 13.874 ; 13.874 ; 13.874 ; 13.874 ;
; debug[0]   ; data[27]    ; 11.345 ; 11.345 ; 11.345 ; 11.345 ;
; debug[0]   ; data[28]    ; 12.410 ; 12.410 ; 12.410 ; 12.410 ;
; debug[0]   ; data[29]    ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; debug[0]   ; data[30]    ; 11.298 ; 11.298 ; 11.298 ; 11.298 ;
; debug[0]   ; data[31]    ; 11.960 ; 11.960 ; 11.960 ; 11.960 ;
; debug[1]   ; data[0]     ; 11.835 ; 11.835 ; 11.835 ; 11.835 ;
; debug[1]   ; data[1]     ; 12.759 ; 12.759 ; 12.759 ; 12.759 ;
; debug[1]   ; data[2]     ; 11.929 ; 11.929 ; 11.929 ; 11.929 ;
; debug[1]   ; data[3]     ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; debug[1]   ; data[4]     ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; debug[1]   ; data[5]     ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; debug[1]   ; data[6]     ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; debug[1]   ; data[7]     ; 12.136 ; 12.136 ; 12.136 ; 12.136 ;
; debug[1]   ; data[8]     ; 11.802 ; 11.802 ; 11.802 ; 11.802 ;
; debug[1]   ; data[9]     ; 12.534 ; 12.534 ; 12.534 ; 12.534 ;
; debug[1]   ; data[10]    ; 11.139 ; 11.139 ; 11.139 ; 11.139 ;
; debug[1]   ; data[11]    ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; debug[1]   ; data[12]    ; 11.188 ; 11.188 ; 11.188 ; 11.188 ;
; debug[1]   ; data[13]    ; 12.165 ; 12.165 ; 12.165 ; 12.165 ;
; debug[1]   ; data[14]    ; 11.960 ; 11.960 ; 11.960 ; 11.960 ;
; debug[1]   ; data[15]    ; 12.998 ; 12.998 ; 12.998 ; 12.998 ;
; debug[1]   ; data[16]    ; 10.768 ; 10.768 ; 10.768 ; 10.768 ;
; debug[1]   ; data[17]    ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; debug[1]   ; data[18]    ; 11.378 ; 11.378 ; 11.378 ; 11.378 ;
; debug[1]   ; data[19]    ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; debug[1]   ; data[20]    ; 10.540 ; 10.540 ; 10.540 ; 10.540 ;
; debug[1]   ; data[21]    ; 12.918 ; 12.918 ; 12.918 ; 12.918 ;
; debug[1]   ; data[22]    ; 10.620 ; 10.620 ; 10.620 ; 10.620 ;
; debug[1]   ; data[23]    ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; debug[1]   ; data[24]    ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; debug[1]   ; data[25]    ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; debug[1]   ; data[26]    ; 10.669 ; 10.669 ; 10.669 ; 10.669 ;
; debug[1]   ; data[27]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[1]   ; data[28]    ; 11.083 ; 11.083 ; 11.083 ; 11.083 ;
; debug[1]   ; data[29]    ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; debug[1]   ; data[30]    ; 11.394 ; 11.394 ; 11.394 ; 11.394 ;
; debug[1]   ; data[31]    ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.807 ; -718.311      ;
; clk_rom ; -1.460 ; -49.887       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.241 ; 0.000         ;
; clk_rom ; 0.253 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                     ;
+--------+------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.807 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.840      ;
; -5.806 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.846      ;
; -5.791 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.821      ;
; -5.791 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.821      ;
; -5.791 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.819      ;
; -5.790 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.825      ;
; -5.777 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.810      ;
; -5.776 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.816      ;
; -5.775 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.800      ;
; -5.775 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.800      ;
; -5.769 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.809      ;
; -5.769 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.809      ;
; -5.767 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.005      ; 6.804      ;
; -5.761 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.791      ;
; -5.761 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.791      ;
; -5.753 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.788      ;
; -5.753 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.788      ;
; -5.751 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 6.783      ;
; -5.739 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.779      ;
; -5.739 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.779      ;
; -5.737 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.005      ; 6.774      ;
; -5.726 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.743      ;
; -5.726 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.743      ;
; -5.716 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.735      ;
; -5.716 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.735      ;
; -5.716 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.735      ;
; -5.716 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.735      ;
; -5.715 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.737      ;
; -5.710 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.722      ;
; -5.710 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.722      ;
; -5.707 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.738      ;
; -5.707 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.738      ;
; -5.701 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.727      ;
; -5.701 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.727      ;
; -5.700 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.714      ;
; -5.700 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.714      ;
; -5.700 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.714      ;
; -5.700 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.714      ;
; -5.699 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.734      ;
; -5.699 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.716      ;
; -5.696 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.713      ;
; -5.696 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.713      ;
; -5.695 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.723      ;
; -5.694 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.729      ;
; -5.691 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.720      ;
; -5.691 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.717      ;
; -5.691 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.717      ;
; -5.689 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.724      ;
; -5.689 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.724      ;
; -5.688 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.716      ;
; -5.687 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.722      ;
; -5.686 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.705      ;
; -5.686 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.705      ;
; -5.686 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.705      ;
; -5.686 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.705      ;
; -5.685 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.706      ;
; -5.685 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.706      ;
; -5.685 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.707      ;
; -5.683 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.713      ;
; -5.680 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.710      ;
; -5.679 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.704      ;
; -5.679 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.704      ;
; -5.677 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.710      ;
; -5.677 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.708      ;
; -5.677 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.708      ;
; -5.676 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.716      ;
; -5.675 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.699      ;
; -5.673 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.703      ;
; -5.673 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.703      ;
; -5.672 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.697      ;
; -5.672 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.697      ;
; -5.671 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.697      ;
; -5.671 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.697      ;
; -5.669 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.704      ;
; -5.664 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.689      ;
; -5.663 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.696      ;
; -5.663 ; mips_control:ctr_mips|pstate.decode_st   ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.696      ;
; -5.661 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.691      ;
; -5.661 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.691      ;
; -5.661 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.690      ;
; -5.659 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.694      ;
; -5.659 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.694      ;
; -5.657 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.692      ;
; -5.657 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.692      ;
; -5.655 ; reg:ir|sr_out[2]                         ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 6.687      ;
; -5.650 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.685      ;
; -5.650 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.685      ;
; -5.650 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.680      ;
; -5.648 ; reg:ir|sr_out[0]                         ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 6.680      ;
; -5.647 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.675      ;
; -5.647 ; reg:ir|sr_out[1]                         ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.675      ;
; -5.644 ; reg:ir|sr_out[4]                         ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.672      ;
; -5.643 ; reg:ir|sr_out[4]                         ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.678      ;
; -5.639 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.679      ;
; -5.639 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.679      ;
; -5.637 ; mips_control:ctr_mips|pstate.fetch_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.005      ; 6.674      ;
; -5.633 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.666      ;
; -5.633 ; mips_control:ctr_mips|pstate.rtype_ex_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.666      ;
; -5.628 ; reg:ir|sr_out[4]                         ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.653      ;
; -5.628 ; reg:ir|sr_out[4]                         ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.653      ;
+--------+------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.355 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.072      ; 1.426      ;
; -0.327 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.384      ;
; -0.293 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.351      ;
; -0.285 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.343      ;
; -0.272 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.334      ;
; -0.271 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.333      ;
; -0.267 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.325      ;
; -0.264 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.322      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.319      ;
; -0.255 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.324      ;
; -0.254 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.312      ;
; -0.239 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.296      ;
; -0.221 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.286      ;
; -0.204 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.266      ;
; -0.189 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.251      ;
; -0.186 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.244      ;
; -0.175 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.236      ;
; -0.174 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.232      ;
; -0.170 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.232      ;
; -0.165 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.222      ;
; -0.164 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.232      ;
; -0.163 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.225      ;
; -0.160 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.218      ;
; -0.147 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.207      ;
; -0.146 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.210      ;
; -0.146 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.204      ;
; -0.144 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.076      ; 1.219      ;
; -0.144 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.209      ;
; -0.142 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.200      ;
; -0.136 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.194      ;
; -0.135 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.196      ;
; -0.127 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.196      ;
; -0.076 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.142      ;
; -0.075 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.136      ;
; -0.074 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.136      ;
; -0.072 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.130      ;
; -0.064 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.122      ;
; -0.064 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.122      ;
; -0.063 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.121      ;
; -0.063 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.128      ;
; -0.058 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.122      ;
; -0.053 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.115      ;
; -0.045 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.106      ;
; -0.010 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.068      ;
; -0.010 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.070      ;
; 0.000  ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.066      ;
; 0.009  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.049      ;
; 0.016  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.046      ;
; 0.022  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.040      ;
; 0.025  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.037      ;
; 0.027  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.031      ;
; 0.029  ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.036      ;
; 0.030  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.032      ;
; 0.035  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.027      ;
; 0.044  ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.017      ;
; 0.067  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.995      ;
; 0.079  ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 0.985      ;
; 0.082  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.980      ;
; 0.089  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.973      ;
; 0.095  ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 0.966      ;
; 0.098  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.964      ;
; 0.111  ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.951      ;
; 0.130  ; regbuf:rgB|sr_out[18]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.936      ;
; 0.142  ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.920      ;
; 0.269  ; regbuf:rgB|sr_out[21]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 0.788      ;
; 0.280  ; regbuf:rgB|sr_out[17]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 0.794      ;
; 0.306  ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 0.759      ;
; 0.308  ; regbuf:rgB|sr_out[25]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.758      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; breg:bcoreg|breg32_rtl_1_bypass[31]       ; regbuf:rgA|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.257 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.409      ;
; 0.291 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; breg:bcoreg|breg32_rtl_1_bypass[32]       ; regbuf:rgA|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.448      ;
; 0.311 ; mips_control:ctr_mips|pstate.c_mem_add_st ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.463      ;
; 0.348 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.498      ;
; 0.357 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgA|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; regbuf:regULA|sr_out[15]                  ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; regbuf:rdm|sr_out[15]                     ; breg:bcoreg|breg32_rtl_1_bypass[26]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; breg:bcoreg|breg32_rtl_1_bypass[35]       ; regbuf:rgA|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; breg:bcoreg|breg32_rtl_1_bypass[31]       ; regbuf:rgB|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; breg:bcoreg|breg32_rtl_1_bypass[37]       ; regbuf:rgA|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.387 ; breg:bcoreg|breg32_rtl_1_bypass[18]       ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 0.540      ;
; 0.396 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.548      ;
; 0.413 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; regbuf:regULA|sr_out[8]                   ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.568      ;
; 0.438 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.005     ; 0.585      ;
; 0.454 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.608      ;
; 0.456 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.456 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.458 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgA|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.610      ;
; 0.464 ; mips_control:ctr_mips|pstate.fetch_st     ; mips_control:ctr_mips|pstate.decode_st                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.616      ;
; 0.464 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.614      ;
; 0.464 ; regbuf:regULA|sr_out[6]                   ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.616      ;
; 0.469 ; mips_control:ctr_mips|pstate.readmem_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.617      ;
; 0.471 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.623      ;
; 0.474 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.676      ;
; 0.487 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 0.640      ;
; 0.491 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.643      ;
; 0.496 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 0.650      ;
; 0.510 ; breg:bcoreg|breg32_rtl_0_bypass[11]       ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.branch_ex_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgA|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 0.665      ;
; 0.521 ; breg:bcoreg|breg32_rtl_1_bypass[12]       ; regbuf:rgA|sr_out[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.010      ; 0.683      ;
; 0.523 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|breg32_rtl_1_bypass[33]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgA|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 0.680      ;
; 0.528 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 0.683      ;
; 0.532 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.684      ;
; 0.536 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.682      ;
; 0.536 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.682      ;
; 0.543 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; -0.004     ; 0.691      ;
; 0.543 ; regbuf:rdm|sr_out[6]                      ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.695      ;
; 0.546 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; -0.003     ; 0.695      ;
; 0.547 ; regbuf:regULA|sr_out[1]                   ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.753      ;
; 0.552 ; regbuf:regULA|sr_out[20]                  ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; reg:ir|sr_out[7]                          ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; -0.001     ; 0.705      ;
; 0.555 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.756      ;
; 0.555 ; regbuf:regULA|sr_out[10]                  ; breg:bcoreg|breg32_rtl_1_bypass[21]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.559 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 0.708      ;
; 0.562 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.572 ; regbuf:regULA|sr_out[27]                  ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; -0.007     ; 0.717      ;
; 0.572 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 0.725      ;
; 0.579 ; regbuf:regULA|sr_out[12]                  ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.733      ;
; 0.579 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 0.735      ;
; 0.580 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 0.733      ;
; 0.587 ; breg:bcoreg|breg32_rtl_1_bypass[35]       ; regbuf:rgB|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 0.744      ;
; 0.588 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.741      ;
; 0.598 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 0.751      ;
; 0.602 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; regbuf:regULA|sr_out[3]                   ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 0.762      ;
; 0.611 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 0.757      ;
; 0.615 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.761      ;
; 0.617 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.769      ;
; 0.629 ; regbuf:rdm|sr_out[28]                     ; breg:bcoreg|breg32_rtl_1_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.631 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.009      ; 0.792      ;
; 0.632 ; regbuf:regULA|sr_out[16]                  ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.642 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; -0.013     ; 0.781      ;
; 0.649 ; reg:ir|sr_out[22]                         ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 0.796      ;
; 0.652 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; -0.003     ; 0.801      ;
; 0.655 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[26]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.665 ; regbuf:regULA|sr_out[26]                  ; reg:pc|sr_out[26]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 0.813      ;
; 0.670 ; reg:ir|sr_out[19]                         ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; regbuf:regULA|sr_out[25]                  ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 0.820      ;
; 0.679 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgA|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; -0.008     ; 0.823      ;
; 0.680 ; regbuf:rdm|sr_out[29]                     ; breg:bcoreg|breg32_rtl_1_bypass[40]                                                                ; clk          ; clk         ; 0.000        ; -0.006     ; 0.826      ;
; 0.681 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 0.830      ;
; 0.682 ; reg:ir|sr_out[19]                         ; breg:bcoreg|breg32_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.003     ; 0.831      ;
; 0.687 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.837      ;
; 0.687 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.010     ; 0.829      ;
; 0.688 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.884      ;
; 0.688 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; -0.006     ; 0.834      ;
; 0.696 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.059      ; 0.893      ;
; 0.701 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.851      ;
; 0.701 ; reg:ir|sr_out[18]                         ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.847      ;
; 0.701 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.851      ;
; 0.701 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.004      ; 0.857      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.455      ;
; 0.265 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.467      ;
; 0.376 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.574      ;
; 0.377 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.575      ;
; 0.378 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.576      ;
; 0.378 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.579      ;
; 0.378 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.576      ;
; 0.380 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.578      ;
; 0.381 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.580      ;
; 0.381 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.584      ;
; 0.382 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.586      ;
; 0.383 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.581      ;
; 0.384 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.582      ;
; 0.387 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.594      ;
; 0.389 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.587      ;
; 0.389 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.595      ;
; 0.390 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.588      ;
; 0.401 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.608      ;
; 0.404 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.602      ;
; 0.408 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.606      ;
; 0.409 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.607      ;
; 0.470 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.677      ;
; 0.473 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.680      ;
; 0.498 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.701      ;
; 0.499 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.702      ;
; 0.523 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.726      ;
; 0.524 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.727      ;
; 0.525 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.730      ;
; 0.553 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.758      ;
; 0.555 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.759      ;
; 0.581 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 0.794      ;
; 0.592 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.788      ;
; 0.719 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.920      ;
; 0.731 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.936      ;
; 0.750 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.951      ;
; 0.763 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.964      ;
; 0.766 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 0.966      ;
; 0.772 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.973      ;
; 0.779 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.980      ;
; 0.782 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.985      ;
; 0.794 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.995      ;
; 0.817 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.017      ;
; 0.826 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.027      ;
; 0.831 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.032      ;
; 0.832 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.036      ;
; 0.834 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.031      ;
; 0.836 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.037      ;
; 0.839 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.040      ;
; 0.845 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.046      ;
; 0.852 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.049      ;
; 0.861 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.066      ;
; 0.871 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.068      ;
; 0.871 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.070      ;
; 0.906 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.106      ;
; 0.914 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.115      ;
; 0.919 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.122      ;
; 0.924 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.128      ;
; 0.924 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.121      ;
; 0.925 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.122      ;
; 0.925 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.122      ;
; 0.933 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.130      ;
; 0.935 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.136      ;
; 0.936 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.136      ;
; 0.937 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.142      ;
; 0.988 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.196      ;
; 0.996 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.196      ;
; 0.997 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.194      ;
; 1.003 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.200      ;
; 1.005 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.076      ; 1.219      ;
; 1.005 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.209      ;
; 1.007 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.204      ;
; 1.007 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.210      ;
; 1.008 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.207      ;
; 1.021 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.218      ;
; 1.024 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.225      ;
; 1.025 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.232      ;
; 1.026 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.222      ;
; 1.031 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.232      ;
; 1.035 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.232      ;
; 1.036 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.236      ;
; 1.047 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.244      ;
; 1.050 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.251      ;
; 1.065 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.266      ;
; 1.082 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.286      ;
; 1.100 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.296      ;
; 1.115 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.312      ;
; 1.116 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.324      ;
; 1.118 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.319      ;
; 1.125 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.322      ;
; 1.128 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.325      ;
; 1.132 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.333      ;
; 1.133 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.334      ;
; 1.146 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.343      ;
; 1.154 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.351      ;
; 1.188 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.384      ;
; 1.216 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 1.426      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.463 ; 0.463 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.460 ; 0.460 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 10.121 ; 10.121 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.549  ; 9.549  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.456  ; 8.456  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.474  ; 9.474  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.012  ; 9.012  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 10.041 ; 10.041 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.231  ; 9.231  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.069  ; 9.069  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 8.615  ; 8.615  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.808  ; 8.808  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.969  ; 8.969  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.008  ; 9.008  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.845  ; 8.845  ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.386  ; 9.386  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.419  ; 9.419  ; Rise       ; clk             ;
;  data[14] ; clk        ; 10.121 ; 10.121 ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.046  ; 9.046  ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.834  ; 8.834  ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.945  ; 8.945  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.773  ; 8.773  ; Rise       ; clk             ;
;  data[19] ; clk        ; 8.659  ; 8.659  ; Rise       ; clk             ;
;  data[20] ; clk        ; 9.239  ; 9.239  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.015  ; 9.015  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.902  ; 8.902  ; Rise       ; clk             ;
;  data[23] ; clk        ; 9.431  ; 9.431  ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.821  ; 9.821  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.402  ; 9.402  ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.923  ; 9.923  ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.065  ; 9.065  ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.795  ; 9.795  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.049  ; 9.049  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.849  ; 8.849  ; Rise       ; clk             ;
;  data[31] ; clk        ; 10.101 ; 10.101 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.506  ; 7.506  ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.366  ; 6.366  ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.776  ; 6.776  ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.581  ; 6.581  ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.376  ; 7.376  ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.739  ; 6.739  ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 7.280  ; 7.280  ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.762  ; 6.762  ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.558  ; 6.558  ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.661  ; 6.661  ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.595  ; 6.595  ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.784  ; 6.784  ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.615  ; 6.615  ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.670  ; 6.670  ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.545  ; 6.545  ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.485  ; 6.485  ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.710  ; 6.710  ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.681  ; 6.681  ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.772  ; 6.772  ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.558  ; 6.558  ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.472  ; 6.472  ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.315  ; 6.315  ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.963  ; 6.963  ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.358  ; 6.358  ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.932  ; 6.932  ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.147  ; 6.147  ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.668  ; 6.668  ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.290  ; 6.290  ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.668  ; 6.668  ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.446  ; 6.446  ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.359  ; 6.359  ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.279  ; 6.279  ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.506  ; 7.506  ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.162 ; 4.162 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.980 ; 4.980 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.043 ; 5.043 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.596 ; 4.596 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.752 ; 4.752 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 5.206 ; 5.206 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.882 ; 4.882 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.875 ; 4.875 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.794 ; 4.794 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.897 ; 4.897 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.917 ; 4.917 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.777 ; 4.777 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.004 ; 5.004 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.606 ; 4.606 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.280 ; 5.280 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.621 ; 4.621 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.939 ; 4.939 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.279 ; 4.279 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.332 ; 4.332 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.162 ; 4.162 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.947 ; 5.947 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.187 ; 4.187 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.749 ; 4.749 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.311 ; 4.311 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.504 ; 4.504 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.199 ; 4.199 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.490 ; 4.490 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.582 ; 4.582 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.066 ; 5.066 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.147 ; 6.147 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.366 ; 6.366 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.776 ; 6.776 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.581 ; 6.581 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.376 ; 7.376 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.739 ; 6.739 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 7.280 ; 7.280 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.762 ; 6.762 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.558 ; 6.558 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.661 ; 6.661 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.595 ; 6.595 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.784 ; 6.784 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.615 ; 6.615 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.670 ; 6.670 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.545 ; 6.545 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.485 ; 6.485 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.681 ; 6.681 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.772 ; 6.772 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.558 ; 6.558 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.472 ; 6.472 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.315 ; 6.315 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.963 ; 6.963 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.358 ; 6.358 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.932 ; 6.932 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.147 ; 6.147 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.668 ; 6.668 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.290 ; 6.290 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.668 ; 6.668 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.446 ; 6.446 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.359 ; 6.359 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.279 ; 6.279 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.506 ; 7.506 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; debug[0]   ; data[1]     ; 6.520 ; 6.520 ; 6.520 ; 6.520 ;
; debug[0]   ; data[2]     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; debug[0]   ; data[3]     ; 6.810 ; 6.810 ; 6.810 ; 6.810 ;
; debug[0]   ; data[4]     ; 7.277 ; 7.277 ; 7.277 ; 7.277 ;
; debug[0]   ; data[5]     ; 6.883 ; 6.883 ; 6.883 ; 6.883 ;
; debug[0]   ; data[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; debug[0]   ; data[7]     ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; debug[0]   ; data[8]     ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; debug[0]   ; data[9]     ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; debug[0]   ; data[10]    ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; debug[0]   ; data[11]    ; 6.536 ; 6.536 ; 6.536 ; 6.536 ;
; debug[0]   ; data[12]    ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; debug[0]   ; data[13]    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; debug[0]   ; data[14]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[0]   ; data[15]    ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; debug[0]   ; data[16]    ; 6.181 ; 6.181 ; 6.181 ; 6.181 ;
; debug[0]   ; data[17]    ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; debug[0]   ; data[18]    ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; debug[0]   ; data[19]    ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; debug[0]   ; data[20]    ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[0]   ; data[21]    ; 6.944 ; 6.944 ; 6.944 ; 6.944 ;
; debug[0]   ; data[22]    ; 6.962 ; 6.962 ; 6.962 ; 6.962 ;
; debug[0]   ; data[23]    ; 6.976 ; 6.976 ; 6.976 ; 6.976 ;
; debug[0]   ; data[24]    ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; debug[0]   ; data[25]    ; 7.000 ; 7.000 ; 7.000 ; 7.000 ;
; debug[0]   ; data[26]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[27]    ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; debug[0]   ; data[28]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; debug[0]   ; data[29]    ; 6.379 ; 6.379 ; 6.379 ; 6.379 ;
; debug[0]   ; data[30]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[0]   ; data[31]    ; 6.703 ; 6.703 ; 6.703 ; 6.703 ;
; debug[1]   ; data[0]     ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; debug[1]   ; data[1]     ; 6.861 ; 6.861 ; 6.861 ; 6.861 ;
; debug[1]   ; data[2]     ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; debug[1]   ; data[3]     ; 7.050 ; 7.050 ; 7.050 ; 7.050 ;
; debug[1]   ; data[4]     ; 7.237 ; 7.237 ; 7.237 ; 7.237 ;
; debug[1]   ; data[5]     ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; debug[1]   ; data[6]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[1]   ; data[7]     ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[1]   ; data[8]     ; 6.744 ; 6.744 ; 6.744 ; 6.744 ;
; debug[1]   ; data[9]     ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; debug[1]   ; data[10]    ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; debug[1]   ; data[11]    ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; debug[1]   ; data[12]    ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; debug[1]   ; data[13]    ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; debug[1]   ; data[14]    ; 7.028 ; 7.028 ; 7.028 ; 7.028 ;
; debug[1]   ; data[15]    ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; debug[1]   ; data[16]    ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; debug[1]   ; data[17]    ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; debug[1]   ; data[18]    ; 6.678 ; 6.678 ; 6.678 ; 6.678 ;
; debug[1]   ; data[19]    ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; debug[1]   ; data[20]    ; 6.707 ; 6.707 ; 6.707 ; 6.707 ;
; debug[1]   ; data[21]    ; 6.960 ; 6.960 ; 6.960 ; 6.960 ;
; debug[1]   ; data[22]    ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; debug[1]   ; data[23]    ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[24]    ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; debug[1]   ; data[25]    ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; debug[1]   ; data[26]    ; 6.686 ; 6.686 ; 6.686 ; 6.686 ;
; debug[1]   ; data[27]    ; 6.429 ; 6.429 ; 6.429 ; 6.429 ;
; debug[1]   ; data[28]    ; 6.766 ; 6.766 ; 6.766 ; 6.766 ;
; debug[1]   ; data[29]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[30]    ; 6.386 ; 6.386 ; 6.386 ; 6.386 ;
; debug[1]   ; data[31]    ; 6.823 ; 6.823 ; 6.823 ; 6.823 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; debug[0]   ; data[1]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; debug[0]   ; data[2]     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; debug[0]   ; data[3]     ; 6.471 ; 6.471 ; 6.471 ; 6.471 ;
; debug[0]   ; data[4]     ; 7.277 ; 7.277 ; 7.277 ; 7.277 ;
; debug[0]   ; data[5]     ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; debug[0]   ; data[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; debug[0]   ; data[7]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; debug[0]   ; data[8]     ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; debug[0]   ; data[9]     ; 6.255 ; 6.255 ; 6.255 ; 6.255 ;
; debug[0]   ; data[10]    ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; debug[0]   ; data[11]    ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; debug[0]   ; data[12]    ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; debug[0]   ; data[13]    ; 6.210 ; 6.210 ; 6.210 ; 6.210 ;
; debug[0]   ; data[14]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[0]   ; data[15]    ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; debug[0]   ; data[16]    ; 6.181 ; 6.181 ; 6.181 ; 6.181 ;
; debug[0]   ; data[17]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[0]   ; data[18]    ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; debug[0]   ; data[19]    ; 5.858 ; 5.858 ; 5.858 ; 5.858 ;
; debug[0]   ; data[20]    ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[0]   ; data[21]    ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; debug[0]   ; data[22]    ; 6.962 ; 6.962 ; 6.962 ; 6.962 ;
; debug[0]   ; data[23]    ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; debug[0]   ; data[24]    ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; debug[0]   ; data[25]    ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; debug[0]   ; data[26]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[27]    ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; debug[0]   ; data[28]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; debug[0]   ; data[29]    ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; debug[0]   ; data[30]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[0]   ; data[31]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[0]     ; 6.451 ; 6.451 ; 6.451 ; 6.451 ;
; debug[1]   ; data[1]     ; 6.861 ; 6.861 ; 6.861 ; 6.861 ;
; debug[1]   ; data[2]     ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; debug[1]   ; data[3]     ; 7.050 ; 7.050 ; 7.050 ; 7.050 ;
; debug[1]   ; data[4]     ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; debug[1]   ; data[5]     ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; debug[1]   ; data[6]     ; 6.217 ; 6.217 ; 6.217 ; 6.217 ;
; debug[1]   ; data[7]     ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[1]   ; data[8]     ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; debug[1]   ; data[9]     ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; debug[1]   ; data[10]    ; 6.159 ; 6.159 ; 6.159 ; 6.159 ;
; debug[1]   ; data[11]    ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; debug[1]   ; data[12]    ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[1]   ; data[13]    ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; debug[1]   ; data[14]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[15]    ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; debug[1]   ; data[16]    ; 5.899 ; 5.899 ; 5.899 ; 5.899 ;
; debug[1]   ; data[17]    ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; debug[1]   ; data[18]    ; 6.189 ; 6.189 ; 6.189 ; 6.189 ;
; debug[1]   ; data[19]    ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; debug[1]   ; data[20]    ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; debug[1]   ; data[21]    ; 6.960 ; 6.960 ; 6.960 ; 6.960 ;
; debug[1]   ; data[22]    ; 5.864 ; 5.864 ; 5.864 ; 5.864 ;
; debug[1]   ; data[23]    ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[24]    ; 5.677 ; 5.677 ; 5.677 ; 5.677 ;
; debug[1]   ; data[25]    ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; debug[1]   ; data[26]    ; 5.884 ; 5.884 ; 5.884 ; 5.884 ;
; debug[1]   ; data[27]    ; 6.429 ; 6.429 ; 6.429 ; 6.429 ;
; debug[1]   ; data[28]    ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; debug[1]   ; data[29]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[30]    ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; debug[1]   ; data[31]    ; 6.823 ; 6.823 ; 6.823 ; 6.823 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.010   ; 0.241 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -14.010   ; 0.241 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.044    ; 0.253 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1817.142 ; 0.0   ; 0.0      ; 0.0     ; -1059.86            ;
;  clk             ; -1717.168 ; 0.000 ; N/A      ; N/A     ; -730.480            ;
;  clk_rom         ; -99.974   ; 0.000 ; N/A      ; N/A     ; -329.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.527 ; 1.527 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.460 ; 0.460 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.946 ; 20.946 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.414 ; 19.414 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.316 ; 17.316 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.567 ; 19.567 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.729 ; 18.729 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 20.800 ; 20.800 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.985 ; 18.985 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 18.739 ; 18.739 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 17.659 ; 17.659 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.189 ; 18.189 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.450 ; 18.450 ; Rise       ; clk             ;
;  data[10] ; clk        ; 18.602 ; 18.602 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.242 ; 18.242 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.349 ; 19.349 ; Rise       ; clk             ;
;  data[13] ; clk        ; 19.444 ; 19.444 ; Rise       ; clk             ;
;  data[14] ; clk        ; 20.946 ; 20.946 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.468 ; 18.468 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.261 ; 18.261 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.278 ; 18.278 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.128 ; 18.128 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.685 ; 17.685 ; Rise       ; clk             ;
;  data[20] ; clk        ; 19.038 ; 19.038 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.334 ; 18.334 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.240 ; 18.240 ; Rise       ; clk             ;
;  data[23] ; clk        ; 19.100 ; 19.100 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.291 ; 20.291 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.188 ; 19.188 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.539 ; 20.539 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.549 ; 18.549 ; Rise       ; clk             ;
;  data[28] ; clk        ; 20.111 ; 20.111 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.449 ; 18.449 ; Rise       ; clk             ;
;  data[30] ; clk        ; 17.954 ; 17.954 ; Rise       ; clk             ;
;  data[31] ; clk        ; 20.553 ; 20.553 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.069 ; 11.069 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.969 ; 11.969 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.434 ; 11.434 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 13.247 ; 13.247 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.840 ; 11.840 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.971 ; 12.971 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.945 ; 11.945 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.593 ; 11.593 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.929 ; 11.929 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.705 ; 11.705 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.661 ; 11.661 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.452 ; 11.452 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.292 ; 11.292 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.751 ; 11.751 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.828 ; 11.828 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.055 ; 12.055 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.621 ; 11.621 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.378 ; 11.378 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.148 ; 11.148 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.337 ; 12.337 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.157 ; 11.157 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.225 ; 12.225 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 10.752 ; 10.752 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.727 ; 11.727 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.019 ; 11.019 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.851 ; 11.851 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.359 ; 11.359 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.163 ; 11.163 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 10.900 ; 10.900 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.162 ; 4.162 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.980 ; 4.980 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.043 ; 5.043 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.596 ; 4.596 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.752 ; 4.752 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 5.206 ; 5.206 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.882 ; 4.882 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.875 ; 4.875 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.794 ; 4.794 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.897 ; 4.897 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.917 ; 4.917 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.777 ; 4.777 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.004 ; 5.004 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.606 ; 4.606 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.280 ; 5.280 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.621 ; 4.621 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.939 ; 4.939 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.279 ; 4.279 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.332 ; 4.332 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.162 ; 4.162 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.947 ; 5.947 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.187 ; 4.187 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.749 ; 4.749 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.311 ; 4.311 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.504 ; 4.504 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.199 ; 4.199 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.490 ; 4.490 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.582 ; 4.582 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.066 ; 5.066 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.147 ; 6.147 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.366 ; 6.366 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.776 ; 6.776 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.581 ; 6.581 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.376 ; 7.376 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.739 ; 6.739 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 7.280 ; 7.280 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.762 ; 6.762 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.558 ; 6.558 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.661 ; 6.661 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.595 ; 6.595 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.784 ; 6.784 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.615 ; 6.615 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.670 ; 6.670 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.545 ; 6.545 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.485 ; 6.485 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.681 ; 6.681 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.772 ; 6.772 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.558 ; 6.558 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.472 ; 6.472 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.315 ; 6.315 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.963 ; 6.963 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.358 ; 6.358 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.932 ; 6.932 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.147 ; 6.147 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.668 ; 6.668 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.290 ; 6.290 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.668 ; 6.668 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.446 ; 6.446 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.359 ; 6.359 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.279 ; 6.279 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.506 ; 7.506 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.142 ; 12.142 ; 12.142 ; 12.142 ;
; debug[0]   ; data[1]     ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; debug[0]   ; data[2]     ; 12.030 ; 12.030 ; 12.030 ; 12.030 ;
; debug[0]   ; data[3]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[4]     ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[5]     ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; debug[0]   ; data[6]     ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; debug[0]   ; data[7]     ; 12.339 ; 12.339 ; 12.339 ; 12.339 ;
; debug[0]   ; data[8]     ; 11.748 ; 11.748 ; 11.748 ; 11.748 ;
; debug[0]   ; data[9]     ; 11.812 ; 11.812 ; 11.812 ; 11.812 ;
; debug[0]   ; data[10]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[0]   ; data[11]    ; 12.068 ; 12.068 ; 12.068 ; 12.068 ;
; debug[0]   ; data[12]    ; 11.857 ; 11.857 ; 11.857 ; 11.857 ;
; debug[0]   ; data[13]    ; 11.671 ; 11.671 ; 11.671 ; 11.671 ;
; debug[0]   ; data[14]    ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; debug[0]   ; data[15]    ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; debug[0]   ; data[16]    ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; debug[0]   ; data[17]    ; 12.369 ; 12.369 ; 12.369 ; 12.369 ;
; debug[0]   ; data[18]    ; 11.782 ; 11.782 ; 11.782 ; 11.782 ;
; debug[0]   ; data[19]    ; 10.979 ; 10.979 ; 10.979 ; 10.979 ;
; debug[0]   ; data[20]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[0]   ; data[21]    ; 12.820 ; 12.820 ; 12.820 ; 12.820 ;
; debug[0]   ; data[22]    ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; debug[0]   ; data[23]    ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; debug[0]   ; data[24]    ; 12.175 ; 12.175 ; 12.175 ; 12.175 ;
; debug[0]   ; data[25]    ; 13.035 ; 13.035 ; 13.035 ; 13.035 ;
; debug[0]   ; data[26]    ; 13.874 ; 13.874 ; 13.874 ; 13.874 ;
; debug[0]   ; data[27]    ; 12.293 ; 12.293 ; 12.293 ; 12.293 ;
; debug[0]   ; data[28]    ; 12.410 ; 12.410 ; 12.410 ; 12.410 ;
; debug[0]   ; data[29]    ; 11.756 ; 11.756 ; 11.756 ; 11.756 ;
; debug[0]   ; data[30]    ; 11.298 ; 11.298 ; 11.298 ; 11.298 ;
; debug[0]   ; data[31]    ; 12.323 ; 12.323 ; 12.323 ; 12.323 ;
; debug[1]   ; data[0]     ; 12.404 ; 12.404 ; 12.404 ; 12.404 ;
; debug[1]   ; data[1]     ; 12.759 ; 12.759 ; 12.759 ; 12.759 ;
; debug[1]   ; data[2]     ; 12.294 ; 12.294 ; 12.294 ; 12.294 ;
; debug[1]   ; data[3]     ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; debug[1]   ; data[4]     ; 13.545 ; 13.545 ; 13.545 ; 13.545 ;
; debug[1]   ; data[5]     ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; debug[1]   ; data[6]     ; 12.448 ; 12.448 ; 12.448 ; 12.448 ;
; debug[1]   ; data[7]     ; 12.136 ; 12.136 ; 12.136 ; 12.136 ;
; debug[1]   ; data[8]     ; 12.493 ; 12.493 ; 12.493 ; 12.493 ;
; debug[1]   ; data[9]     ; 12.534 ; 12.534 ; 12.534 ; 12.534 ;
; debug[1]   ; data[10]    ; 11.527 ; 11.527 ; 11.527 ; 11.527 ;
; debug[1]   ; data[11]    ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; debug[1]   ; data[12]    ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; debug[1]   ; data[13]    ; 12.165 ; 12.165 ; 12.165 ; 12.165 ;
; debug[1]   ; data[14]    ; 13.064 ; 13.064 ; 13.064 ; 13.064 ;
; debug[1]   ; data[15]    ; 12.998 ; 12.998 ; 12.998 ; 12.998 ;
; debug[1]   ; data[16]    ; 11.293 ; 11.293 ; 11.293 ; 11.293 ;
; debug[1]   ; data[17]    ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; debug[1]   ; data[18]    ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; debug[1]   ; data[19]    ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; debug[1]   ; data[20]    ; 12.515 ; 12.515 ; 12.515 ; 12.515 ;
; debug[1]   ; data[21]    ; 12.918 ; 12.918 ; 12.918 ; 12.918 ;
; debug[1]   ; data[22]    ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
; debug[1]   ; data[23]    ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; debug[1]   ; data[24]    ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; debug[1]   ; data[25]    ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; debug[1]   ; data[26]    ; 12.477 ; 12.477 ; 12.477 ; 12.477 ;
; debug[1]   ; data[27]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[1]   ; data[28]    ; 12.644 ; 12.644 ; 12.644 ; 12.644 ;
; debug[1]   ; data[29]    ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; debug[1]   ; data[30]    ; 11.645 ; 11.645 ; 11.645 ; 11.645 ;
; debug[1]   ; data[31]    ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; debug[0]   ; data[1]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; debug[0]   ; data[2]     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; debug[0]   ; data[3]     ; 6.471 ; 6.471 ; 6.471 ; 6.471 ;
; debug[0]   ; data[4]     ; 7.277 ; 7.277 ; 7.277 ; 7.277 ;
; debug[0]   ; data[5]     ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; debug[0]   ; data[6]     ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; debug[0]   ; data[7]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; debug[0]   ; data[8]     ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; debug[0]   ; data[9]     ; 6.255 ; 6.255 ; 6.255 ; 6.255 ;
; debug[0]   ; data[10]    ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; debug[0]   ; data[11]    ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; debug[0]   ; data[12]    ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; debug[0]   ; data[13]    ; 6.210 ; 6.210 ; 6.210 ; 6.210 ;
; debug[0]   ; data[14]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[0]   ; data[15]    ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; debug[0]   ; data[16]    ; 6.181 ; 6.181 ; 6.181 ; 6.181 ;
; debug[0]   ; data[17]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[0]   ; data[18]    ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; debug[0]   ; data[19]    ; 5.858 ; 5.858 ; 5.858 ; 5.858 ;
; debug[0]   ; data[20]    ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[0]   ; data[21]    ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; debug[0]   ; data[22]    ; 6.962 ; 6.962 ; 6.962 ; 6.962 ;
; debug[0]   ; data[23]    ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; debug[0]   ; data[24]    ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; debug[0]   ; data[25]    ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; debug[0]   ; data[26]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; debug[0]   ; data[27]    ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; debug[0]   ; data[28]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; debug[0]   ; data[29]    ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; debug[0]   ; data[30]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[0]   ; data[31]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[0]     ; 6.451 ; 6.451 ; 6.451 ; 6.451 ;
; debug[1]   ; data[1]     ; 6.861 ; 6.861 ; 6.861 ; 6.861 ;
; debug[1]   ; data[2]     ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; debug[1]   ; data[3]     ; 7.050 ; 7.050 ; 7.050 ; 7.050 ;
; debug[1]   ; data[4]     ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; debug[1]   ; data[5]     ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; debug[1]   ; data[6]     ; 6.217 ; 6.217 ; 6.217 ; 6.217 ;
; debug[1]   ; data[7]     ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; debug[1]   ; data[8]     ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; debug[1]   ; data[9]     ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; debug[1]   ; data[10]    ; 6.159 ; 6.159 ; 6.159 ; 6.159 ;
; debug[1]   ; data[11]    ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; debug[1]   ; data[12]    ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[1]   ; data[13]    ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; debug[1]   ; data[14]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[15]    ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; debug[1]   ; data[16]    ; 5.899 ; 5.899 ; 5.899 ; 5.899 ;
; debug[1]   ; data[17]    ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; debug[1]   ; data[18]    ; 6.189 ; 6.189 ; 6.189 ; 6.189 ;
; debug[1]   ; data[19]    ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; debug[1]   ; data[20]    ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; debug[1]   ; data[21]    ; 6.960 ; 6.960 ; 6.960 ; 6.960 ;
; debug[1]   ; data[22]    ; 5.864 ; 5.864 ; 5.864 ; 5.864 ;
; debug[1]   ; data[23]    ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[24]    ; 5.677 ; 5.677 ; 5.677 ; 5.677 ;
; debug[1]   ; data[25]    ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; debug[1]   ; data[26]    ; 5.884 ; 5.884 ; 5.884 ; 5.884 ;
; debug[1]   ; data[27]    ; 6.429 ; 6.429 ; 6.429 ; 6.429 ;
; debug[1]   ; data[28]    ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; debug[1]   ; data[29]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[30]    ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; debug[1]   ; data[31]    ; 6.823 ; 6.823 ; 6.823 ; 6.823 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2817620  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2817620  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4052  ; 4052 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec  6 13:44:33 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.010     -1717.168 clk 
    Info (332119):    -2.044       -99.974 clk_rom 
Info (332146): Worst-case hold slack is 0.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.527         0.000 clk 
    Info (332119):     0.640         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.807      -718.311 clk 
    Info (332119):    -1.460       -49.887 clk_rom 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 clk 
    Info (332119):     0.253         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Thu Dec  6 13:44:34 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


