 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Mon Nov 15 20:22:39 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: convolution3_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  convolution3_reg[4]/CK (DFF_X2)                       0.0000     0.0000 r
  convolution3_reg[4]/QN (DFF_X2)                       0.3320     0.3320 f
  U332/ZN (INV_X4)                                      0.0911     0.4231 r
  U645/ZN (INV_X2)                                      0.0405     0.4637 f
  U335/ZN (NAND2_X2)                                    0.0764     0.5400 r
  U333/ZN (NAND2_X2)                                    0.0592     0.5993 f
  U331/ZN (NAND2_X2)                                    0.1055     0.7048 r
  U181/ZN (INV_X1)                                      0.0527     0.7575 f
  U397/ZN (NAND2_X1)                                    0.1667     0.9242 r
  U601/ZN (NAND3_X2)                                    0.0925     1.0166 f
  U338/ZN (NAND2_X2)                                    0.1065     1.1231 r
  U173/ZN (NAND2_X1)                                    0.0800     1.2031 f
  U437/ZN (INV_X1)                                      0.0792     1.2823 r
  U436/ZN (NAND2_X1)                                    0.0563     1.3386 f
  U435/ZN (NAND2_X1)                                    0.1168     1.4554 r
  U592/ZN (NOR2_X2)                                     0.0782     1.5336 f
  U591/ZN (NAND2_X2)                                    0.1191     1.6527 r
  U648/ZN (NAND2_X2)                                    0.0586     1.7113 f
  dut_sram_write_data_reg[3]/D (DFF_X2)                 0.0000     1.7113 f
  data arrival time                                                1.7113

  clock clk (rise edge)                                 2.0600     2.0600
  clock network delay (ideal)                           0.0000     2.0600
  clock uncertainty                                    -0.0500     2.0100
  dut_sram_write_data_reg[3]/CK (DFF_X2)                0.0000     2.0100 r
  library setup time                                   -0.2977     1.7123
  data required time                                               1.7123
  --------------------------------------------------------------------------
  data required time                                               1.7123
  data arrival time                                               -1.7113
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0010


1
