library IEEE;
use IEEE.std_logic_1164.all;

entity adder_32bits is
	port(
		A, B : in std_logic_vector(7 downto 0);
		sum : out std_logic_vector(7 downto 0);
		overFlow: out std_logic
	);
end entity adder_32bits;

architecture RTL of adder_32bits is
begin
end architecture RTL;