# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 21:46:39 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv 
# -- Compiling module IFID_Pipe
# 
# Top level modules:
# 	IFID_Pipe
# End time: 21:46:39 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv 
# -- Compiling module plus_1
# 
# Top level modules:
# 	plus_1
# End time: 21:46:39 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 21:46:39 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv 
# -- Compiling module Mux2_PC
# 
# Top level modules:
# 	Mux2_PC
# End time: 21:46:39 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:39 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv 
# -- Compiling module Mux2_IM
# 
# Top level modules:
# 	Mux2_IM
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv 
# -- Compiling module IM
# 
# Top level modules:
# 	IM
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv 
# -- Compiling module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv 
# -- Compiling module Zero_Extend
# 
# Top level modules:
# 	Zero_Extend
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv 
# -- Compiling module Substraction
# 
# Top level modules:
# 	Substraction
# End time: 21:46:40 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv 
# -- Compiling module Mux4
# 
# Top level modules:
# 	Mux4
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv 
# -- Compiling module Zero_Flag
# 
# Top level modules:
# 	Zero_Flag
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv 
# -- Compiling module Mod
# 
# Top level modules:
# 	Mod
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv 
# -- Compiling module Mod_Exp
# 
# Top level modules:
# 	Mod_Exp
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv 
# -- Compiling module Instr_Decoder
# 
# Top level modules:
# 	Instr_Decoder
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv 
# -- Compiling module Register_Bank
# 
# Top level modules:
# 	Register_Bank
# End time: 21:46:41 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv 
# -- Compiling module ID
# 
# Top level modules:
# 	ID
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv 
# -- Compiling module EXE
# 
# Top level modules:
# 	EXE
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv 
# -- Compiling module IDEXE_Pipe
# 
# Top level modules:
# 	IDEXE_Pipe
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv 
# -- Compiling module EXEMEM_Pipe
# 
# Top level modules:
# 	EXEMEM_Pipe
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv 
# -- Compiling module MEMWB_Pipe
# 
# Top level modules:
# 	MEMWB_Pipe
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv 
# -- Compiling module ProcessorMEM
# 
# Top level modules:
# 	ProcessorMEM
# End time: 21:46:42 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:42 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM_TB.sv 
# -- Compiling module ProcessorMEM_TB
# 
# Top level modules:
# 	ProcessorMEM_TB
# End time: 21:46:43 on Jul 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:43 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv 
# -- Compiling module dataMem
# 
# Top level modules:
# 	dataMem
# End time: 21:46:43 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:43 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# 
# Top level modules:
# 	Instruction_Mem
# End time: 21:46:43 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ProcessorMEM_TB
# vsim work.ProcessorMEM_TB 
# Start time: 21:46:48 on Jul 08,2020
# Loading sv_std.std
# Loading work.ProcessorMEM_TB
# Loading work.ProcessorMEM
# Loading work.IF
# Loading work.Mux2_PC
# Loading work.pc_register
# Loading work.Instruction_Mem
# Loading work.plus_1
# Loading work.IFID_Pipe
# Loading work.ID
# Loading work.Instr_Decoder
# Loading work.Control_Unit
# Loading work.Zero_Extend
# Loading work.Mux2
# Loading work.Register_Bank
# Loading work.IDEXE_Pipe
# Loading work.EXE
# Loading work.ALU
# Loading work.Adder
# Loading work.Substraction
# Loading work.Mod_Exp
# Loading work.Mod
# Loading work.Mux4
# Loading work.Zero_Flag
# Loading work.Branch_Unit
# Loading work.EXEMEM_Pipe
# Loading work.IM
# Loading work.Mux2_IM
# Loading work.dataMem
# Loading work.MEMWB_Pipe
# Loading work.WB
# ** Warning: (vsim-3015) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv(41): [PCDPC] - Port size (1) does not match connection size (32) for port 'stop'. The port definition is at: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /ProcessorMEM_TB/uut/ifid_pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv
# ** Warning: (vsim-3017) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv(27): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /ProcessorMEM_TB/uut/exe/alu/modex/base_squared_mod File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv
# ** Warning: (vsim-3722) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv(27): [TFMPC] - Missing connection for port 'div_result'.
# ** Warning: (vsim-3017) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv(30): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /ProcessorMEM_TB/uut/exe/alu/modex/result_mul_base_mod File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv
# ** Warning: (vsim-3722) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv(30): [TFMPC] - Missing connection for port 'div_result'.
# ** Warning: (vsim-3015) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'data4'. The port definition is at: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /ProcessorMEM_TB/uut/exe/alu/selector File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv
# ** Warning: (vsim-3839) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv(9): Variable '/ProcessorMEM_TB/uut/fetch/addr_in', driven via a port connection, is multiply driven. See C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /ProcessorMEM_TB/uut/fetch File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv
add wave -position end  sim:/ProcessorMEM_TB/instr_out
add wave -position end  sim:/ProcessorMEM_TB/wb_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlft5yfg3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5yfg3t
run -all
# End time: 21:47:20 on Jul 08,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 9
