`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   09:00:30 01/14/2020
// Design Name:   priority_encoder
// Module Name:   /home/parallels/ucla/csm152a/labs/lab_1/priority_encoder_TB.v
// Project Name:  lab_1
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: priority_encoder
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module priority_encoder_TB;

	// Inputs
	reg [11:0] D;

	// Outputs
	wire [2:0] Q;

	// Instantiate the Unit Under Test (UUT)
	priority_encoder uut (
		.D(D), 
		.Q(Q)
	);

	initial begin
		// Initialize Inputs
		D = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here

	end
      
endmodule

