\hypertarget{group__ADDR__SPACE__MGR__REMAP}{}\section{Address Space Mapping Control}
\label{group__ADDR__SPACE__MGR__REMAP}\index{Address Space Mapping Control@{Address Space Mapping Control}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440ad466ca623b8b9af96aa2d0036193600a}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+B\+O\+O\+T\+R\+OM}}, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440a81e0393217ed113141ed94b5256eabf0}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+O\+C\+R\+AM}}
 \}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a7ca2d5a995bec6dcbfb71fa4c890270d}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+S\+D\+R\+AM}}, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a23e283c9a0c53a84037261bf23c1bf65}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+O\+C\+R\+AM}}
 \}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34a7ea114327f3374de7327e122e9688ad8}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+I\+N\+A\+C\+C\+E\+S\+S\+I\+B\+LE}}, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34ac399d34c87ddb909b0d6fcf2a7211edd}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+A\+C\+C\+E\+S\+S\+I\+B\+LE}}
 \}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a107e69694932267f39e6e078bf038e45}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+I\+N\+A\+C\+C\+E\+S\+S\+I\+B\+LE}}, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a9c712c24a8f75fee557cc9442d5b6e42}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+A\+C\+C\+E\+S\+S\+I\+B\+LE}}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga846f60380f43b3b7f3f020332602367f}{alt\+\_\+addr\+\_\+space\+\_\+remap}} (\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}} mpu\+\_\+attr, \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}} nonmpu\+\_\+attr, \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}} h2f\+\_\+attr, \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}} lwh2f\+\_\+attr)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gade38251cec2dd0904eb1f9f1dfa34d9f}{alt\+\_\+mpu\+\_\+addr\+\_\+space\+\_\+remap\+\_\+0\+\_\+to\+\_\+sdram}} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This group A\+PI provides functions to map and remap selected address ranges into the accessible (visible) views of the M\+PU and non M\+PU address spaces.

{\bfseries{Caveats}} 

{\bfseries{N\+O\+TE\+:}} Caution should be observed when remapping address 0 to different memory. The code performing the remapping operation should not be executing in the address range being remapped to different memory.

For example, if address 0 is presently mapped to O\+C\+R\+AM and the code is preparing to remap address 0 to S\+D\+R\+AM, then the code must not be executing in the range 0 to 64 KB as this address space is about to be remapped to different memory. If the code performing the remap operation is executing from O\+C\+R\+AM then it needs to be executing from its permanently mapped O\+C\+R\+AM address range in upper memory (i.\+e. A\+L\+T\+\_\+\+O\+C\+R\+A\+M\+\_\+\+L\+B\+\_\+\+A\+D\+DR to A\+L\+T\+\_\+\+O\+C\+R\+A\+M\+\_\+\+U\+B\+\_\+\+A\+D\+DR).

{\bfseries{N\+O\+TE\+:}} The M\+PU address space view is controlled by two disparate hardware control interfaces\+: the L3 remap register and the L2 cache address filtering registers. To complicate matters, the L3 remap register is write-\/only which means not only that current remap register state cannot be read but also that a read-\/modify-\/write operation cannot be performed on the register.

This should not present a problem in most use case scenarios except for the case where a current M\+PU address space mapping of 0 to S\+D\+R\+AM is being changed to to a mapping of 0 to Boot R\+OM or O\+C\+R\+AM.

In this case, a two step process whereby the L3 remap register is first set to the new desired M\+PU address 0 mapping and then the L2 cache address filtering registers have their address ranges adjusted accordingly must be followed. An example follows\+: \begin{DoxyVerb}// 1 MB reset default value for address filtering start
#define L2_CACHE_ADDR_FILTERING_START_RESET     0x100000
uint32_t addr_filt_start;
uint32_t addr_filt_end;

// Perform L3 remap register programming first by setting the desired new MPU
// address space 0 mapping. Assume OCRAM for the example.
alt_addr_space_remap(ALT_ADDR_SPACE_MPU_ZERO_AT_OCRAM, ...);

// Next, adjust the L2 cache address filtering range. Set the start address to
// the default reset value and retain the existing end address configuration.
alt_l2_addr_filter_cfg_get(&addr_filt_start, &addr_filt_end);
if (addr_filt_start != L2_CACHE_ADDR_FILTERING_START_RESET)
{
    alt_l2_addr_filter_cfg_set(L2_CACHE_ADDR_FILTERING_START_RESET, addr_filt_end);
}
\end{DoxyVerb}
 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}\label{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t@{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t}}
\index{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t@{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t}{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}}

This type definition enumerates the H\+PS to F\+P\+GA bridge accessiblity attributes. \mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}\label{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t@{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t}}
\index{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t@{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t}{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}}

This type definition enumerates the Lightweight H\+PS to F\+P\+GA bridge accessiblity attributes. \mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}\label{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_MPU\_ATTR\_t@{ALT\_ADDR\_SPACE\_MPU\_ATTR\_t}}
\index{ALT\_ADDR\_SPACE\_MPU\_ATTR\_t@{ALT\_ADDR\_SPACE\_MPU\_ATTR\_t}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_MPU\_ATTR\_t}{ALT\_ADDR\_SPACE\_MPU\_ATTR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}}

This type definition enumerates the M\+PU address space attributes.

The M\+PU address space consists of the A\+RM Cortex A9 processors and associated processor peripherals (cache, M\+MU). \mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}\label{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t@{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t}}
\index{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t@{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t}{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}}

This type definition enumerates the non-\/\+M\+PU address space attributes.

The non-\/\+M\+PU address space consists of the non-\/\+M\+PU L3 masters including the D\+MA controllers (standalone and those built into peripherals), the F2H A\+XI Bridge, and the D\+AP. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}\label{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e@{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e}}
\index{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e@{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e}{ALT\_ADDR\_SPACE\_H2F\_BRIDGE\_ATTR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga590307e85b3ad755df3f95dbb63f5f34}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}}}

This type definition enumerates the H\+PS to F\+P\+GA bridge accessiblity attributes. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_H2F\_INACCESSIBLE@{ALT\_ADDR\_SPACE\_H2F\_INACCESSIBLE}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_H2F\_INACCESSIBLE@{ALT\_ADDR\_SPACE\_H2F\_INACCESSIBLE}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34a7ea114327f3374de7327e122e9688ad8}\label{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34a7ea114327f3374de7327e122e9688ad8}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+I\+N\+A\+C\+C\+E\+S\+S\+I\+B\+LE&The H2F A\+XI Bridge is not visible to L3 masters. Accesses to the associated address range return an A\+XI decode error to the master. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_H2F\_ACCESSIBLE@{ALT\_ADDR\_SPACE\_H2F\_ACCESSIBLE}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_H2F\_ACCESSIBLE@{ALT\_ADDR\_SPACE\_H2F\_ACCESSIBLE}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34ac399d34c87ddb909b0d6fcf2a7211edd}\label{group__ADDR__SPACE__MGR__REMAP_gga590307e85b3ad755df3f95dbb63f5f34ac399d34c87ddb909b0d6fcf2a7211edd}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+A\+C\+C\+E\+S\+S\+I\+B\+LE&The H2F A\+XI Bridge is visible to L3 masters. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}\label{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e@{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e}}
\index{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e@{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e}{ALT\_ADDR\_SPACE\_LWH2F\_BRIDGE\_ATTR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gada9fe5e35537a5407d3e5a5216e3f6b5}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+e}}}

This type definition enumerates the Lightweight H\+PS to F\+P\+GA bridge accessiblity attributes. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_LWH2F\_INACCESSIBLE@{ALT\_ADDR\_SPACE\_LWH2F\_INACCESSIBLE}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_LWH2F\_INACCESSIBLE@{ALT\_ADDR\_SPACE\_LWH2F\_INACCESSIBLE}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a107e69694932267f39e6e078bf038e45}\label{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a107e69694932267f39e6e078bf038e45}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+I\+N\+A\+C\+C\+E\+S\+S\+I\+B\+LE&The L\+W\+H2F A\+XI Bridge is not visible to L3 masters. Accesses to the associated address range return an A\+XI decode error to the master. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_LWH2F\_ACCESSIBLE@{ALT\_ADDR\_SPACE\_LWH2F\_ACCESSIBLE}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_LWH2F\_ACCESSIBLE@{ALT\_ADDR\_SPACE\_LWH2F\_ACCESSIBLE}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a9c712c24a8f75fee557cc9442d5b6e42}\label{group__ADDR__SPACE__MGR__REMAP_ggada9fe5e35537a5407d3e5a5216e3f6b5a9c712c24a8f75fee557cc9442d5b6e42}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+A\+C\+C\+E\+S\+S\+I\+B\+LE&The L\+W\+H2F A\+XI Bridge is visible to L3 masters. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}\label{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_MPU\_ATTR\_e@{ALT\_ADDR\_SPACE\_MPU\_ATTR\_e}}
\index{ALT\_ADDR\_SPACE\_MPU\_ATTR\_e@{ALT\_ADDR\_SPACE\_MPU\_ATTR\_e}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_MPU\_ATTR\_e}{ALT\_ADDR\_SPACE\_MPU\_ATTR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae16f0dfb718350b5140753a935059440}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}}}

This type definition enumerates the M\+PU address space attributes.

The M\+PU address space consists of the A\+RM Cortex A9 processors and associated processor peripherals (cache, M\+MU). \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_BOOTROM@{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_BOOTROM}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_BOOTROM@{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_BOOTROM}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440ad466ca623b8b9af96aa2d0036193600a}\label{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440ad466ca623b8b9af96aa2d0036193600a}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+B\+O\+O\+T\+R\+OM&Maps the Boot R\+OM to address 0x0 for the M\+PU L3 master. Note that the Boot R\+OM is also always mapped to address 0xfffd\+\_\+0000 for the M\+PU L3 master independent of attribute. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_OCRAM@{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_OCRAM}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_OCRAM@{ALT\_ADDR\_SPACE\_MPU\_ZERO\_AT\_OCRAM}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440a81e0393217ed113141ed94b5256eabf0}\label{group__ADDR__SPACE__MGR__REMAP_ggae16f0dfb718350b5140753a935059440a81e0393217ed113141ed94b5256eabf0}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+O\+C\+R\+AM&Maps the On-\/chip R\+AM to address 0x0 for the M\+PU L3 master. Note that the On-\/chip R\+AM is also always mapped to address 0xffff\+\_\+0000 for the M\+PU L3 master independent of this attribute. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}\label{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e@{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e}}
\index{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e@{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e}{ALT\_ADDR\_SPACE\_NONMPU\_ATTR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae7413407ef45e9954d426e6e73a75463}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+e}}}

This type definition enumerates the non-\/\+M\+PU address space attributes.

The non-\/\+M\+PU address space consists of the non-\/\+M\+PU L3 masters including the D\+MA controllers (standalone and those built into peripherals), the F2H A\+XI Bridge, and the D\+AP. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_SDRAM@{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_SDRAM}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_SDRAM@{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_SDRAM}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a7ca2d5a995bec6dcbfb71fa4c890270d}\label{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a7ca2d5a995bec6dcbfb71fa4c890270d}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+S\+D\+R\+AM&Maps the S\+D\+R\+AM to address 0x0 for the non-\/\+M\+PU L3 masters. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_OCRAM@{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_OCRAM}!Address Space Mapping Control@{Address Space Mapping Control}}\index{Address Space Mapping Control@{Address Space Mapping Control}!ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_OCRAM@{ALT\_ADDR\_SPACE\_NONMPU\_ZERO\_AT\_OCRAM}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a23e283c9a0c53a84037261bf23c1bf65}\label{group__ADDR__SPACE__MGR__REMAP_ggae7413407ef45e9954d426e6e73a75463a23e283c9a0c53a84037261bf23c1bf65}} 
A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+Z\+E\+R\+O\+\_\+\+A\+T\+\_\+\+O\+C\+R\+AM&Maps the On-\/chip R\+AM to address 0x0 for the non-\/\+M\+PU L3 masters. Note that the On-\/chip R\+AM is also always mapped to address 0xffff\+\_\+0000 for the non-\/\+M\+PU L3 masters independent of this attribute. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_ga846f60380f43b3b7f3f020332602367f}\label{group__ADDR__SPACE__MGR__REMAP_ga846f60380f43b3b7f3f020332602367f}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!alt\_addr\_space\_remap@{alt\_addr\_space\_remap}}
\index{alt\_addr\_space\_remap@{alt\_addr\_space\_remap}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{alt\_addr\_space\_remap()}{alt\_addr\_space\_remap()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+addr\+\_\+space\+\_\+remap (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga7b565bdc174300bbaf78d71ec496ac05}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}}]{mpu\+\_\+attr,  }\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_ga380facdcf5796d231a7bfaed1f444178}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+N\+O\+N\+M\+P\+U\+\_\+\+A\+T\+T\+R\+\_\+t}}}]{nonmpu\+\_\+attr,  }\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gae53e07cd2bd2dec130fa387c5242b8bd}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}}]{h2f\+\_\+attr,  }\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__REMAP_gac800113e41ec261e9babdebcd057d754}{A\+L\+T\+\_\+\+A\+D\+D\+R\+\_\+\+S\+P\+A\+C\+E\+\_\+\+L\+W\+H2\+F\+\_\+\+B\+R\+I\+D\+G\+E\+\_\+\+A\+T\+T\+R\+\_\+t}}}]{lwh2f\+\_\+attr }\end{DoxyParamCaption})}

Configures the mapped and accessible (visible) address ranges for the H\+PS M\+PU, non-\/\+M\+PU, and Bridge address spaces.


\begin{DoxyParams}{Parameters}
{\em mpu\+\_\+attr} & The M\+PU address space configuration attributes.\\
\hline
{\em nonmpu\+\_\+attr} & The non-\/\+M\+PU address space configuration attributes.\\
\hline
{\em h2f\+\_\+attr} & The H2F Bridge attribute mapping and accessibility attributes.\\
\hline
{\em lwh2f\+\_\+attr} & The Lightweight H2F Bridge attribute mapping and accessibility attributes.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+I\+N\+V\+\_\+\+O\+P\+T\+I\+ON} & One or more invalid attribute options were specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__REMAP_gade38251cec2dd0904eb1f9f1dfa34d9f}\label{group__ADDR__SPACE__MGR__REMAP_gade38251cec2dd0904eb1f9f1dfa34d9f}} 
\index{Address Space Mapping Control@{Address Space Mapping Control}!alt\_mpu\_addr\_space\_remap\_0\_to\_sdram@{alt\_mpu\_addr\_space\_remap\_0\_to\_sdram}}
\index{alt\_mpu\_addr\_space\_remap\_0\_to\_sdram@{alt\_mpu\_addr\_space\_remap\_0\_to\_sdram}!Address Space Mapping Control@{Address Space Mapping Control}}
\subsubsection{\texorpdfstring{alt\_mpu\_addr\_space\_remap\_0\_to\_sdram()}{alt\_mpu\_addr\_space\_remap\_0\_to\_sdram()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+mpu\+\_\+addr\+\_\+space\+\_\+remap\+\_\+0\+\_\+to\+\_\+sdram (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Maps S\+D\+R\+AM to address 0x0 for the M\+PU address space view.

When address 0x0 is mapped to the Boot R\+OM or on-\/chip R\+AM, only the lowest 64KB of the boot region are accessible because the size of the Boot R\+OM and on-\/chip R\+AM are only 64KB. Addresses in the range 0x100000 (1MiB) to 0x\+C0000000 (3GiB) access S\+D\+R\+AM and addresses in the range 0x\+C0000000 (3GiB) to 0x\+F\+F\+F\+F\+F\+F\+FF access the L3 interconnect. Thus, the lowest 1MiB of S\+D\+R\+AM is not accessible to the M\+PU unless address 0 is remapped to S\+D\+R\+AM after reset.

This function remaps the addresses between 0x0 to 0x100000 (1MiB) to access S\+D\+R\+AM.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
