<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPURegisterBankInfo.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUGenRegisterBankInfo,llvm::AMDGPURegisterBankInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPURegisterBankInfo.h.html'>AMDGPURegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPURegisterBankInfo -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the RegisterBankInfo class for AMDGPU.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGBANK_DECLARATIONS" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <span class='error' title="&apos;AMDGPUGenRegisterBank.inc&apos; file not found">"AMDGPUGenRegisterBank.inc"</span></u></td></tr>
<tr><th id="20">20</th><td><u>#undef <a class="macro" href="#18" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" id="llvm::LLT">LLT</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" id="llvm::SIRegisterInfo">SIRegisterInfo</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>protected</b>:</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_CLASS" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</dfn></u></td></tr>
<tr><th id="35">35</th><td><u>#include "AMDGPUGenRegisterBank.inc"</u></td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</dfn> : <b>public</b> <a class="type" href="#llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</a> {</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="decl" id="llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI">TRI</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>,</td></tr>
<tr><th id="41">41</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="40MRI">MRI</dfn>,</td></tr>
<tr><th id="42">42</th><td>                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="41OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="41OpIndices">OpIndices</dfn>) <em>const</em>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// See RegisterBankInfo::applyMapping.</i></td></tr>
<tr><th id="45">45</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col2 decl" id="42OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="42OpdMapper">OpdMapper</dfn>) <em>const</em> override;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="48">48</th><td>  <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE">getInstrMappingForLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj">getRegBankID</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="45MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="45MRI">MRI</dfn>,</td></tr>
<tr><th id="51">51</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="46TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="46TRI">TRI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                        <em>unsigned</em> <dfn class="local col7 decl" id="47Default" title='Default' data-type='unsigned int' data-ref="47Default">Default</dfn> = AMDGPU::VGPRRegBankID) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// Split 64-bit value<span class="command"> \p</span> <span class="arg">Reg</span> into two 32-bit halves and populate them into<span class="command"> \p</span></i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// <span class="arg">Regs.</span> This appropriately sets the regbank of the new registers.</i></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj">split64BitValueForMapping</dfn>(<a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="48B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="48B">B</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; &amp;<dfn class="local col9 decl" id="49Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 2&gt; &amp;' data-ref="49Regs">Regs</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                 <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="50HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="50HalfTy">HalfTy</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="51Reg" title='Reg' data-type='unsigned int' data-ref="51Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="62">62</th><td>  <b>struct</b> <dfn class="type def" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry">OpRegBankEntry</dfn> {</td></tr>
<tr><th id="63">63</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a> <dfn class="decl" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks">RegBanks</dfn>[<a class="tu ref" href="#llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps">NumOps</a>];</td></tr>
<tr><th id="64">64</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="decl" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost">Cost</dfn>;</td></tr>
<tr><th id="65">65</th><td>  };</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="68">68</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="69">69</th><td>  <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="52MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="53MRI">MRI</dfn>,</td></tr>
<tr><th id="70">70</th><td>                      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/array.html#std::array" title='std::array' data-ref="std::array">array</a>&lt;<em>unsigned</em>, <a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps">NumOps</a>&gt; <dfn class="local col4 decl" id="54RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, NumOps&gt;' data-ref="54RegSrcOpIdx">RegSrcOpIdx</dfn>,</td></tr>
<tr><th id="71">71</th><td>                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry">OpRegBankEntry</a>&lt;<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps">NumOps</a>&gt;&gt; <dfn class="local col5 decl" id="55Table" title='Table' data-type='ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt;' data-ref="55Table">Table</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="74">74</th><td>  <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsicWSideEffects</dfn>(</td></tr>
<tr><th id="75">75</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="57MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="58MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</dfn>(</td></tr>
<tr><th id="81">81</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="61MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td><b>public</b>:</td></tr>
<tr><th id="83">83</th><td>  <dfn class="decl" id="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo' data-ref="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_18TargetRegisterInfoE">AMDGPURegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="62TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="62TRI">TRI</dfn>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AMDGPURegisterBankInfo::copyCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="63A" title='A' data-type='const llvm::RegisterBank &amp;' data-ref="63A">A</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="64B" title='B' data-type='const llvm::RegisterBank &amp;' data-ref="64B">B</dfn>,</td></tr>
<tr><th id="86">86</th><td>                    <em>unsigned</em> <dfn class="local col5 decl" id="65Size" title='Size' data-type='unsigned int' data-ref="65Size">Size</dfn>) <em>const</em> override;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" title='llvm::AMDGPURegisterBankInfo::getBreakDownCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE">getBreakDownCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col6 decl" id="66ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="66ValMapping">ValMapping</dfn>,</td></tr>
<tr><th id="89">89</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="67CurBank" title='CurBank' data-type='const llvm::RegisterBank *' data-ref="67CurBank">CurBank</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="92">92</th><td>  <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="68RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="68RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="95">95</th><td>  <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="98">98</th><td>  <dfn class="virtual decl" id="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="99">99</th><td>};</td></tr>
<tr><th id="100">100</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="101">101</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="102">102</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUInstructionSelector.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
