
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000001 cycles: 2617874 heartbeat IPC: 3.81989 cumulative IPC: 3.81989 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5230569 heartbeat IPC: 3.82747 cumulative IPC: 3.82368 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6537240 (Simulation time: 0 hr 1 min 4 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 31714876 heartbeat IPC: 0.377582 cumulative IPC: 0.198589 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 81811421 heartbeat IPC: 0.199615 cumulative IPC: 0.199272 (Simulation time: 0 hr 5 min 31 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 133045513 heartbeat IPC: 0.195182 cumulative IPC: 0.197616 (Simulation time: 0 hr 7 min 54 sec) 
Finished CPU 0 instructions: 25000002 cycles: 126508274 cumulative IPC: 0.197616 (Simulation time: 0 hr 7 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.197616 instructions: 25000002 cycles: 126508274
cpu0_DTLB TOTAL     ACCESS:    4448636  HIT:    4414589  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980661  HIT:    1976040  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2467975  HIT:    2438549  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 563.042 cycles
cpu0_ITLB TOTAL     ACCESS:     473061  HIT:     473061  MISS:          0
cpu0_ITLB LOAD      ACCESS:     473061  HIT:     473061  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     549820  HIT:     549820  MISS:          0
cpu0_L1I LOAD      ACCESS:     549820  HIT:     549820  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1020.83 cycles
cpu0_L1D TOTAL     ACCESS:    5918325  HIT:    3967752  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1404892  HIT:    1109342  MISS:     295550
cpu0_L1D RFO       ACCESS:    4495910  HIT:    2840896  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17523  HIT:      17514  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 822.583 cycles
cpu0_L2C TOTAL     ACCESS:    3721404  HIT:    2388398  MISS:    1333006
cpu0_L2C LOAD      ACCESS:     295550  HIT:          2  MISS:     295548
cpu0_L2C RFO       ACCESS:    1655014  HIT:     733354  MISS:     921660
cpu0_L2C PREFETCH  ACCESS:     115787  HIT:         56  MISS:     115731
cpu0_L2C WRITEBACK ACCESS:    1655044  HIT:    1654986  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     219666  ISSUED:     219666  USEFUL:         56  USELESS:     116153
cpu0_L2C AVERAGE MISS LATENCY: 1307.9 cycles
LLC TOTAL     ACCESS:    2357885  HIT:     956292  MISS:    1401593
LLC LOAD      ACCESS:     295548  HIT:         50  MISS:     295498
LLC RFO       ACCESS:     921616  HIT:      35037  MISS:     886579
LLC PREFETCH  ACCESS:     219537  HIT:         84  MISS:     219453
LLC WRITEBACK ACCESS:     921175  HIT:     921121  MISS:         54
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1357.75 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     141449  ROW_BUFFER_MISS:    1260090
 DBUS AVG_CONGESTED_CYCLE:    3.99681
 WQ ROW_BUFFER_HIT:      10254  ROW_BUFFER_MISS:     876137  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.811
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

