$date
	Sun Oct 23 09:14:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#117999
b11010 !
1"
#118002
b11010 &
b11010 %
1$
#118003
0"
#118006
b1101 &
b1101 %
#118010
b101000 &
b101000 %
#118014
b10100 &
b10100 %
#118018
b1010 &
b1010 %
#118022
b101 &
b101 %
#118026
b10000 &
b10000 %
#118030
b1000 &
b1000 %
#118034
b100 &
b100 %
#118038
b10 &
b10 %
#118042
b1 &
b1 %
1#
#118046
b0 &
0#
b0 %
0$
#1073937
b11100 !
1"
#1073938
b11100 &
b11100 %
1$
#1073939
0"
#1073942
b1110 &
b1110 %
#1073946
b111 &
b111 %
#1073950
b10110 &
b10110 %
#1073954
b1011 &
b1011 %
#1073958
b100010 &
b100010 %
#1073962
b10001 &
b10001 %
#1073966
b110100 &
b110100 %
#1073970
b11010 &
b11010 %
#1073974
b1101 &
b1101 %
#1073978
b101000 &
b101000 %
#1073982
b10100 &
b10100 %
#1073986
b1010 &
b1010 %
#1073990
b101 &
b101 %
#1073994
b10000 &
b10000 %
#1073998
b1000 &
b1000 %
#1074002
b100 &
b100 %
#1074006
b10 &
b10 %
#1074010
b1 &
b1 %
1#
#1074014
b0 &
0#
b0 %
0$
#2060113
b10101 !
1"
#2060114
b10101 &
b10101 %
1$
#2060115
0"
#2060118
b1000000 &
b1000000 %
#2060122
b100000 &
b100000 %
#2060126
b10000 &
b10000 %
#2060130
b1000 &
b1000 %
#2060134
b100 &
b100 %
#2060138
b10 &
b10 %
#2060142
b1 &
1#
b1 %
#2060146
b0 &
b0 %
0#
0$
#4500012
