#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 31 19:50:51 2025
# Process ID: 5268
# Current directory: D:/FPGA_game/vivado_Music
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44592 D:\FPGA_game\vivado_Music\vivado_Music.xpr
# Log file: D:/FPGA_game/vivado_Music/vivado.log
# Journal file: D:/FPGA_game/vivado_Music\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_game/vivado_Music/vivado_Music.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
export_ip_user_files -of_objects  [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left/fifo_delay_left.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_delay_left D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left/fifo_delay_left.xci
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_delay_left -dir d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_delay_left} CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {32768} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {32768} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Pin {true} CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Use_Dout_Reset {true} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32766} CONFIG.Full_Threshold_Negate_Value {32765}] [get_ips fifo_delay_left]
generate_target {instantiation_template} [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
launch_runs -jobs 12 fifo_delay_left_synth_1
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
launch_runs -jobs 12 fifo_delay_left_synth_1
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Depth {32768} CONFIG.Output_Depth {32768} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32766} CONFIG.Full_Threshold_Negate_Value {32765}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
launch_runs -jobs 12 fifo_delay_right_synth_1
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
reset_run synth_1
reset_run fifo_delay_right_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property -dict [list CONFIG.Data_Count_Width {14}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
launch_runs -jobs 12 fifo_delay_left_synth_1
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Data_Count_Width {14}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
launch_runs -jobs 12 fifo_delay_right_synth_1
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
set_property -dict [list CONFIG.Input_Depth {65536} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {16} CONFIG.Full_Threshold_Assert_Value {65534} CONFIG.Full_Threshold_Negate_Value {65533}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
launch_runs -jobs 12 fifo_delay_left_synth_1
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {65536} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {16} CONFIG.Full_Threshold_Assert_Value {65534} CONFIG.Full_Threshold_Negate_Value {65533}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
launch_runs -jobs 12 fifo_delay_right_synth_1
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
reset_run impl_2 -prev_step 
close_hw
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
