EESchema Schematic File Version 4
LIBS:MainBoard-cache
EELAYER 29 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 86 89
Title "16-Bit Pipeline Register"
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "A sixteen-bit register which always outputs the value"
$EndDescr
$Sheet
S 5100 3300 1150 500 
U 5FBF0C1B
F0 "sheet5FBF0C16" 50
F1 "EightBitPipelineRegister.sch" 50
F2 "CP" I L 5100 3400 50 
F3 "D[0..7]" I L 5100 3500 50 
F4 "Z[0..7]" O R 6250 3500 50 
$EndSheet
$Sheet
S 5100 4050 1150 500 
U 5FBF1996
F0 "sheet5FBF1991" 50
F1 "EightBitPipelineRegister.sch" 50
F2 "CP" I L 5100 4150 50 
F3 "D[0..7]" I L 5100 4250 50 
F4 "Z[0..7]" O R 6250 4250 50 
$EndSheet
Text HLabel 4950 3400 0    50   Input ~ 0
CP
Wire Wire Line
	4950 3400 5100 3400
Text HLabel 4950 4150 0    50   Input ~ 0
CP
Wire Wire Line
	4950 4150 5100 4150
Wire Bus Line
	4050 2900 4350 2900
Text HLabel 4050 2900 0    50   Input ~ 0
D[0..15]
Entry Bus Bus
	4350 3400 4450 3500
Entry Bus Bus
	4350 4150 4450 4250
Wire Bus Line
	5100 3500 4450 3500
Wire Bus Line
	4450 4250 5100 4250
Text Label 4500 3500 0    50   ~ 0
D[0..7]
Text Label 4500 4250 0    50   ~ 0
D[8..15]
Wire Bus Line
	7300 2900 7000 2900
Text HLabel 7300 2900 2    50   Output ~ 0
Q[0..15]
Entry Bus Bus
	7000 3400 6900 3500
Entry Bus Bus
	7000 4150 6900 4250
Wire Bus Line
	6250 3500 6900 3500
Wire Bus Line
	6900 4250 6250 4250
Text Label 6850 3500 2    50   ~ 0
Q[0..7]
Text Label 6850 4250 2    50   ~ 0
Q[8..15]
Wire Bus Line
	4350 2900 4350 4150
Wire Bus Line
	7000 2900 7000 4150
$EndSCHEMATC
