// Seed: 2068646705
module module_0;
  assign id_1 = 1 ? id_1 : id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input  uwire   id_1
);
  assign id_0 = 1;
  id_3(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3((id_0)), .id_4(id_1)
  );
  final $display(id_1, 1'b0, 1'b0);
  tri0 id_4;
  logic [7:0] id_5;
  assign id_5[1] = id_1;
  wor id_6;
  module_0();
  supply0 id_7 = id_6 == id_4;
  wire id_8;
endmodule
