// Seed: 573400078
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1
    , id_3
);
  id_4 :
  assert property (@(posedge 1'h0) 1)
  else $display(1);
  assign id_4 = (id_0) - 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_2 = 0;
  wire id_5, id_6;
endmodule
