MyCom - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+-------------------------------------------------------------------+
|Report Information                                                 |
+------------------+------------------------------------------------+
|Project           |C:\Users\Lenovo\Desktop\课设\db\MyCom.quartus_db|
|Compiler Settings |MyCom                                           |
|Quartus II Version|2.0 Build 188 01/22/2002                        |
+------------------+------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "MyCom" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            Equations
            Device Options
            Floorplan View
            Pin-Out File
            Post-Synthesis Resource Utilization by Entity
            Resource Section
                Resource Usage Summary
                Input Pins
                Output Pins
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Logical Memories
                Carry Chains
                Cascade Chains
                Embedded Cells
                Non-Global High Fan-Out Signals
                Peripheral Signals
                Local Routing Interconnect
                MegaLAB Interconnect
                LAB External Interconnect
                MegaLAB Usage Summary
                Row Interconnect
                LAB Column Interconnect
                ESB Column Interconnect
            Timing Analyses
                Timing Settings
                fmax (not incl. delays to/from pins)
                Register-to-Register fmax
                tpd (Pin to Pin Delays)
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
|Legal Notice                                                                 |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2002 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
|General Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------------+
|Option           |Setting            |
+-----------------+-------------------+
|Start date & time|01/08/2020 11:04:04|
|Main task        |Compilation        |
|Settings name    |MyCom              |
+-----------------+-------------------+

+-----------------------------------------------------------------------------+
|Summary                                                                      |
+-----------------------------------------------------------------------------+
+-----------------------------------+------------------------+
|Processing status                  |Fitting Successful      |
|Timing requirements/analysis status|Circuit will not operate|
|Chip name                          |MyCom                   |
|Device name                        |EP20K30ETC144-1         |
|Total logic elements               | 163 / 1200 ( 13 % )    |
|Total pins                         | 90 / 95 ( 94 % )       |
|Total ESB bits                     | 2720 / 24576 ( 11 % )  |
+-----------------------------------+------------------------+

+-----------------------------------------------------------------------------+
|Compiler Settings                                                            |
+-----------------------------------------------------------------------------+
+------------------------------------------+------------------+
|Option                                    |Setting           |
+------------------------------------------+------------------+
|Chip name                                 |MyCom             |
|Family name                               |APEX20KE          |
|Focus entity name                         ||MyCom            |
|Device                                    |AUTO              |
|Compilation mode                          |Full              |
|Disk space/compilation speed tradeoff     |Normal            |
|Preserve fewer node names                 |On                |
|Optimize timing                           |Normal Compilation|
|Optimize IOC register placement for timing|On                |
|Generate timing analyses                  |On                |
|Fast Fit compilation                      |Off               |
|SignalProbe compilation                   |Off               |
+------------------------------------------+------------------+

+-----------------------------------------------------------------------------+
|Messages                                                                     |
+-----------------------------------------------------------------------------+
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyFA.bdf
  Info: Found entity 1: MyFA
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyALU.bdf
  Info: Found entity 1: MyALU
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyCom.bdf
  Info: Found entity 1: MyCom
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyTime.bdf
  Info: Found entity 1: MyTime
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyPC.bdf
  Info: Found entity 1: MyPC
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\MyControl.bdf
  Info: Found entity 1: MyControl
Info: Found 0 design units and 0 entities in source file C:\Users\Lenovo\Desktop\课设\MyControl.mif
Info: Found 0 design units and 0 entities in source file C:\Users\Lenovo\Desktop\课设\MyRam.mif
Info: Found 0 design units and 0 entities in source file C:\Users\Lenovo\Desktop\课设\MyCom.vwf
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74138.bdf
  Info: Found entity 1: 74138
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74161.tdf
  Info: Found entity 1: 74161
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\f74161.bdf
  Info: Found entity 1: f74161
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74273b.bdf
  Info: Found entity 1: 74273b
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\lpm_rom0.tdf
  Info: Found entity 1: lpm_rom0
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\megafunctions\lpm_rom.tdf
  Info: Found entity 1: lpm_rom
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\megafunctions\altrom.tdf
  Info: Found entity 1: altrom
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74244b.bdf
  Info: Found entity 1: 74244b
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74374b.bdf
  Info: Found entity 1: 74374b
Info: Found 1 design units and 1 entities in source file C:\Users\Lenovo\Desktop\课设\lpm_ram_dq0.tdf
  Info: Found entity 1: lpm_ram_dq0
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\megafunctions\lpm_ram_dq.tdf
  Info: Found entity 1: lpm_ram_dq
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\megafunctions\altram.tdf
  Info: Found entity 1: altram
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\74163.tdf
  Info: Found entity 1: 74163
Info: Found 1 design units and 1 entities in source file E:\Quartus2.0\libraries\others\maxplus2\f74163.bdf
  Info: Found entity 1: f74163
Warning: Can't feed logic gate 74273b:MYIR|19 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|13 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|19 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC2|f74163:sub|70 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|18 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|14 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|18 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC2|f74163:sub|113 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|17 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|15 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|17 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC2|f74163:sub|124 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|16 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|16 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|16 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC2|f74163:sub|136 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|15 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|17 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|15 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC1|f74163:sub|70 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|14 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|18 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|14 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC1|f74163:sub|113 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|13 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|19 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|13 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC1|f74163:sub|124 of type COMB (AND) by tri-state signal
Warning: Can't feed logic gate 74273b:MYIR|12 of type DFFE by tri-state signal
Warning: Can't feed logic gate 74374b:MYR0|20 of type DFFE by tri-state signal
Warning: Can't feed logic gate lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] of type WYS_RAM_SLICE by tri-state signal
Warning: Can't feed logic gate 74273b:MYAR|12 of type DFFE by tri-state signal
Warning: Can't feed logic gate MyPC:MYPC|74163:PC1|f74163:sub|136 of type COMB (AND) by tri-state signal
Warning: Converted TRI buffer to OR gate or removed OPNDRN
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[9] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[19] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[14] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[20] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[12] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[13] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[8] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[6] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[15] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[16] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[17] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[10] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[7] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[11] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[18] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[0] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[1] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[2] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[3] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[4] that feeds logic to an OR gate
  Warning: Converting TRI node MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|otri[5] that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|41~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|43~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|44~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|45~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|46~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|47~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|48~0 that feeds logic to an OR gate
  Warning: Converting TRI node 74374b:MYR0|49~0 that feeds logic to an OR gate
Info: Registers with preset signals will power up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Converted 2 single input CARRY primitives to CARRY_SUM primitives
Warning: Ignored 10 CARRY_SUM primitives
  Warning: Ignored 8 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC1|f74163:sub|74~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|107~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|109 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC1|f74163:sub|107~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|118~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|120 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC1|f74163:sub|118~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|129~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC1|f74163:sub|131 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC2|f74163:sub|140~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|74~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|72 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC2|f74163:sub|74~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|107~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|109 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC2|f74163:sub|107~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|118~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|120 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyPC:MYPC|74163:PC2|f74163:sub|118~0 into a single logic cell
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|129~0 of type CARRY_SUM
      Warning: Node MyPC:MYPC|74163:PC2|f74163:sub|131 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive MyTime:TIME|74161:inst|f74161:sub|81~0 into a single logic cell
      Warning: Node MyTime:TIME|74161:inst|f74161:sub|90~1 of type LUT
      Warning: Node MyTime:TIME|74161:inst|f74161:sub|84 of type LUT
  Warning: Ignored 2 CARRY_SUM primitives -- logic cell requires more inputs than it can contain
    Warning: Can't place CARRY primitive MyPC:MYPC|74163:PC1|f74163:sub|129~0 -- logic cell requires more inputs than it can contain
    Warning: Can't place CARRY primitive MyPC:MYPC|74163:PC2|f74163:sub|129~0 -- logic cell requires more inputs than it can contain
Info: Implemented 282 device resources
  Info: Implemented 10 input pins
  Info: Implemented 80 output pins
  Info: Implemented 163 logic cells
  Info: Implemented 29 RAM segments
Info: Automatically selected device EP20K30ETC144-1 for design MyCom
Info: Started  fitting attempt 1 on Wed Jan 08 2020 at 11:04:07
Warning: Found pins functioning as undefined clocks and/or memory enables
  Info: Assuming node CLOCK is an undefined clock
Warning: Circuit may not operate. 169 non-operational path(s) clocked by clock CLOCK have clock skew larger than the data delay. See the Compilation Report for details.
Info: Found hold time violation between source  pin or register lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] and destination pin or register 74273b:MYIR|19 for clock CLOCK (Hold time is 6.234 ns)
  Info: + Largest clock skew is 9.471 ns
    Info: + Longest clock path from clock CLOCK to destination register is 11.120 ns
      Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = Pin_95; CLK Node = 'CLOCK'
      Info: 2: + IC(0.768 ns) + CELL(0.496 ns) = 2.154 ns; Loc. = LC6_10_D1; REG Node = 'MyTime:TIME|74161:inst|f74161:sub|99'
      Info: 3: + IC(0.352 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LC1_10_D1; COMB Node = 'MyTime:TIME|74138:inst1|17'
      Info: 4: + IC(2.614 ns) + CELL(0.496 ns) = 6.495 ns; Loc. = LC3_8_A2; REG Node = 'MyControl:Control|74273b:inst13|16'
      Info: 5: + IC(0.246 ns) + CELL(0.358 ns) = 7.099 ns; Loc. = LC5_8_A2; COMB Node = 'inst41'
      Info: 6: + IC(4.021 ns) + CELL(0.000 ns) = 11.120 ns; Loc. = LC2_4_F2; REG Node = '74273b:MYIR|19'
    Info: - Shortest clock path from clock CLOCK to source memory is 1.649 ns
      Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = Pin_95; CLK Node = 'CLOCK'
      Info: 2: + IC(0.045 ns) + CELL(0.714 ns) = 1.649 ns; Loc. = EC2_1_F2; MEM Node = 'lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]'
  Info: - Micro clock to output delay of source is 0.000 ns
  Info: - Shortest memory to register delay is 3.601 ns
    Info: 1: + IC(0.000 ns) + CELL(0.416 ns) = 0.416 ns; Loc. = EC2_1_F2; MEM Node = 'lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]'
    Info: 2: + IC(1.100 ns) + CELL(0.879 ns) = 2.395 ns; Loc. = LC5_9_F2; COMB Node = 'D[1]~362'
    Info: 3: + IC(1.127 ns) + CELL(0.079 ns) = 3.601 ns; Loc. = LC2_4_F2; REG Node = '74273b:MYIR|19'
  Info: + Micro hold delay of destination is 0.364 ns
Info: Design MyCom: Full compilation was successful. 0 errors, 44 warnings

+-----------------------------------------------------------------------------+
|Hierarchy                                                                    |
+-----------------------------------------------------------------------------+
CompileHierarchy
  MyCom
    MyALU:ALU
      MyFA:inst
      MyFA:inst1
      MyFA:inst2
      MyFA:inst3
      MyFA:inst4
      MyFA:inst5
      MyFA:inst6
      MyFA:inst7
    74244b:ALUOutputBuffer
    MyControl:Control
      74273b:inst8
      lpm_rom0:inst10
        lpm_rom:lpm_rom_component
          altrom:srom
      74273b:inst12
      74273b:inst13
    74244b:InputBuffer
    74244b:inst29
    lpm_ram_dq0:inst31
      lpm_ram_dq:lpm_ram_dq_component
        altram:sram
    74273b:MYAR
    74273b:MYDR1
    74273b:MYDR2
    74273b:MYIR
    MyPC:MYPC
      74163:PC1
        f74163:sub
      74163:PC2
        f74163:sub
    74374b:MYR0
    74244b:PCOutputBuffer
    MyTime:TIME
      74161:inst
        f74161:sub
      74138:inst1

+-----------------------------------------------------------------------------+
|Equations                                                                    |
+-----------------------------------------------------------------------------+
The equations can be found in C:\Users\Lenovo\Desktop\课设\MyCom.eqn.

+-----------------------------------------------------------------------------+
|Device Options                                                               |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------+------------------------+
|Option                                                          |Setting                 |
+----------------------------------------------------------------+------------------------+
|Auto-restart configuration after error                          |Off                     |
|Release clears before tri-states                                |Off                     |
|Enable user-supplied start-up clock (CLKUSR)                    |Off                     |
|Enable device-wide reset (DEV_CLRn)                             |Off                     |
|Enable device-wide output enable (DEV_OE)                       |Off                     |
|Enable INIT_DONE output                                         |Off                     |
|Auto-increment JTAG user code for multiple configuration devices|On                      |
|Disable CONF_DONE and nSTATUS pull-ups on configuration device  |Off                     |
|Generate Tabular Text File (.ttf)                               |Off                     |
|Generate Raw Binary File (.rbf)                                 |Off                     |
|Generate Hexadecimal Output File (.hexout)                      |Off                     |
|Configuration scheme                                            |Passive Serial          |
|Hexadecimal Output File count direction                         |Up                      |
|JTAG user code for target device                                |0XFFFFFFFF              |
|JTAG user code for configuration device                         |0XFFFFFFFF              |
|Hexadecimal Output File start address                           |0                       |
|Reserve all unused pins                                         |As output driving ground|
|Configuration device                                            |EPC2                    |
|Use check sum as user code                                      |Off                     |
|Use check sum as user code for EPROM                            |Off                     |
+----------------------------------------------------------------+------------------------+

+-----------------------------------------------------------------------------+
|Floorplan View                                                               |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
|Pin-Out File                                                                 |
+-----------------------------------------------------------------------------+
The pin-out file can be found in C:\Users\Lenovo\Desktop\课设\MyCom.pin.

+-----------------------------------------------------------------------------+
|Post-Synthesis Resource Utilization by Entity                                |
+-----------------------------------------------------------------------------+
+---------------------------------------+-----------+---------+---------------+----+------------------------------------------------------------------------------+
|Compilation Hierarchy Node             |Logic Cells|Registers|Memory Segments|Pins|Full Hierarchy Name                                                           |
+---------------------------------------+-----------+---------+---------------+----+------------------------------------------------------------------------------+
||MyCom                                 |163        |72       |29             |90  ||MyCom                                                                        |
|   |74273b:MYAR|                       |8          |8        |0              |0   ||MyCom|74273b:MYAR                                                            |
|   |74273b:MYDR1|                      |8          |8        |0              |0   ||MyCom|74273b:MYDR1                                                           |
|   |74273b:MYDR2|                      |8          |8        |0              |0   ||MyCom|74273b:MYDR2                                                           |
|   |74273b:MYIR|                       |8          |8        |0              |0   ||MyCom|74273b:MYIR                                                            |
|   |74374b:MYR0|                       |8          |8        |0              |0   ||MyCom|74374b:MYR0                                                            |
|   |MyALU:ALU|                         |22         |0        |0              |0   ||MyCom|MyALU:ALU                                                              |
|      |MyFA:inst1|                     |2          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst1                                                   |
|      |MyFA:inst2|                     |4          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst2                                                   |
|      |MyFA:inst3|                     |2          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst3                                                   |
|      |MyFA:inst4|                     |2          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst4                                                   |
|      |MyFA:inst5|                     |4          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst5                                                   |
|      |MyFA:inst6|                     |2          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst6                                                   |
|      |MyFA:inst7|                     |1          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst7                                                   |
|      |MyFA:inst|                      |1          |0        |0              |0   ||MyCom|MyALU:ALU|MyFA:inst                                                    |
|   |MyControl:Control|                 |27         |21       |21             |0   ||MyCom|MyControl:Control                                                      |
|      |74273b:inst12|                  |5          |5        |0              |0   ||MyCom|MyControl:Control|74273b:inst12                                        |
|      |74273b:inst13|                  |8          |8        |0              |0   ||MyCom|MyControl:Control|74273b:inst13                                        |
|      |74273b:inst8|                   |3          |3        |0              |0   ||MyCom|MyControl:Control|74273b:inst8                                         |
|      |lpm_rom0:inst10|                |3          |0        |21             |0   ||MyCom|MyControl:Control|lpm_rom0:inst10                                      |
|         |lpm_rom:lpm_rom_component|   |3          |0        |21             |0   ||MyCom|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component            |
|            |altrom:srom|              |3          |0        |21             |0   ||MyCom|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|
|   |MyPC:MYPC|                         |34         |8        |0              |0   ||MyCom|MyPC:MYPC                                                              |
|      |74163:PC1|                      |18         |4        |0              |0   ||MyCom|MyPC:MYPC|74163:PC1                                                    |
|         |f74163:sub|                  |18         |4        |0              |0   ||MyCom|MyPC:MYPC|74163:PC1|f74163:sub                                         |
|      |74163:PC2|                      |16         |4        |0              |0   ||MyCom|MyPC:MYPC|74163:PC2                                                    |
|         |f74163:sub|                  |16         |4        |0              |0   ||MyCom|MyPC:MYPC|74163:PC2|f74163:sub                                         |
|   |MyTime:TIME|                       |10         |3        |0              |0   ||MyCom|MyTime:TIME                                                            |
|      |74138:inst1|                    |4          |0        |0              |0   ||MyCom|MyTime:TIME|74138:inst1                                                |
|      |74161:inst|                     |6          |3        |0              |0   ||MyCom|MyTime:TIME|74161:inst                                                 |
|         |f74161:sub|                  |6          |3        |0              |0   ||MyCom|MyTime:TIME|74161:inst|f74161:sub                                      |
|   |lpm_ram_dq0:inst31|                |0          |0        |8              |0   ||MyCom|lpm_ram_dq0:inst31                                                     |
|      |lpm_ram_dq:lpm_ram_dq_component||0          |0        |8              |0   ||MyCom|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component                     |
|         |altram:sram|                 |0          |0        |8              |0   ||MyCom|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram         |
+---------------------------------------+-----------+---------+---------------+----+------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
|Resource Usage Summary                                                       |
+-----------------------------------------------------------------------------+
+----------------------------+----------------------------------+
|Resource                    |Usage                             |
+----------------------------+----------------------------------+
|Clock pins                  |4                                 |
|Fast I/O pins               |4                                 |
|Global signals              |5                                 |
|I/O pins                    |82                                |
|Logic elements              |163                               |
|ESBs                        | 3 / 12 ( 25 % )                  |
|Macrocells                  |0                                 |
|Flipflops                   |72                                |
|FastRow interconnects       | 0 / 120 ( 0 % )                  |
|Maximum fan-out             |25                                |
|Maximum fan-out node        |MyControl:Control|74273b:inst12|15|
|Total fan-out               |729                               |
|Average fan-out             |2.6                               |
|ESB pterm bits used         | 0 / 24576 ( 0 % )                |
|ESB non-CAM memory bits used| 2720 / 24576 ( 11 % )            |
|ESB CAM bits used           | 0 / 24576 ( 0 % )                |
|Total ESB bits used         | 2720 / 24576 ( 11 % )            |
+----------------------------+----------------------------------+

+-----------------------------------------------------------------------------+
|Input Pins                                                                   |
+-----------------------------------------------------------------------------+
+-----+-----+-----------+------------+----+-------+------+------------+-----------------------+-------------+--------------+-----------+---------------+-------------+--------------------+------------+
|Name |Pin #|MegaLAB Row|MegaLAB Col.|Col.|Fan-Out|Global|I/O Register|Use Local Routing Input|Power Up High|Slow Slew Rate|Delay Chain|PCI I/O Enabled|Single-Pin CE|FastRow Interconnect|I/O Standard|
+-----+-----+-----------+------------+----+-------+------+------------+-----------------------+-------------+--------------+-----------+---------------+-------------+--------------------+------------+
|CLOCK|95   |--         |--          |--  |11     |yes   |no          |no                     |no           |no            |no         |no             |no           |no                  |LVTTL       |
|START|20   |--         |--          |--  |3      |no    |no          |no                     |no           |no            |no         |no             |no           |no                  |LVTTL       |
|IN[0]|92   |--         |--          |--  |1      |no    |no          |no                     |no           |no            |no         |no             |no           |no                  |LVTTL       |
|IN[1]|23   |--         |--          |--  |1      |no    |no          |no                     |no           |no            |no         |no             |no           |no                  |LVTTL       |
|IN[5]|105  | A         |--          |--  |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
|IN[6]|118  |--         |1           |8   |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
|IN[7]|30   | E         |--          |--  |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
|IN[2]|26   | E         |--          |--  |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
|IN[3]|119  |--         |1           |8   |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
|IN[4]|114  |--         |1           |5   |1      |no    |no          |no                     |no           |no            |yes        |no             |no           |no                  |LVTTL       |
+-----+-----+-----------+------------+----+-------+------+------------+-----------------------+-------------+--------------+-----------+---------------+-------------+--------------------+------------+

+-----------------------------------------------------------------------------+
|Output Pins                                                                  |
+-----------------------------------------------------------------------------+
+--------+-----+-----------+------------+----+------------+------------------------+-------------+--------------+---------------+---------------+-------------+-------------+----------+------------+
|Name    |Pin #|MegaLAB Row|MegaLAB Col.|Col.|I/O Register|Use Local Routing Output|Power Up High|Slow Slew Rate|TCO Delay Chain|PCI I/O Enabled|Single-Pin OE|Single-Pin CE|Open Drain|I/O Standard|
+--------+-----+-----------+------------+----+------------+------------------------+-------------+--------------+---------------+---------------+-------------+-------------+----------+------------+
|T1      |84   | D         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|T2      |98   | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|T3      |97   | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|T4      |9    | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AD[0]   |103  | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AD[1]   |115  |--         |1           |6   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AD[2]   |113  |--         |1           |5   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AD[3]   |101  | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AD[4]   |110  |--         |1           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[6]   |122  |--         |1           |10  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|nALU_BUS|11   | C         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[7]   |68   |--         |1           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[7]  |140  |--         |2           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[8]   |35   | F         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|nPC_BUS |131  |--         |2           |9   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[6]   |6    | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LOAD    |138  |--         |2           |4   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|CE      |14   | C         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|M       |24   | D         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[5]  |2    | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[6]   |53   |--         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[5]   |56   |--         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[2]   |40   |--         |2           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[4]   |59   |--         |1           |10  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[8]   |127  |--         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[7]   |124  |--         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[3]   |69   |--         |1           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|R0[1]   |41   |--         |2           |4   |no          |yes                     |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|nR0_BUS |25   | D         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[5]  |121  |--         |1           |9   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[4]  |46   |--         |2           |7   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[2]  |130  |--         |2           |10  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[1]  |102  | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[1]  |111  |--         |1           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[2]  |62   |--         |1           |8   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[3]  |65   |--         |1           |6   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[3]  |60   |--         |1           |9   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[4]  |49   |--         |2           |9   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[6]  |10   | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[6]  |136  |--         |2           |6   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[6]  |64   |--         |1           |7   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|WE      |3    | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[1]   |39   |--         |2           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[1]  |13   | C         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[2]   |71   |--         |1           |1   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[2]  |143  |--         |2           |1   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[3]   |70   |--         |1           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[4]   |63   |--         |1           |7   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[4]  |67   |--         |1           |4   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[5]   |38   |--         |2           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[6]   |37   |--         |2           |1   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[7]   |48   |--         |2           |8   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|AR[8]   |33   | F         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|nSW_BUS |8    | B         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDR1    |75   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDR2    |66   |--         |1           |5   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDIR    |133  |--         |2           |7   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[7]   |7    | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[7]  |139  |--         |2           |3   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[7]  |15   | C         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[8]   |27   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR1[8]  |32   | F         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|DR2[8]  |50   |--         |2           |10  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[8]  |132  |--         |2           |8   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDAR    |79   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDPC    |29   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[1]   |142  |--         |2           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|LDR0    |76   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[2]   |78   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[3]   |80   | E         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[3]  |47   |--         |2           |8   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[4]   |137  |--         |2           |5   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|PC[5]   |141  |--         |2           |2   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|BUS[5]  |135  |--         |2           |6   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[1]   |44   |--         |2           |6   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[2]   |43   |--         |2           |5   |no          |yes                     |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[3]   |31   | F         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[4]   |112  |--         |1           |4   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|IR[5]   |120  |--         |1           |9   |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
|CN      |104  | A         |--          |--  |no          |no                      |no           |no            |no             |no             |no           |no           |no        |LVTTL       |
+--------+-----+-----------+------------+----+------------+------------------------+-------------+--------------+---------------+---------------+-------------+-------------+----------+------------+

+-----------------------------------------------------------------------------+
|All Package Pins                                                             |
+-----------------------------------------------------------------------------+
+-----+----------+------------+
|Pin #|Usage     |I/O Standard|
+-----+----------+------------+
|1    |VCC_INT   |
|2    |DR1[5]    |LVTTL       |
|3    |WE        |LVTTL       |
|4    |GND       |
|5    |VCC_IO    |
|6    |PC[6]     |LVTTL       |
|7    |PC[7]     |LVTTL       |
|8    |nSW_BUS   |LVTTL       |
|9    |T4        |LVTTL       |
|10   |DR1[6]    |LVTTL       |
|11   |nALU_BUS  |LVTTL       |
|12   |GND_IO    |
|13   |BUS[1]    |LVTTL       |
|14   |CE        |LVTTL       |
|15   |DR1[7]    |LVTTL       |
|16   |VCC_INT   |
|17   |GND       |
|18   |^MSEL0    |
|19   |^MSEL1    |
|20   |START     |LVTTL       |
|21   |VCCINT    |
|22   |^NCONFIG  |
|23   |IN[1]     |LVTTL       |
|24   |M         |LVTTL       |
|25   |nR0_BUS   |LVTTL       |
|26   |IN[2]     |LVTTL       |
|27   |PC[8]     |LVTTL       |
|28   |VCC_IO    |
|29   |LDPC      |LVTTL       |
|30   |IN[7]     |LVTTL       |
|31   |IR[3]     |LVTTL       |
|32   |DR1[8]    |LVTTL       |
|33   |AR[8]     |LVTTL       |
|34   |GND       |
|35   |IR[8]     |LVTTL       |
|36   |VCC_INT   |
|37   |AR[6]     |LVTTL       |
|38   |AR[5]     |LVTTL       |
|39   |AR[1]     |LVTTL       |
|40   |R0[2]     |LVTTL       |
|41   |R0[1]     |LVTTL       |
|42   |GND_IO    |
|43   |IR[2]     |LVTTL       |
|44   |IR[1]     |LVTTL       |
|45   |VCC_IO    |
|46   |DR1[4]    |LVTTL       |
|47   |BUS[3]    |LVTTL       |
|48   |AR[7]     |LVTTL       |
|49   |DR2[4]    |LVTTL       |
|50   |DR2[8]    |LVTTL       |
|51   |#TMS      |
|52   |#TCK      |
|53   |R0[6]     |LVTTL       |
|54   |GND       |
|55   |VCC_INT   |
|56   |R0[5]     |LVTTL       |
|57   |^NSTATUS  |
|58   |^CONF_DONE|
|59   |R0[4]     |LVTTL       |
|60   |DR2[3]    |LVTTL       |
|61   |VCC_IO    |
|62   |DR2[2]    |LVTTL       |
|63   |AR[4]     |LVTTL       |
|64   |BUS[6]    |LVTTL       |
|65   |DR1[3]    |LVTTL       |
|66   |LDR2      |LVTTL       |
|67   |BUS[4]    |LVTTL       |
|68   |IR[7]     |LVTTL       |
|69   |R0[3]     |LVTTL       |
|70   |AR[3]     |LVTTL       |
|71   |AR[2]     |LVTTL       |
|72   |GND_IO    |
|73   |VCC_INT   |
|74   |GND       |
|75   |LDR1      |LVTTL       |
|76   |LDR0      |LVTTL       |
|77   |GND       |
|78   |PC[2]     |LVTTL       |
|79   |LDAR      |LVTTL       |
|80   |PC[3]     |LVTTL       |
|81   |GND*      |
|82   |GND_CKOUT2|
|83   |VCC_CKOUT2|
|84   |T1        |LVTTL       |
|85   |VCC_CKLK2 |
|86   |VCC_INT   |
|87   |GND       |
|88   |GND_CKLK2 |
|89   |VCC_IO    |
|90   |#TDI      |
|91   |^nCE      |
|92   |IN[0]     |LVTTL       |
|93   |^DCLK     |
|94   |^DATA0    |
|95   |CLOCK     |LVTTL       |
|96   |GND+      |
|97   |T3        |LVTTL       |
|98   |T2        |LVTTL       |
|99   |GND_CKLK4 |
|100  |VCC_CKLK4 |
|101  |AD[3]     |LVTTL       |
|102  |DR1[1]    |LVTTL       |
|103  |AD[0]     |LVTTL       |
|104  |CN        |LVTTL       |
|105  |IN[5]     |LVTTL       |
|106  |GND_IO    |
|107  |VCC_IO    |
|108  |VCC_INT   |
|109  |GND*      |
|110  |AD[4]     |LVTTL       |
|111  |DR2[1]    |LVTTL       |
|112  |IR[4]     |LVTTL       |
|113  |AD[2]     |LVTTL       |
|114  |IN[4]     |LVTTL       |
|115  |AD[1]     |LVTTL       |
|116  |VCC_IO    |
|117  |GND*      |
|118  |IN[6]     |LVTTL       |
|119  |IN[3]     |LVTTL       |
|120  |IR[5]     |LVTTL       |
|121  |DR2[5]    |LVTTL       |
|122  |IR[6]     |LVTTL       |
|123  |#TDO      |
|124  |R0[7]     |LVTTL       |
|125  |VCC_INT   |
|126  |GND       |
|127  |R0[8]     |LVTTL       |
|128  |^nCEO     |
|129  |#TRST     |
|130  |DR1[2]    |LVTTL       |
|131  |nPC_BUS   |LVTTL       |
|132  |BUS[8]    |LVTTL       |
|133  |LDIR      |LVTTL       |
|134  |GND_IO    |
|135  |BUS[5]    |LVTTL       |
|136  |DR2[6]    |LVTTL       |
|137  |PC[4]     |LVTTL       |
|138  |LOAD      |LVTTL       |
|139  |DR2[7]    |LVTTL       |
|140  |BUS[7]    |LVTTL       |
|141  |PC[5]     |LVTTL       |
|142  |PC[1]     |LVTTL       |
|143  |BUS[2]    |LVTTL       |
|144  |VCC_IO    |
+-----+----------+------------+

+-----------------------------------------------------------------------------+
|Control Signals                                                              |
+-----------------------------------------------------------------------------+
+----------------------------------+---------+-------+-------------+------------+
|Name                              |Pin #    |Fan-Out|Usage        |Global Usage|
+----------------------------------+---------+-------+-------------+------------+
|MyTime:TIME|74138:inst1|17        |LC1_10_D1|30     |Clock        |Internal    |
|inst25                            |LC5_1_F2 |8      |Clock        |Internal    |
|inst41                            |LC5_8_A2 |8      |Clock        |Internal    |
|inst20                            |LC6_7_E1 |8      |Clock        |Non-global  |
|inst34                            |LC5_7_E1 |8      |Clock        |Non-global  |
|inst24                            |LC9_7_E1 |8      |Clock        |Internal    |
|CLOCK                             |95       |11     |Clock        |Pin         |
|START                             |20       |3      |Async. clear |Non-global  |
|MyControl:Control|74273b:inst13|12|LC3_3_E1 |9      |Write enable |Non-global  |
|MyControl:Control|74273b:inst12|15|LC3_8_E2 |25     |Output enable|Non-global  |
|MyControl:Control|inst6           |LC5_2_F2 |1      |Async. clear |Non-global  |
|MyControl:Control|inst5           |LC2_2_F2 |1      |Async. clear |Non-global  |
|MyControl:Control|inst7           |LC4_2_F2 |1      |Async. clear |Non-global  |
|D[1]~316                          |LC9_9_F2 |8      |Output enable|Non-global  |
+----------------------------------+---------+-------+-------------+------------+

+-----------------------------------------------------------------------------+
|Global & Other Fast Signals                                                  |
+-----------------------------------------------------------------------------+
+--------------------------+---------+-------+------+
|Name                      |Pin #    |Fan-Out|Global|
+--------------------------+---------+-------+------+
|MyTime:TIME|74138:inst1|17|LC1_10_D1|30     |yes   |
|inst25                    |LC5_1_F2 |8      |yes   |
|inst41                    |LC5_8_A2 |8      |yes   |
|inst24                    |LC9_7_E1 |8      |yes   |
|CLOCK                     |95       |11     |yes   |
|START                     |20       |3      |no    |
|IN[0]                     |92       |1      |no    |
|IN[1]                     |23       |1      |no    |
+--------------------------+---------+-------+------+

+-----------------------------------------------------------------------------+
|Logical Memories                                                             |
+-----------------------------------------------------------------------------+
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Name                                                                           |ESBs                                                                                                                                                                                                                       |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content         |EC4_1_F2, EC8_1_F2, EC7_1_F2, EC2_1_F2, EC5_1_F2, EC3_1_F2, EC1_1_F2, EC6_1_F2                                                                                                                                             |
|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|content|EC11_1_E1, EC14_1_C1, EC9_1_C1, EC11_1_C1, EC10_1_C1, EC3_1_C1, EC7_1_C1, EC13_1_C1, EC5_1_C1, EC12_1_C1, EC6_1_C1, EC14_1_E1, EC6_1_E1, EC9_1_E1, EC7_1_E1, EC3_1_E1, EC12_1_E1, EC10_1_E1, EC5_1_E1, EC15_1_E1, EC13_1_E1|
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
|Carry Chains                                                                 |
+-----------------------------------------------------------------------------+
+------------------+----------------------+
|Carry Chain Length|Number of Carry Chains|
+------------------+----------------------+
|0                 |0                     |
|1                 |0                     |
|2                 |0                     |
|3                 |1                     |
+------------------+----------------------+

+-----------------------------------------------------------------------------+
|Cascade Chains                                                               |
+-----------------------------------------------------------------------------+
+------+-----+
|Length|Count|
+------+-----+
|3     |3    |
|2     |5    |
+------+-----+

+-----------------------------------------------------------------------------+
|Embedded Cells                                                               |
+-----------------------------------------------------------------------------+
+---------+-----------------------------------------------------------------------------+----+-----+
|Cell #   |Name                                                                         |Mode|Turbo|
+---------+-----------------------------------------------------------------------------+----+-----+
|EC4_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]          |RAM |On   |
|EC8_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]          |RAM |On   |
|EC7_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]          |RAM |On   |
|EC2_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]          |RAM |On   |
|EC5_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]          |RAM |On   |
|EC3_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]          |RAM |On   |
|EC1_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]          |RAM |On   |
|EC6_1_F2 |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]          |RAM |On   |
|EC11_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] |RAM |On   |
|EC14_1_C1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[1] |RAM |On   |
|EC9_1_C1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] |RAM |On   |
|EC11_1_C1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[3] |RAM |On   |
|EC10_1_C1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[4] |RAM |On   |
|EC3_1_C1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] |RAM |On   |
|EC7_1_C1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[16]|RAM |On   |
|EC13_1_C1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[6] |RAM |On   |
|EC5_1_C1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[8] |RAM |On   |
|EC12_1_C1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[19]|RAM |On   |
|EC6_1_C1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[11]|RAM |On   |
|EC14_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[5] |RAM |On   |
|EC6_1_E1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[9] |RAM |On   |
|EC9_1_E1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[20]|RAM |On   |
|EC7_1_E1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]|RAM |On   |
|EC3_1_E1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[12]|RAM |On   |
|EC12_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[15]|RAM |On   |
|EC10_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]|RAM |On   |
|EC5_1_E1 |MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[17]|RAM |On   |
|EC15_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[10]|RAM |On   |
|EC13_1_E1|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[18]|RAM |On   |
+---------+-----------------------------------------------------------------------------+----+-----+

+-----------------------------------------------------------------------------+
|Non-Global High Fan-Out Signals                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------------------+-------+
|Name                                                                          |Fan-Out|
+------------------------------------------------------------------------------+-------+
|MyControl:Control|74273b:inst12|15                                            |25     |
|MyControl:Control|74273b:inst13|19                                            |24     |
|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~0|22     |
|MyControl:Control|inst                                                        |22     |
|MyControl:Control|inst1                                                       |22     |
|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~1|22     |
|MyControl:Control|lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~2|22     |
|MyControl:Control|74273b:inst12|16                                            |17     |
|MyControl:Control|74273b:inst12|18                                            |17     |
|MyTime:TIME|74161:inst|f74161:sub|87                                          |13     |
|MyTime:TIME|74161:inst|f74161:sub|9                                           |12     |
|MyTime:TIME|74161:inst|f74161:sub|99                                          |11     |
|MyControl:Control|74273b:inst8|12                                             |10     |
|MyControl:Control|74273b:inst8|13                                             |10     |
|MyControl:Control|74273b:inst12|19                                            |10     |
|MyControl:Control|74273b:inst13|12                                            |9      |
|74273b:MYAR|13                                                                |9      |
|74273b:MYAR|17                                                                |9      |
|74273b:MYAR|14                                                                |9      |
|74273b:MYAR|15                                                                |9      |
|74273b:MYAR|12                                                                |9      |
|74273b:MYAR|19                                                                |9      |
|74273b:MYAR|18                                                                |9      |
|74273b:MYAR|16                                                                |9      |
|MyPC:MYPC|74163:PC1|f74163:sub|128                                            |8      |
|D[1]~316                                                                      |8      |
|inst34                                                                        |8      |
|inst20                                                                        |8      |
|MyALU:ALU|MyFA:inst4|inst2                                                    |7      |
|D[1]~362                                                                      |6      |
|MyALU:ALU|MyFA:inst2|inst3                                                    |6      |
|D[4]~364                                                                      |6      |
|D[2]~363                                                                      |6      |
|D[7]~361                                                                      |6      |
|MyControl:Control|74273b:inst13|17                                            |6      |
|MyALU:ALU|MyFA:inst5|inst3                                                    |6      |
|D[6]~368                                                                      |5      |
|D[3]~370                                                                      |5      |
|74273b:MYDR1|18                                                               |5      |
|74273b:MYDR1|15                                                               |5      |
|MyPC:MYPC|74163:PC2|f74163:sub|34                                             |4      |
|D[8]~369                                                                      |4      |
|MyALU:ALU|MyFA:inst|inst5~7                                                   |4      |
|MyALU:ALU|MyFA:inst1|inst2                                                    |4      |
|MyTime:TIME|74138:inst1|19~7                                                  |4      |
|MyPC:MYPC|74163:PC1|f74163:sub|122                                            |4      |
|MyALU:ALU|MyFA:inst3|inst2                                                    |4      |
|MyPC:MYPC|74163:PC1|f74163:sub|134                                            |4      |
|MyPC:MYPC|74163:PC1|f74163:sub|140~4                                          |4      |
|MyPC:MYPC|74163:PC1|f74163:sub|140~0                                          |4      |
+------------------------------------------------------------------------------+-------+

+-----------------------------------------------------------------------------+
|Peripheral Signals                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------+--------+-------------+--------+
|Peripheral signal                 |Source  |Usage        |Polarity|
+----------------------------------+--------+-------------+--------+
|MyControl:Control|74273b:inst12|15|LC3_8_E2|Output enable|+ve     |
|D[1]~316                          |LC9_9_F2|Output enable|+ve     |
+----------------------------------+--------+-------------+--------+

+-----------------------------------------------------------------------------+
|Local Routing Interconnect                                                   |
+-----------------------------------------------------------------------------+
+---------------------------+------------------+
|Local Routing Interconnects|Number of MegaLABs|
+---------------------------+------------------+
|0 - 4                      |8                 |
|5 - 9                      |2                 |
|10 - 14                    |0                 |
|15 - 19                    |0                 |
|20 - 24                    |0                 |
|25 - 29                    |0                 |
|30 - 34                    |0                 |
|35 - 39                    |0                 |
|40 - 44                    |1                 |
|45 - 49                    |1                 |
+---------------------------+------------------+

+-----------------------------------------------------------------------------+
|MegaLAB Interconnect                                                         |
+-----------------------------------------------------------------------------+
+---------------------+------------------+
|MegaLAB Interconnects|Number of MegaLABs|
+---------------------+------------------+
|0 - 8                |5                 |
|9 - 17               |3                 |
|18 - 26              |2                 |
|27 - 35              |1                 |
|36 - 44              |0                 |
|45 - 53              |0                 |
|54 - 62              |0                 |
|63 - 71              |0                 |
|72 - 80              |0                 |
|81 - 89              |1                 |
+---------------------+------------------+

+-----------------------------------------------------------------------------+
|LAB External Interconnect                                                    |
+-----------------------------------------------------------------------------+
+--------------------------+---------------+
|LAB External Interconnects|Number MegaLABs|
+--------------------------+---------------+
|0 - 11                    |6              |
|12 - 23                   |4              |
|24 - 35                   |0              |
|36 - 47                   |1              |
|48 - 59                   |0              |
|60 - 71                   |0              |
|72 - 83                   |0              |
|84 - 95                   |0              |
|96 - 107                  |0              |
|108 - 119                 |1              |
+--------------------------+---------------+

+-----------------------------------------------------------------------------+
|MegaLAB Usage Summary                                                        |
+-----------------------------------------------------------------------------+
+------------+-----------+--------------------------+----------------------------+-----------------------------+-------------------------+--------------------------+------+-------+-----------+-------------------------+---------------+
|MegaLAB Name|Total Cells|MegaLAB Interconnect Lines|Column Fast Lines Driving In|Column Fast Lines Driving Out|Row Fast Lines Driving In|Row Fast Lines Driving Out|Fan-In|Fan-Out|Local Lines|LAB External Interconnect|Control Signals|
+------------+-----------+--------------------------+----------------------------+-----------------------------+-------------------------+--------------------------+------+-------+-----------+-------------------------+---------------+
| A1         |1          |13                        |5                           |0                            |7                        |0                         |2     |1      |0          |13                       |1              |
| A2         |2          |23                        |17                          |0                            |4                        |0                         |10    |9      |1          |23                       |1              |
| B1         |0          |3                         |3                           |0                            |0                        |0                         |0     |0      |0          |3                        |0              |
| B2         |0          |3                         |2                           |0                            |1                        |0                         |5     |0      |0          |3                        |0              |
| C1         |16         |10                        |1                           |4                            |2                        |0                         |4     |98     |3          |5                        |3              |
| C2         |4          |8                         |3                           |4                            |4                        |0                         |7     |46     |0          |8                        |1              |
| D1         |10         |1                         |0                           |6                            |0                        |0                         |2     |51     |7          |2                        |2              |
| D2         |2          |3                         |3                           |2                            |0                        |0                         |11    |8      |0          |4                        |2              |
| E1         |21         |20                        |7                           |4                            |3                        |1                         |9     |65     |5          |15                       |2              |
| E2         |46         |34                        |22                          |13                           |4                        |2                         |35    |55     |41         |43                       |4              |
| F1         |0          |13                        |0                           |0                            |13                       |0                         |0     |0      |0          |13                       |0              |
| F2         |90         |81                        |20                          |27                           |12                       |13                        |38    |81     |45         |119                      |8              |
+------------+-----------+--------------------------+----------------------------+-----------------------------+-------------------------+--------------------------+------+-------+-----------+-------------------------+---------------+

+-----------------------------------------------------------------------------+
|Row Interconnect                                                             |
+-----------------------------------------------------------------------------+
+-----+---------------+------------------+-----------------+
|Row  |Lines Available|Lines Used        |Half-Lines Used  |
+-----+---------------+------------------+-----------------+
| A   |100            | 11 / 100 ( 11 % )| 0 / 200 ( 0 % ) |
| B   |100            | 1 / 100 ( 1 % )  | 0 / 200 ( 0 % ) |
| C   |100            | 6 / 100 ( 6 % )  | 0 / 200 ( 0 % ) |
| D   |100            | 0 / 100 ( 0 % )  | 0 / 200 ( 0 % ) |
| E   |100            | 7 / 100 ( 7 % )  | 0 / 200 ( 0 % ) |
| F   |100            | 25 / 100 ( 25 % )| 0 / 200 ( 0 % ) |
|Total|600            | 50 / 600 ( 8 % ) | 0 / 1200 ( 0 % )|
+-----+---------------+------------------+-----------------+

+-----------------------------------------------------------------------------+
|LAB Column Interconnect                                                      |
+-----------------------------------------------------------------------------+
+------------+----+---------------+-----------------+------------------+
|MegaLAB Col.|Col.|Lines Available|Lines Used       |Half-Lines Used   |
+------------+----+---------------+-----------------+------------------+
|1           |1   |80             | 0 / 80 ( 0 % )  | 2 / 160 ( 1 % )  |
|1           |2   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |3   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |4   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |5   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |6   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |7   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|1           |8   |80             | 0 / 80 ( 0 % )  | 2 / 160 ( 1 % )  |
|1           |9   |80             | 0 / 80 ( 0 % )  | 0 / 160 ( 0 % )  |
|1           |10  |80             | 0 / 80 ( 0 % )  | 2 / 160 ( 1 % )  |
|1           |11  |80             | 0 / 80 ( 0 % )  | 8 / 160 ( 5 % )  |
|2           |1   |80             | 0 / 80 ( 0 % )  | 0 / 160 ( 0 % )  |
|2           |2   |80             | 0 / 80 ( 0 % )  | 1 / 160 ( < 1 % )|
|2           |3   |80             | 0 / 80 ( 0 % )  | 8 / 160 ( 5 % )  |
|2           |4   |80             | 0 / 80 ( 0 % )  | 2 / 160 ( 1 % )  |
|2           |5   |80             | 0 / 80 ( 0 % )  | 7 / 160 ( 4 % )  |
|2           |6   |80             | 0 / 80 ( 0 % )  | 7 / 160 ( 4 % )  |
|2           |7   |80             | 0 / 80 ( 0 % )  | 8 / 160 ( 5 % )  |
|2           |8   |80             | 0 / 80 ( 0 % )  | 5 / 160 ( 3 % )  |
|2           |9   |80             | 0 / 80 ( 0 % )  | 6 / 160 ( 3 % )  |
|2           |10  |80             | 0 / 80 ( 0 % )  | 4 / 160 ( 2 % )  |
|2           |11  |80             | 0 / 80 ( 0 % )  | 4 / 160 ( 2 % )  |
|Total       |1760           | 0 / 1760 ( 0 % )| 72 / 3520 ( 2 % )|
+------------+----+---------------+-----------------+------------------+

+-----------------------------------------------------------------------------+
|ESB Column Interconnect                                                      |
+-----------------------------------------------------------------------------+
+-----+---------------+----------------+------------------+
|Col. |Lines Available|Lines Used      |Half-Lines Used   |
+-----+---------------+----------------+------------------+
|0    |128            | 0 / 128 ( 0 % )| 2 / 256 ( < 1 % )|
|1    |128            | 0 / 128 ( 0 % )| 0 / 256 ( 0 % )  |
|Total|256            | 0 / 256 ( 0 % )| 2 / 512 ( < 1 % )|
+-----+---------------+----------------+------------------+

+-----------------------------------------------------------------------------+
|Timing Settings                                                              |
+-----------------------------------------------------------------------------+
+---------------+-----------+----------------+----------------------------------------------------------------+------------------+
|Assignment File|Source Name|Destination Name|Option                                                          |Setting           |
+---------------+-----------+----------------+----------------------------------------------------------------+------------------+
|MyCom.psf      |Include external delays to/from device pins in fmax calculations|Off               |
|MyCom.psf      |Run All Timing Analyses                                         |Off               |
|MyCom.psf      |Ignore user-defined clock settings                              |Off               |
|MyCom.psf      |Default hold multicycle                                         |Same As Multicycle|
|MyCom.psf      |Cut off feedback from I/O pins                                  |On                |
|MyCom.psf      |Cut off clear and preset signal paths                           |On                |
|MyCom.psf      |Cut off read during write signal paths                          |On                |
|MyCom.psf      |Cut paths between unrelated clock domains                       |On                |
|MyCom.psf      |Number of paths to report                                       |200               |
|MyCom.psf      |Number of destination nodes to report                           |10                |
|MyCom.psf      |Number of source nodes to report per destination node           |10                |
|MyCom.psf      |Maximum Strongly Connected Component loop size                  |50                |
|Device name                                                     |EP20K30ETC144-1   |
+---------------+-----------+----------------+----------------------------------------------------------------+------------------+

+-----------------------------------------------------------------------------+
|fmax (not incl. delays to/from pins)                                         |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------------+-------------+------------------------------------------------------+
|Clock Name                                                                      |Required fmax|Actual fmax (period)                                  |
|   -- Destination Register Name                                                 |             |                                                      |
|      -- Source Register Name                                                   |             |                                                      |
+--------------------------------------------------------------------------------+-------------+------------------------------------------------------+
|CLOCK                                                                           |None         |Not operational: Clock Skew > Data Delay              |
|   -- 74273b:MYAR|14                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR1|19                                                        |None         |109.58 MHz ( period = 9.126 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |110.79 MHz ( period = 9.026 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |112.40 MHz ( period = 8.897 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |112.94 MHz ( period = 8.854 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |116.71 MHz ( period = 8.568 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |119.15 MHz ( period = 8.393 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |119.59 MHz ( period = 8.362 ns )                      |
|      -- 74273b:MYDR1|16                                                        |None         |125.31 MHz ( period = 7.980 ns )                      |
|      -- 74273b:MYDR2|14                                                        |None         |129.13 MHz ( period = 7.744 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74374b:MYR0|17                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR1|19                                                        |None         |135.92 MHz ( period = 7.357 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |137.80 MHz ( period = 7.257 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |140.29 MHz ( period = 7.128 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |141.14 MHz ( period = 7.085 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |147.08 MHz ( period = 6.799 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |150.97 MHz ( period = 6.624 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |151.68 MHz ( period = 6.593 ns )                      |
|      -- 74273b:MYDR1|16                                                        |None         |161.00 MHz ( period = 6.211 ns )                      |
|      -- 74273b:MYDR1|15                                                        |None         |197.51 MHz ( period = 5.063 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74374b:MYR0|14                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR1|19                                                        |None         |155.13 MHz ( period = 6.446 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |161.97 MHz ( period = 6.174 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |170.91 MHz ( period = 5.851 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |177.37 MHz ( period = 5.638 ns )                      |
|      -- MyControl:Control|74273b:inst12|19                                     |None         |199.80 MHz ( period = 5.005 ns )                      |
|      -- MyControl:Control|74273b:inst8|12                                      |None         |205.30 MHz ( period = 4.871 ns )                      |
|      -- MyControl:Control|74273b:inst13|19                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst8|13                                      |None         |Not operational: Clock Skew > Data Delay              |
|      -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]    |None         |Not operational: Clock Skew > Data Delay              |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74374b:MYR0|20                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR2|14                                                        |None         |114.48 MHz ( period = 8.735 ns )                      |
|      -- 74273b:MYDR1|19                                                        |None         |116.39 MHz ( period = 8.592 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |117.76 MHz ( period = 8.492 ns )                      |
|      -- 74273b:MYDR1|14                                                        |None         |119.22 MHz ( period = 8.388 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |119.57 MHz ( period = 8.363 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |120.19 MHz ( period = 8.320 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |124.47 MHz ( period = 8.034 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |127.24 MHz ( period = 7.859 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |127.75 MHz ( period = 7.828 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74374b:MYR0|18                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR1|19                                                        |None         |114.13 MHz ( period = 8.762 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |115.45 MHz ( period = 8.662 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |117.19 MHz ( period = 8.533 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |117.79 MHz ( period = 8.490 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |121.89 MHz ( period = 8.204 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |124.55 MHz ( period = 8.029 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |125.03 MHz ( period = 7.998 ns )                      |
|      -- 74273b:MYDR1|16                                                        |None         |131.30 MHz ( period = 7.616 ns )                      |
|      -- 74273b:MYDR2|14                                                        |None         |135.12 MHz ( period = 7.401 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74273b:MYIR|14                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR1|19                                                        |None         |150.51 MHz ( period = 6.644 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |152.81 MHz ( period = 6.544 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |155.88 MHz ( period = 6.415 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |156.94 MHz ( period = 6.372 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |164.31 MHz ( period = 6.086 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |169.18 MHz ( period = 5.911 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |170.07 MHz ( period = 5.880 ns )                      |
|      -- 74273b:MYDR1|16                                                        |None         |181.88 MHz ( period = 5.498 ns )                      |
|      -- 74273b:MYDR2|14                                                        |None         |189.29 MHz ( period = 5.283 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74273b:MYIR|13                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR2|14                                                        |None         |150.90 MHz ( period = 6.627 ns )                      |
|      -- 74273b:MYDR1|19                                                        |None         |154.23 MHz ( period = 6.484 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |156.64 MHz ( period = 6.384 ns )                      |
|      -- 74273b:MYDR1|14                                                        |None         |159.24 MHz ( period = 6.280 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |159.87 MHz ( period = 6.255 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |160.98 MHz ( period = 6.212 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |168.75 MHz ( period = 5.926 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |173.88 MHz ( period = 5.751 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |174.83 MHz ( period = 5.720 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- 74273b:MYIR|12                                                            |None         |Not operational: Clock Skew > Data Delay              |
|      -- MyControl:Control|74273b:inst12|16                                     |None         |Not operational: Clock Skew > Data Delay              |
|      -- 74273b:MYDR2|14                                                        |None         |150.88 MHz ( period = 6.628 ns )                      |
|      -- 74273b:MYDR1|19                                                        |None         |154.20 MHz ( period = 6.485 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |156.62 MHz ( period = 6.385 ns )                      |
|      -- 74273b:MYDR1|14                                                        |None         |159.21 MHz ( period = 6.281 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |159.85 MHz ( period = 6.256 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |160.95 MHz ( period = 6.213 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |168.72 MHz ( period = 5.927 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |173.85 MHz ( period = 5.752 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |174.79 MHz ( period = 5.721 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|None         |62.47 MHz ( period = 16.008 ns )                      |
|      -- 74273b:MYDR1|19                                                        |None         |62.47 MHz ( period = 16.008 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |62.86 MHz ( period = 15.908 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |63.38 MHz ( period = 15.779 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |63.55 MHz ( period = 15.736 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |64.72 MHz ( period = 15.450 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |65.47 MHz ( period = 15.275 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |65.60 MHz ( period = 15.244 ns )                      |
|      -- 74273b:MYDR1|16                                                        |None         |67.29 MHz ( period = 14.862 ns )                      |
|      -- 74273b:MYDR2|14                                                        |None         |68.13 MHz ( period = 14.677 ns )                      |
|      -- 74273b:MYDR1|14                                                        |None         |69.78 MHz ( period = 14.330 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|None         |62.77 MHz ( period = 15.930 ns )                      |
|      -- 74273b:MYDR2|14                                                        |None         |62.77 MHz ( period = 15.930 ns )                      |
|      -- 74273b:MYDR1|19                                                        |None         |63.34 MHz ( period = 15.787 ns )                      |
|      -- 74273b:MYDR2|17                                                        |None         |63.75 MHz ( period = 15.687 ns )                      |
|      -- 74273b:MYDR1|14                                                        |None         |64.17 MHz ( period = 15.583 ns )                      |
|      -- 74273b:MYDR2|16                                                        |None         |64.28 MHz ( period = 15.558 ns )                      |
|      -- 74273b:MYDR2|19                                                        |None         |64.45 MHz ( period = 15.515 ns )                      |
|      -- 74273b:MYDR2|18                                                        |None         |65.66 MHz ( period = 15.229 ns )                      |
|      -- 74273b:MYDR1|18                                                        |None         |66.43 MHz ( period = 15.054 ns )                      |
|      -- 74273b:MYDR1|17                                                        |None         |66.56 MHz ( period = 15.023 ns )                      |
|      -- 74273b:MYDR2|13                                                        |None         |67.13 MHz ( period = 14.896 ns )                      |
|      -- Timing analysis results restricted.                                    |             |To change the limit use Timing Settings (Project menu)|
|   -- Timing analysis results restricted.                                       |             |To change the limit use Timing Settings (Project menu)|
+--------------------------------------------------------------------------------+-------------+------------------------------------------------------+

+-----------------------------------------------------------------------------+
|Register-to-Register fmax                                                    |
+-----------------------------------------------------------------------------+
+-------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+----------------------+-------------+----------------------------------------+
|Source Register Name                                               |Destination Register Name                                                 |Source Clock Name|Destination Clock Name|Required fmax|Actual fmax (period)                    |
+-------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+----------------------+-------------+----------------------------------------+
|MyControl:Control|74273b:inst12|16                                 |74273b:MYAR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74374b:MYR0|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74374b:MYR0|20                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|17                                                    |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|17                                                    |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74374b:MYR0|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|18                                                     |74273b:MYDR1|14                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|16                                                    |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|15                                                    |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|15                                                    |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|20                                                     |74273b:MYDR1|12                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|19                                                    |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|15                                                     |74273b:MYDR1|17                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|13                                                     |74273b:MYDR1|19                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|14                                                     |74273b:MYDR1|18                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|18                                                    |74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|12                                                    |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74374b:MYR0|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR2|12                                                    |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR2|18                                                    |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR2|15                                                    |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYAR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|17                                                     |74273b:MYDR1|15                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|17                                                    |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|15                                                    |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|122                                 |74273b:MYAR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|18                                                    |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|134                                 |74273b:MYAR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74374b:MYR0|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|19                                                    |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|134                                 |74273b:MYAR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|19                                                     |74273b:MYDR1|13                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|20                                                     |74273b:MYDR2|12                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|18                                                     |74273b:MYDR2|14                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|15                                                    |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|15                                                     |74273b:MYDR2|17                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|13                                                     |74273b:MYDR2|19                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|14                                                     |74273b:MYDR2|18                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|111                                 |74374b:MYR0|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|122                                 |74273b:MYAR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|20                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|16                                                     |74273b:MYDR1|16                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYAR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|134                                 |74374b:MYR0|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYAR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR2|15                                                    |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|122                                 |74374b:MYR0|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|134                                 |74374b:MYR0|20                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|17                                                     |74273b:MYDR2|15                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|34                                  |74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74374b:MYR0|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|34                                  |74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|34                                  |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|16                                                     |74273b:MYDR2|16                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74374b:MYR0|19                                                     |74273b:MYDR2|13                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYAR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]|74273b:MYAR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|111                                 |74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]|74374b:MYR0|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|20                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|18                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|16                                 |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|19                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74374b:MYR0|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|17                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|16                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|12                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|14                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|111                                 |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|122                                 |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|134                                 |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|12                                  |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|19                                 |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC1|f74163:sub|134                                 |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|122                                 |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|15                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]|74273b:MYAR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]|74273b:MYAR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYAR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst8|13                                  |74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|18                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|19                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|17                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|16                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|12                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]|74374b:MYR0|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyPC:MYPC|74163:PC2|f74163:sub|34                                  |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]|74374b:MYR0|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]|74374b:MYR0|20                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR1|13                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|15                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|14                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]|74273b:MYAR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]|74273b:MYAR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]|74273b:MYAR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]|74273b:MYIR|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]|74374b:MYR0|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]|74374b:MYR0|18                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst13|19                                 |74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]|74374b:MYR0|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|MyControl:Control|74273b:inst12|15                                 |74273b:MYDR2|13                                                           |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]|74273b:MYAR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]|74273b:MYAR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]|74374b:MYR0|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]|74273b:MYIR|17                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]|74273b:MYIR|12                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]|74273b:MYIR|15                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]|74273b:MYIR|14                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]|74273b:MYIR|16                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]|74273b:MYIR|13                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]|74273b:MYIR|19                                                            |CLOCK            |CLOCK                 |None         |Not operational: Clock Skew > Data Delay|
|74273b:MYDR1|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |62.47 MHz ( period = 16.008 ns )        |
|74273b:MYDR2|14                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |62.77 MHz ( period = 15.930 ns )        |
|74273b:MYDR2|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |62.86 MHz ( period = 15.908 ns )        |
|74273b:MYDR1|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |63.34 MHz ( period = 15.787 ns )        |
|74273b:MYDR2|16                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |63.38 MHz ( period = 15.779 ns )        |
|74273b:MYDR2|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |63.55 MHz ( period = 15.736 ns )        |
|74273b:MYDR2|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |63.75 MHz ( period = 15.687 ns )        |
|74273b:MYDR1|14                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |64.17 MHz ( period = 15.583 ns )        |
|74273b:MYDR2|16                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |64.28 MHz ( period = 15.558 ns )        |
|74273b:MYDR2|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |64.45 MHz ( period = 15.515 ns )        |
|74273b:MYDR2|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |64.72 MHz ( period = 15.450 ns )        |
|74273b:MYDR2|14                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |65.01 MHz ( period = 15.382 ns )        |
|74273b:MYDR1|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|CLOCK            |CLOCK                 |None         |65.04 MHz ( period = 15.376 ns )        |
|74273b:MYDR2|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|CLOCK            |CLOCK                 |None         |65.46 MHz ( period = 15.276 ns )        |
|74273b:MYDR1|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |65.47 MHz ( period = 15.275 ns )        |
|74273b:MYDR1|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |65.60 MHz ( period = 15.244 ns )        |
|74273b:MYDR1|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |65.62 MHz ( period = 15.239 ns )        |
|74273b:MYDR2|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |65.66 MHz ( period = 15.229 ns )        |
|74273b:MYDR2|16                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|CLOCK            |CLOCK                 |None         |66.02 MHz ( period = 15.147 ns )        |
|74273b:MYDR2|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |66.05 MHz ( period = 15.139 ns )        |
|74273b:MYDR2|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|CLOCK            |CLOCK                 |None         |66.21 MHz ( period = 15.104 ns )        |
|74273b:MYDR1|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |66.43 MHz ( period = 15.054 ns )        |
|74273b:MYDR1|14                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |66.51 MHz ( period = 15.035 ns )        |
|74273b:MYDR1|17                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |66.56 MHz ( period = 15.023 ns )        |
|74273b:MYDR2|16                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |66.62 MHz ( period = 15.010 ns )        |
|74273b:MYDR2|19                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |66.81 MHz ( period = 14.967 ns )        |
|74273b:MYDR2|13                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|CLOCK            |CLOCK                 |None         |67.13 MHz ( period = 14.896 ns )        |
|74273b:MYDR1|16                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |67.29 MHz ( period = 14.862 ns )        |
|74273b:MYDR2|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|CLOCK            |CLOCK                 |None         |67.49 MHz ( period = 14.818 ns )        |
|74273b:MYDR2|18                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|CLOCK            |CLOCK                 |None         |68.12 MHz ( period = 14.681 ns )        |
|74273b:MYDR2|14                                                    |lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|CLOCK            |CLOCK                 |None         |68.13 MHz ( period = 14.677 ns )        |
|Timing analysis restricted to 200 rows.                            |To change the limit use Timing Settings (Project menu)                    |
+-------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+----------------------+-------------+----------------------------------------+

+-----------------------------------------------------------------------------+
|tpd (Pin to Pin Delays)                                                      |
+-----------------------------------------------------------------------------+
+-----------+----------------+----------------------+-----------------------+
|Source Name|Destination Name|Actual Delay (Longest)|Actual Delay (Shortest)|
+-----------+----------------+----------------------+-----------------------+
|IN[4]      |BUS[5]          |11.419 ns             |11.419 ns              |
|IN[5]      |BUS[6]          |11.089 ns             |11.089 ns              |
|IN[7]      |BUS[8]          |10.248 ns             |10.248 ns              |
|IN[3]      |BUS[4]          |9.964 ns              |9.964 ns               |
|IN[6]      |BUS[7]          |9.894 ns              |9.894 ns               |
|IN[2]      |BUS[3]          |9.821 ns              |9.821 ns               |
|IN[0]      |BUS[1]          |7.027 ns              |7.027 ns               |
|IN[1]      |BUS[2]          |6.734 ns              |6.734 ns               |
+-----------+----------------+----------------------+-----------------------+

+-----------------------------------------------------------------------------+
|tsu (Input Setup Times)                                                      |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------------+------------+----------+
|Data Pin Name                                                                   |Required tsu|Actual tsu|
|   -- Register Name                                                             |            |          |
|      -- Clock Name                                                             |            |          |
+--------------------------------------------------------------------------------+------------+----------+
|IN[4]                                                                           |None        |7.738 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|None        |7.738 ns  |
|      -- CLOCK                                                                  |None        |7.738 ns  |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|34                                         |None        |4.676 ns  |
|      -- CLOCK                                                                  |None        |4.676 ns  |
|   -- 74374b:MYR0|17                                                            |None        |-0.252 ns |
|      -- CLOCK                                                                  |None        |-0.252 ns |
|   -- 74273b:MYAR|15                                                            |None        |-0.957 ns |
|      -- CLOCK                                                                  |None        |-0.957 ns |
|   -- 74273b:MYIR|15                                                            |None        |-2.376 ns |
|      -- CLOCK                                                                  |None        |-2.376 ns |
|IN[5]                                                                           |None        |6.812 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|None        |6.812 ns  |
|      -- CLOCK                                                                  |None        |6.812 ns  |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|111                                        |None        |3.190 ns  |
|      -- CLOCK                                                                  |None        |3.190 ns  |
|   -- 74273b:MYAR|14                                                            |None        |-0.044 ns |
|      -- CLOCK                                                                  |None        |-0.044 ns |
|   -- 74374b:MYR0|18                                                            |None        |-0.359 ns |
|      -- CLOCK                                                                  |None        |-0.359 ns |
|   -- 74273b:MYIR|14                                                            |None        |-2.477 ns |
|      -- CLOCK                                                                  |None        |-2.477 ns |
|IN[7]                                                                           |None        |6.515 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|None        |6.515 ns  |
|      -- CLOCK                                                                  |None        |6.515 ns  |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|134                                        |None        |3.518 ns  |
|      -- CLOCK                                                                  |None        |3.518 ns  |
|   -- 74273b:MYAR|12                                                            |None        |-1.059 ns |
|      -- CLOCK                                                                  |None        |-1.059 ns |
|   -- 74374b:MYR0|20                                                            |None        |-1.540 ns |
|      -- CLOCK                                                                  |None        |-1.540 ns |
|   -- 74273b:MYIR|12                                                            |None        |-3.646 ns |
|      -- CLOCK                                                                  |None        |-3.646 ns |
|IN[6]                                                                           |None        |6.199 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|None        |6.199 ns  |
|      -- CLOCK                                                                  |None        |6.199 ns  |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|122                                        |None        |3.581 ns  |
|      -- CLOCK                                                                  |None        |3.581 ns  |
|   -- 74374b:MYR0|19                                                            |None        |0.755 ns  |
|      -- CLOCK                                                                  |None        |0.755 ns  |
|   -- 74273b:MYAR|13                                                            |None        |-0.086 ns |
|      -- CLOCK                                                                  |None        |-0.086 ns |
|   -- 74273b:MYIR|13                                                            |None        |-2.556 ns |
|      -- CLOCK                                                                  |None        |-2.556 ns |
|IN[2]                                                                           |None        |5.765 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]~reg_in|None        |5.765 ns  |
|      -- CLOCK                                                                  |None        |5.765 ns  |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|122                                        |None        |0.719 ns  |
|      -- CLOCK                                                                  |None        |0.719 ns  |
|   -- 74273b:MYAR|17                                                            |None        |-1.101 ns |
|      -- CLOCK                                                                  |None        |-1.101 ns |
|   -- 74374b:MYR0|15                                                            |None        |-1.409 ns |
|      -- CLOCK                                                                  |None        |-1.409 ns |
|   -- 74273b:MYIR|17                                                            |None        |-3.521 ns |
|      -- CLOCK                                                                  |None        |-3.521 ns |
|IN[3]                                                                           |None        |5.619 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]~reg_in|None        |5.619 ns  |
|      -- CLOCK                                                                  |None        |5.619 ns  |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|134                                        |None        |3.445 ns  |
|      -- CLOCK                                                                  |None        |3.445 ns  |
|   -- 74273b:MYAR|16                                                            |None        |-0.649 ns |
|      -- CLOCK                                                                  |None        |-0.649 ns |
|   -- 74374b:MYR0|16                                                            |None        |-0.920 ns |
|      -- CLOCK                                                                  |None        |-0.920 ns |
|   -- 74273b:MYIR|16                                                            |None        |-3.052 ns |
|      -- CLOCK                                                                  |None        |-3.052 ns |
|IN[0]                                                                           |None        |3.242 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_in|None        |3.242 ns  |
|      -- CLOCK                                                                  |None        |3.242 ns  |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|34                                         |None        |0.895 ns  |
|      -- CLOCK                                                                  |None        |0.895 ns  |
|   -- 74273b:MYAR|19                                                            |None        |-3.008 ns |
|      -- CLOCK                                                                  |None        |-3.008 ns |
|   -- 74374b:MYR0|13                                                            |None        |-3.225 ns |
|      -- CLOCK                                                                  |None        |-3.225 ns |
|   -- 74273b:MYIR|19                                                            |None        |-5.360 ns |
|      -- CLOCK                                                                  |None        |-5.360 ns |
|IN[1]                                                                           |None        |2.935 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]~reg_in|None        |2.935 ns  |
|      -- CLOCK                                                                  |None        |2.935 ns  |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|111                                        |None        |0.482 ns  |
|      -- CLOCK                                                                  |None        |0.482 ns  |
|   -- 74273b:MYAR|18                                                            |None        |-3.326 ns |
|      -- CLOCK                                                                  |None        |-3.326 ns |
|   -- 74374b:MYR0|14                                                            |None        |-3.582 ns |
|      -- CLOCK                                                                  |None        |-3.582 ns |
|   -- 74273b:MYIR|18                                                            |None        |-5.708 ns |
|      -- CLOCK                                                                  |None        |-5.708 ns |
+--------------------------------------------------------------------------------+------------+----------+

+-----------------------------------------------------------------------------+
|th (Input Hold Times)                                                        |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------------+-----------+---------+
|Data Pin Name                                                                   |Required th|Actual th|
|   -- Register Name                                                             |           |         |
|      -- Clock Name                                                             |           |         |
+--------------------------------------------------------------------------------+-----------+---------+
|IN[1]                                                                           |None       |7.792 ns |
|   -- 74273b:MYIR|18                                                            |None       |7.792 ns |
|      -- CLOCK                                                                  |None       |7.792 ns |
|   -- 74374b:MYR0|14                                                            |None       |6.178 ns |
|      -- CLOCK                                                                  |None       |6.178 ns |
|   -- 74273b:MYAR|18                                                            |None       |5.924 ns |
|      -- CLOCK                                                                  |None       |5.924 ns |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|111                                        |None       |0.605 ns |
|      -- CLOCK                                                                  |None       |0.605 ns |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[0]                                                                           |None       |7.444 ns |
|   -- 74273b:MYIR|19                                                            |None       |7.444 ns |
|      -- CLOCK                                                                  |None       |7.444 ns |
|   -- 74374b:MYR0|13                                                            |None       |5.821 ns |
|      -- CLOCK                                                                  |None       |5.821 ns |
|   -- 74273b:MYAR|19                                                            |None       |5.606 ns |
|      -- CLOCK                                                                  |None       |5.606 ns |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|34                                         |None       |0.192 ns |
|      -- CLOCK                                                                  |None       |0.192 ns |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[7]                                                                           |None       |5.730 ns |
|   -- 74273b:MYIR|12                                                            |None       |5.730 ns |
|      -- CLOCK                                                                  |None       |5.730 ns |
|   -- 74374b:MYR0|20                                                            |None       |4.136 ns |
|      -- CLOCK                                                                  |None       |4.136 ns |
|   -- 74273b:MYAR|12                                                            |None       |3.657 ns |
|      -- CLOCK                                                                  |None       |3.657 ns |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|134                                        |None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[2]                                                                           |None       |5.605 ns |
|   -- 74273b:MYIR|17                                                            |None       |5.605 ns |
|      -- CLOCK                                                                  |None       |5.605 ns |
|   -- 74374b:MYR0|15                                                            |None       |4.005 ns |
|      -- CLOCK                                                                  |None       |4.005 ns |
|   -- 74273b:MYAR|17                                                            |None       |3.699 ns |
|      -- CLOCK                                                                  |None       |3.699 ns |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|122                                        |None       |0.368 ns |
|      -- CLOCK                                                                  |None       |0.368 ns |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[3]                                                                           |None       |5.136 ns |
|   -- 74273b:MYIR|16                                                            |None       |5.136 ns |
|      -- CLOCK                                                                  |None       |5.136 ns |
|   -- 74374b:MYR0|16                                                            |None       |3.516 ns |
|      -- CLOCK                                                                  |None       |3.516 ns |
|   -- 74273b:MYAR|16                                                            |None       |3.247 ns |
|      -- CLOCK                                                                  |None       |3.247 ns |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|134                                        |None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[6]                                                                           |None       |4.640 ns |
|   -- 74273b:MYIR|13                                                            |None       |4.640 ns |
|      -- CLOCK                                                                  |None       |4.640 ns |
|   -- 74273b:MYAR|13                                                            |None       |2.684 ns |
|      -- CLOCK                                                                  |None       |2.684 ns |
|   -- 74374b:MYR0|19                                                            |None       |1.841 ns |
|      -- CLOCK                                                                  |None       |1.841 ns |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|122                                        |None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[5]                                                                           |None       |4.561 ns |
|   -- 74273b:MYIR|14                                                            |None       |4.561 ns |
|      -- CLOCK                                                                  |None       |4.561 ns |
|   -- 74374b:MYR0|18                                                            |None       |2.955 ns |
|      -- CLOCK                                                                  |None       |2.955 ns |
|   -- 74273b:MYAR|14                                                            |None       |2.642 ns |
|      -- CLOCK                                                                  |None       |2.642 ns |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|111                                        |None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|IN[4]                                                                           |None       |4.460 ns |
|   -- 74273b:MYIR|15                                                            |None       |4.460 ns |
|      -- CLOCK                                                                  |None       |4.460 ns |
|   -- 74273b:MYAR|15                                                            |None       |3.555 ns |
|      -- CLOCK                                                                  |None       |3.555 ns |
|   -- 74374b:MYR0|17                                                            |None       |2.848 ns |
|      -- CLOCK                                                                  |None       |2.848 ns |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|34                                         |None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in|None       |<= 0 ns  |
|      -- CLOCK                                                                  |None       |<= 0 ns  |
+--------------------------------------------------------------------------------+-----------+---------+

+-----------------------------------------------------------------------------+
|tco (Clock to Output Delays)                                                 |
+-----------------------------------------------------------------------------+
+-------------------------------------------------------------------------+------------+------------------------------------------------------+
|Output Name                                                              |Required tco|Actual tco                                            |
|   -- Register Name                                                      |            |                                                      |
|      -- Clock Name                                                      |            |                                                      |
+-------------------------------------------------------------------------+------------+------------------------------------------------------+
|BUS[6]                                                                   |None        |20.285 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |20.285 ns                                             |
|      -- CLOCK                                                           |None        |20.285 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |20.185 ns                                             |
|      -- CLOCK                                                           |None        |20.185 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |20.056 ns                                             |
|      -- CLOCK                                                           |None        |20.056 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |20.013 ns                                             |
|      -- CLOCK                                                           |None        |20.013 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |19.727 ns                                             |
|      -- CLOCK                                                           |None        |19.727 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |19.552 ns                                             |
|      -- CLOCK                                                           |None        |19.552 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |19.521 ns                                             |
|      -- CLOCK                                                           |None        |19.521 ns                                             |
|   -- 74273b:MYDR1|16                                                    |None        |19.139 ns                                             |
|      -- CLOCK                                                           |None        |19.139 ns                                             |
|   -- 74273b:MYDR2|14                                                    |None        |18.954 ns                                             |
|      -- CLOCK                                                           |None        |18.954 ns                                             |
|   -- 74273b:MYDR1|14                                                    |None        |18.607 ns                                             |
|      -- CLOCK                                                           |None        |18.607 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|BUS[8]                                                                   |None        |19.663 ns                                             |
|   -- 74273b:MYDR2|14                                                    |None        |19.663 ns                                             |
|      -- CLOCK                                                           |None        |19.663 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |19.520 ns                                             |
|      -- CLOCK                                                           |None        |19.520 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |19.420 ns                                             |
|      -- CLOCK                                                           |None        |19.420 ns                                             |
|   -- 74273b:MYDR1|14                                                    |None        |19.316 ns                                             |
|      -- CLOCK                                                           |None        |19.316 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |19.291 ns                                             |
|      -- CLOCK                                                           |None        |19.291 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |19.248 ns                                             |
|      -- CLOCK                                                           |None        |19.248 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |18.962 ns                                             |
|      -- CLOCK                                                           |None        |18.962 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |18.787 ns                                             |
|      -- CLOCK                                                           |None        |18.787 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |18.756 ns                                             |
|      -- CLOCK                                                           |None        |18.756 ns                                             |
|   -- 74273b:MYDR2|13                                                    |None        |18.629 ns                                             |
|      -- CLOCK                                                           |None        |18.629 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|BUS[7]                                                                   |None        |19.077 ns                                             |
|   -- 74273b:MYDR2|14                                                    |None        |19.077 ns                                             |
|      -- CLOCK                                                           |None        |19.077 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |18.934 ns                                             |
|      -- CLOCK                                                           |None        |18.934 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |18.834 ns                                             |
|      -- CLOCK                                                           |None        |18.834 ns                                             |
|   -- 74273b:MYDR1|14                                                    |None        |18.730 ns                                             |
|      -- CLOCK                                                           |None        |18.730 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |18.705 ns                                             |
|      -- CLOCK                                                           |None        |18.705 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |18.662 ns                                             |
|      -- CLOCK                                                           |None        |18.662 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |18.376 ns                                             |
|      -- CLOCK                                                           |None        |18.376 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |18.201 ns                                             |
|      -- CLOCK                                                           |None        |18.201 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |18.170 ns                                             |
|      -- CLOCK                                                           |None        |18.170 ns                                             |
|   -- 74273b:MYDR2|13                                                    |None        |18.031 ns                                             |
|      -- CLOCK                                                           |None        |18.031 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|BUS[5]                                                                   |None        |19.057 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |19.057 ns                                             |
|      -- CLOCK                                                           |None        |19.057 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |18.957 ns                                             |
|      -- CLOCK                                                           |None        |18.957 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |18.828 ns                                             |
|      -- CLOCK                                                           |None        |18.828 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |18.785 ns                                             |
|      -- CLOCK                                                           |None        |18.785 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |18.499 ns                                             |
|      -- CLOCK                                                           |None        |18.499 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |18.324 ns                                             |
|      -- CLOCK                                                           |None        |18.324 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |18.293 ns                                             |
|      -- CLOCK                                                           |None        |18.293 ns                                             |
|   -- 74273b:MYDR1|16                                                    |None        |17.911 ns                                             |
|      -- CLOCK                                                           |None        |17.911 ns                                             |
|   -- 74273b:MYDR1|15                                                    |None        |16.688 ns                                             |
|      -- CLOCK                                                           |None        |16.688 ns                                             |
|   -- 74273b:MYDR2|15                                                    |None        |16.353 ns                                             |
|      -- CLOCK                                                           |None        |16.353 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|BUS[4]                                                                   |None        |18.272 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |18.272 ns                                             |
|      -- CLOCK                                                           |None        |18.272 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |18.248 ns                                             |
|      -- CLOCK                                                           |None        |18.248 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |18.148 ns                                             |
|      -- CLOCK                                                           |None        |18.148 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |17.976 ns                                             |
|      -- CLOCK                                                           |None        |17.976 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |17.690 ns                                             |
|      -- CLOCK                                                           |None        |17.690 ns                                             |
|   -- 74273b:MYDR1|16                                                    |None        |17.601 ns                                             |
|      -- CLOCK                                                           |None        |17.601 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |17.515 ns                                             |
|      -- CLOCK                                                           |None        |17.515 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |17.484 ns                                             |
|      -- CLOCK                                                           |None        |17.484 ns                                             |
|   -- MyControl:Control|74273b:inst12|19                                 |None        |15.655 ns                                             |
|      -- CLOCK                                                           |None        |15.655 ns                                             |
|   -- MyControl:Control|74273b:inst8|12                                  |None        |15.544 ns                                             |
|      -- CLOCK                                                           |None        |15.544 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|BUS[3]                                                                   |None        |17.084 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |17.084 ns                                             |
|      -- CLOCK                                                           |None        |17.084 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |17.083 ns                                             |
|      -- CLOCK                                                           |None        |17.083 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |16.811 ns                                             |
|      -- CLOCK                                                           |None        |16.811 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |16.692 ns                                             |
|      -- CLOCK                                                           |None        |16.692 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |16.420 ns                                             |
|      -- CLOCK                                                           |None        |16.420 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |16.384 ns                                             |
|      -- CLOCK                                                           |None        |16.384 ns                                             |
|   -- MyControl:Control|74273b:inst12|19                                 |None        |15.655 ns                                             |
|      -- CLOCK                                                           |None        |15.655 ns                                             |
|   -- MyControl:Control|74273b:inst8|12                                  |None        |15.544 ns                                             |
|      -- CLOCK                                                           |None        |15.544 ns                                             |
|   -- MyControl:Control|74273b:inst8|13                                  |None        |15.055 ns                                             |
|      -- CLOCK                                                           |None        |15.055 ns                                             |
|   -- MyControl:Control|74273b:inst13|19                                 |None        |14.528 ns                                             |
|      -- CLOCK                                                           |None        |14.528 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|IR[4]                                                                    |None        |16.875 ns                                             |
|   -- 74273b:MYIR|16                                                     |None        |16.875 ns                                             |
|      -- CLOCK                                                           |None        |16.875 ns                                             |
|IR[6]                                                                    |None        |16.865 ns                                             |
|   -- 74273b:MYIR|14                                                     |None        |16.865 ns                                             |
|      -- CLOCK                                                           |None        |16.865 ns                                             |
|IR[5]                                                                    |None        |16.781 ns                                             |
|   -- 74273b:MYIR|15                                                     |None        |16.781 ns                                             |
|      -- CLOCK                                                           |None        |16.781 ns                                             |
|BUS[2]                                                                   |None        |16.762 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |16.762 ns                                             |
|      -- CLOCK                                                           |None        |16.762 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |16.490 ns                                             |
|      -- CLOCK                                                           |None        |16.490 ns                                             |
|   -- MyControl:Control|74273b:inst12|19                                 |None        |16.246 ns                                             |
|      -- CLOCK                                                           |None        |16.246 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |16.167 ns                                             |
|      -- CLOCK                                                           |None        |16.167 ns                                             |
|   -- MyControl:Control|74273b:inst8|12                                  |None        |16.135 ns                                             |
|      -- CLOCK                                                           |None        |16.135 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |15.954 ns                                             |
|      -- CLOCK                                                           |None        |15.954 ns                                             |
|   -- MyControl:Control|74273b:inst8|13                                  |None        |15.646 ns                                             |
|      -- CLOCK                                                           |None        |15.646 ns                                             |
|   -- MyControl:Control|74273b:inst13|19                                 |None        |15.119 ns                                             |
|      -- CLOCK                                                           |None        |15.119 ns                                             |
|   -- MyControl:Control|74273b:inst12|16                                 |None        |13.824 ns                                             |
|      -- CLOCK                                                           |None        |13.824 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|111                                 |None        |13.501 ns                                             |
|      -- CLOCK                                                           |None        |13.501 ns                                             |
|   -- Timing analysis results restricted.                                |            |To change the limit use Timing Settings (Project menu)|
|IR[7]                                                                    |None        |16.488 ns                                             |
|   -- 74273b:MYIR|13                                                     |None        |16.488 ns                                             |
|      -- CLOCK                                                           |None        |16.488 ns                                             |
|BUS[1]                                                                   |None        |16.016 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |16.016 ns                                             |
|      -- CLOCK                                                           |None        |16.016 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |15.376 ns                                             |
|      -- CLOCK                                                           |None        |15.376 ns                                             |
|   -- MyControl:Control|74273b:inst12|19                                 |None        |15.032 ns                                             |
|      -- CLOCK                                                           |None        |15.032 ns                                             |
|   -- MyControl:Control|74273b:inst8|12                                  |None        |14.921 ns                                             |
|      -- CLOCK                                                           |None        |14.921 ns                                             |
|   -- MyControl:Control|74273b:inst8|13                                  |None        |14.432 ns                                             |
|      -- CLOCK                                                           |None        |14.432 ns                                             |
|   -- MyControl:Control|74273b:inst13|19                                 |None        |13.905 ns                                             |
|      -- CLOCK                                                           |None        |13.905 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|34                                  |None        |12.330 ns                                             |
|      -- CLOCK                                                           |None        |12.330 ns                                             |
|   -- lpm_ram_dq0:inst31|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]|None        |8.237 ns                                              |
|      -- CLOCK                                                           |None        |8.237 ns                                              |
|DR2[1]                                                                   |None        |15.636 ns                                             |
|   -- 74273b:MYDR2|19                                                    |None        |15.636 ns                                             |
|      -- CLOCK                                                           |None        |15.636 ns                                             |
|DR2[5]                                                                   |None        |15.600 ns                                             |
|   -- 74273b:MYDR2|15                                                    |None        |15.600 ns                                             |
|      -- CLOCK                                                           |None        |15.600 ns                                             |
|DR1[1]                                                                   |None        |15.292 ns                                             |
|   -- 74273b:MYDR1|19                                                    |None        |15.292 ns                                             |
|      -- CLOCK                                                           |None        |15.292 ns                                             |
|IR[1]                                                                    |None        |15.197 ns                                             |
|   -- 74273b:MYIR|19                                                     |None        |15.197 ns                                             |
|      -- CLOCK                                                           |None        |15.197 ns                                             |
|DR2[2]                                                                   |None        |15.177 ns                                             |
|   -- 74273b:MYDR2|18                                                    |None        |15.177 ns                                             |
|      -- CLOCK                                                           |None        |15.177 ns                                             |
|DR2[6]                                                                   |None        |15.163 ns                                             |
|   -- 74273b:MYDR2|14                                                    |None        |15.163 ns                                             |
|      -- CLOCK                                                           |None        |15.163 ns                                             |
|DR2[3]                                                                   |None        |15.145 ns                                             |
|   -- 74273b:MYDR2|17                                                    |None        |15.145 ns                                             |
|      -- CLOCK                                                           |None        |15.145 ns                                             |
|IR[3]                                                                    |None        |15.036 ns                                             |
|   -- 74273b:MYIR|17                                                     |None        |15.036 ns                                             |
|      -- CLOCK                                                           |None        |15.036 ns                                             |
|IR[8]                                                                    |None        |15.029 ns                                             |
|   -- 74273b:MYIR|12                                                     |None        |15.029 ns                                             |
|      -- CLOCK                                                           |None        |15.029 ns                                             |
|DR1[3]                                                                   |None        |14.991 ns                                             |
|   -- 74273b:MYDR1|17                                                    |None        |14.991 ns                                             |
|      -- CLOCK                                                           |None        |14.991 ns                                             |
|DR2[7]                                                                   |None        |14.910 ns                                             |
|   -- 74273b:MYDR2|13                                                    |None        |14.910 ns                                             |
|      -- CLOCK                                                           |None        |14.910 ns                                             |
|R0[3]                                                                    |None        |14.893 ns                                             |
|   -- 74374b:MYR0|15                                                     |None        |14.893 ns                                             |
|      -- CLOCK                                                           |None        |14.893 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.650 ns                                             |
|      -- CLOCK                                                           |None        |13.650 ns                                             |
|R0[4]                                                                    |None        |14.711 ns                                             |
|   -- 74374b:MYR0|16                                                     |None        |14.711 ns                                             |
|      -- CLOCK                                                           |None        |14.711 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.650 ns                                             |
|      -- CLOCK                                                           |None        |13.650 ns                                             |
|AR[2]                                                                    |None        |14.495 ns                                             |
|   -- 74273b:MYAR|18                                                     |None        |14.495 ns                                             |
|      -- CLOCK                                                           |None        |14.495 ns                                             |
|AR[3]                                                                    |None        |14.462 ns                                             |
|   -- 74273b:MYAR|17                                                     |None        |14.462 ns                                             |
|      -- CLOCK                                                           |None        |14.462 ns                                             |
|R0[7]                                                                    |None        |14.452 ns                                             |
|   -- 74374b:MYR0|19                                                     |None        |14.452 ns                                             |
|      -- CLOCK                                                           |None        |14.452 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |14.061 ns                                             |
|      -- CLOCK                                                           |None        |14.061 ns                                             |
|AR[4]                                                                    |None        |14.423 ns                                             |
|   -- 74273b:MYAR|16                                                     |None        |14.423 ns                                             |
|      -- CLOCK                                                           |None        |14.423 ns                                             |
|DR1[5]                                                                   |None        |14.418 ns                                             |
|   -- 74273b:MYDR1|15                                                    |None        |14.418 ns                                             |
|      -- CLOCK                                                           |None        |14.418 ns                                             |
|DR1[2]                                                                   |None        |14.391 ns                                             |
|   -- 74273b:MYDR1|18                                                    |None        |14.391 ns                                             |
|      -- CLOCK                                                           |None        |14.391 ns                                             |
|IR[2]                                                                    |None        |14.373 ns                                             |
|   -- 74273b:MYIR|18                                                     |None        |14.373 ns                                             |
|      -- CLOCK                                                           |None        |14.373 ns                                             |
|R0[5]                                                                    |None        |14.364 ns                                             |
|   -- 74374b:MYR0|17                                                     |None        |14.364 ns                                             |
|      -- CLOCK                                                           |None        |14.364 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.470 ns                                             |
|      -- CLOCK                                                           |None        |13.470 ns                                             |
|DR1[6]                                                                   |None        |14.340 ns                                             |
|   -- 74273b:MYDR1|14                                                    |None        |14.340 ns                                             |
|      -- CLOCK                                                           |None        |14.340 ns                                             |
|DR2[4]                                                                   |None        |14.180 ns                                             |
|   -- 74273b:MYDR2|16                                                    |None        |14.180 ns                                             |
|      -- CLOCK                                                           |None        |14.180 ns                                             |
|DR1[7]                                                                   |None        |14.074 ns                                             |
|   -- 74273b:MYDR1|13                                                    |None        |14.074 ns                                             |
|      -- CLOCK                                                           |None        |14.074 ns                                             |
|R0[8]                                                                    |None        |14.061 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |14.061 ns                                             |
|      -- CLOCK                                                           |None        |14.061 ns                                             |
|   -- 74374b:MYR0|20                                                     |None        |14.018 ns                                             |
|      -- CLOCK                                                           |None        |14.018 ns                                             |
|DR2[8]                                                                   |None        |13.993 ns                                             |
|   -- 74273b:MYDR2|12                                                    |None        |13.993 ns                                             |
|      -- CLOCK                                                           |None        |13.993 ns                                             |
|DR1[4]                                                                   |None        |13.893 ns                                             |
|   -- 74273b:MYDR1|16                                                    |None        |13.893 ns                                             |
|      -- CLOCK                                                           |None        |13.893 ns                                             |
|DR1[8]                                                                   |None        |13.761 ns                                             |
|   -- 74273b:MYDR1|12                                                    |None        |13.761 ns                                             |
|      -- CLOCK                                                           |None        |13.761 ns                                             |
|R0[1]                                                                    |None        |13.650 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.650 ns                                             |
|      -- CLOCK                                                           |None        |13.650 ns                                             |
|   -- 74374b:MYR0|13                                                     |None        |12.760 ns                                             |
|      -- CLOCK                                                           |None        |12.760 ns                                             |
|R0[2]                                                                    |None        |13.650 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.650 ns                                             |
|      -- CLOCK                                                           |None        |13.650 ns                                             |
|   -- 74374b:MYR0|14                                                     |None        |13.531 ns                                             |
|      -- CLOCK                                                           |None        |13.531 ns                                             |
|R0[6]                                                                    |None        |13.470 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |13.470 ns                                             |
|      -- CLOCK                                                           |None        |13.470 ns                                             |
|   -- 74374b:MYR0|18                                                     |None        |13.437 ns                                             |
|      -- CLOCK                                                           |None        |13.437 ns                                             |
|AR[5]                                                                    |None        |13.424 ns                                             |
|   -- 74273b:MYAR|15                                                     |None        |13.424 ns                                             |
|      -- CLOCK                                                           |None        |13.424 ns                                             |
|AR[6]                                                                    |None        |13.410 ns                                             |
|   -- 74273b:MYAR|14                                                     |None        |13.410 ns                                             |
|      -- CLOCK                                                           |None        |13.410 ns                                             |
|AR[1]                                                                    |None        |13.396 ns                                             |
|   -- 74273b:MYAR|19                                                     |None        |13.396 ns                                             |
|      -- CLOCK                                                           |None        |13.396 ns                                             |
|AR[8]                                                                    |None        |13.321 ns                                             |
|   -- 74273b:MYAR|12                                                     |None        |13.321 ns                                             |
|      -- CLOCK                                                           |None        |13.321 ns                                             |
|AR[7]                                                                    |None        |13.317 ns                                             |
|   -- 74273b:MYAR|13                                                     |None        |13.317 ns                                             |
|      -- CLOCK                                                           |None        |13.317 ns                                             |
|PC[5]                                                                    |None        |11.455 ns                                             |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|34                                  |None        |11.455 ns                                             |
|      -- CLOCK                                                           |None        |11.455 ns                                             |
|WE                                                                       |None        |11.347 ns                                             |
|   -- MyControl:Control|74273b:inst13|12                                 |None        |11.347 ns                                             |
|      -- CLOCK                                                           |None        |11.347 ns                                             |
|LDR2                                                                     |None        |11.300 ns                                             |
|   -- MyControl:Control|74273b:inst13|15                                 |None        |11.300 ns                                             |
|      -- CLOCK                                                           |None        |11.300 ns                                             |
|AD[0]                                                                    |None        |10.861 ns                                             |
|   -- MyControl:Control|inst4                                            |None        |10.861 ns                                             |
|      -- CLOCK                                                           |None        |10.861 ns                                             |
|PC[3]                                                                    |None        |10.835 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|122                                 |None        |10.835 ns                                             |
|      -- CLOCK                                                           |None        |10.835 ns                                             |
|AD[1]                                                                    |None        |10.801 ns                                             |
|   -- MyControl:Control|inst3                                            |None        |10.801 ns                                             |
|      -- CLOCK                                                           |None        |10.801 ns                                             |
|PC[2]                                                                    |None        |10.789 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|111                                 |None        |10.789 ns                                             |
|      -- CLOCK                                                           |None        |10.789 ns                                             |
|AD[2]                                                                    |None        |10.677 ns                                             |
|   -- MyControl:Control|inst2                                            |None        |10.677 ns                                             |
|      -- CLOCK                                                           |None        |10.677 ns                                             |
|nALU_BUS                                                                 |None        |10.520 ns                                             |
|   -- MyControl:Control|74273b:inst13|19                                 |None        |10.520 ns                                             |
|      -- CLOCK                                                           |None        |10.520 ns                                             |
|PC[1]                                                                    |None        |10.287 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|34                                  |None        |10.287 ns                                             |
|      -- CLOCK                                                           |None        |10.287 ns                                             |
|LOAD                                                                     |None        |10.264 ns                                             |
|   -- MyControl:Control|74273b:inst12|18                                 |None        |10.264 ns                                             |
|      -- CLOCK                                                           |None        |10.264 ns                                             |
|PC[4]                                                                    |None        |10.246 ns                                             |
|   -- MyPC:MYPC|74163:PC2|f74163:sub|134                                 |None        |10.246 ns                                             |
|      -- CLOCK                                                           |None        |10.246 ns                                             |
|nR0_BUS                                                                  |None        |10.237 ns                                             |
|   -- MyControl:Control|74273b:inst12|15                                 |None        |10.237 ns                                             |
|      -- CLOCK                                                           |None        |10.237 ns                                             |
|PC[6]                                                                    |None        |10.203 ns                                             |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|111                                 |None        |10.203 ns                                             |
|      -- CLOCK                                                           |None        |10.203 ns                                             |
|PC[7]                                                                    |None        |10.188 ns                                             |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|122                                 |None        |10.188 ns                                             |
|      -- CLOCK                                                           |None        |10.188 ns                                             |
|nPC_BUS                                                                  |None        |10.164 ns                                             |
|   -- MyControl:Control|74273b:inst8|12                                  |None        |10.164 ns                                             |
|      -- CLOCK                                                           |None        |10.164 ns                                             |
|AD[4]                                                                    |None        |10.064 ns                                             |
|   -- MyControl:Control|inst1                                            |None        |10.064 ns                                             |
|      -- CLOCK                                                           |None        |10.064 ns                                             |
|AD[3]                                                                    |None        |10.061 ns                                             |
|   -- MyControl:Control|inst                                             |None        |10.061 ns                                             |
|      -- CLOCK                                                           |None        |10.061 ns                                             |
|M                                                                        |None        |10.046 ns                                             |
|   -- MyControl:Control|74273b:inst12|16                                 |None        |10.046 ns                                             |
|      -- CLOCK                                                           |None        |10.046 ns                                             |
|LDIR                                                                     |None        |10.011 ns                                             |
|   -- MyControl:Control|74273b:inst13|16                                 |None        |10.011 ns                                             |
|      -- CLOCK                                                           |None        |10.011 ns                                             |
|nSW_BUS                                                                  |None        |10.005 ns                                             |
|   -- MyControl:Control|74273b:inst8|13                                  |None        |10.005 ns                                             |
|      -- CLOCK                                                           |None        |10.005 ns                                             |
|CN                                                                       |None        |9.972 ns                                              |
|   -- MyControl:Control|74273b:inst12|17                                 |None        |9.972 ns                                              |
|      -- CLOCK                                                           |None        |9.972 ns                                              |
|LDR0                                                                     |None        |9.591 ns                                              |
|   -- MyControl:Control|74273b:inst13|13                                 |None        |9.591 ns                                              |
|      -- CLOCK                                                           |None        |9.591 ns                                              |
|LDPC                                                                     |None        |9.589 ns                                              |
|   -- MyControl:Control|74273b:inst13|17                                 |None        |9.589 ns                                              |
|      -- CLOCK                                                           |None        |9.589 ns                                              |
|LDAR                                                                     |None        |9.585 ns                                              |
|   -- MyControl:Control|74273b:inst13|18                                 |None        |9.585 ns                                              |
|      -- CLOCK                                                           |None        |9.585 ns                                              |
|LDR1                                                                     |None        |9.579 ns                                              |
|   -- MyControl:Control|74273b:inst13|14                                 |None        |9.579 ns                                              |
|      -- CLOCK                                                           |None        |9.579 ns                                              |
|PC[8]                                                                    |None        |9.548 ns                                              |
|   -- MyPC:MYPC|74163:PC1|f74163:sub|134                                 |None        |9.548 ns                                              |
|      -- CLOCK                                                           |None        |9.548 ns                                              |
|CE                                                                       |None        |9.395 ns                                              |
|   -- MyControl:Control|74273b:inst12|19                                 |None        |9.395 ns                                              |
|      -- CLOCK                                                           |None        |9.395 ns                                              |
|T4                                                                       |None        |8.442 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|99                               |None        |8.442 ns                                              |
|      -- CLOCK                                                           |None        |8.442 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|87                               |None        |8.374 ns                                              |
|      -- CLOCK                                                           |None        |8.374 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|9                                |None        |7.917 ns                                              |
|      -- CLOCK                                                           |None        |7.917 ns                                              |
|T2                                                                       |None        |7.538 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|99                               |None        |7.538 ns                                              |
|      -- CLOCK                                                           |None        |7.538 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|87                               |None        |7.470 ns                                              |
|      -- CLOCK                                                           |None        |7.470 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|9                                |None        |7.013 ns                                              |
|      -- CLOCK                                                           |None        |7.013 ns                                              |
|T3                                                                       |None        |7.520 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|99                               |None        |7.520 ns                                              |
|      -- CLOCK                                                           |None        |7.520 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|87                               |None        |7.452 ns                                              |
|      -- CLOCK                                                           |None        |7.452 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|9                                |None        |6.995 ns                                              |
|      -- CLOCK                                                           |None        |6.995 ns                                              |
|T1                                                                       |None        |6.932 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|99                               |None        |6.932 ns                                              |
|      -- CLOCK                                                           |None        |6.932 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|87                               |None        |6.864 ns                                              |
|      -- CLOCK                                                           |None        |6.864 ns                                              |
|   -- MyTime:TIME|74161:inst|f74161:sub|9                                |None        |6.407 ns                                              |
|      -- CLOCK                                                           |None        |6.407 ns                                              |
+-------------------------------------------------------------------------+------------+------------------------------------------------------+

+-----------------------------------------------------------------------------+
|Processing Time                                                              |
+-----------------------------------------------------------------------------+
+-----------------+------------+
|Module Name      |Elapsed Time|
+-----------------+------------+
|Database Builder |00:00:00    |
|Logic Synthesizer|00:00:00    |
|Fitter           |00:00:02    |
|Assembler        |00:00:00    |
|Delay Annotator  |00:00:00    |
|Timing Analyzer  |00:00:00    |
|Total            |00:00:03    |
+-----------------+------------+

