$comment
	File created using the following command:
		vcd file ram_test.msim.vcd -direction
$end
$date
	Sat Mar 26 19:54:19 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module ram_control_vhd_vec_tst $end
$var wire 1 ! ADDR_in [3] $end
$var wire 1 " ADDR_in [2] $end
$var wire 1 # ADDR_in [1] $end
$var wire 1 $ ADDR_in [0] $end
$var wire 1 % clk $end
$var wire 1 & DATA_IN_in [15] $end
$var wire 1 ' DATA_IN_in [14] $end
$var wire 1 ( DATA_IN_in [13] $end
$var wire 1 ) DATA_IN_in [12] $end
$var wire 1 * DATA_IN_in [11] $end
$var wire 1 + DATA_IN_in [10] $end
$var wire 1 , DATA_IN_in [9] $end
$var wire 1 - DATA_IN_in [8] $end
$var wire 1 . DATA_IN_in [7] $end
$var wire 1 / DATA_IN_in [6] $end
$var wire 1 0 DATA_IN_in [5] $end
$var wire 1 1 DATA_IN_in [4] $end
$var wire 1 2 DATA_IN_in [3] $end
$var wire 1 3 DATA_IN_in [2] $end
$var wire 1 4 DATA_IN_in [1] $end
$var wire 1 5 DATA_IN_in [0] $end
$var wire 1 6 DATA_OUT_out [15] $end
$var wire 1 7 DATA_OUT_out [14] $end
$var wire 1 8 DATA_OUT_out [13] $end
$var wire 1 9 DATA_OUT_out [12] $end
$var wire 1 : DATA_OUT_out [11] $end
$var wire 1 ; DATA_OUT_out [10] $end
$var wire 1 < DATA_OUT_out [9] $end
$var wire 1 = DATA_OUT_out [8] $end
$var wire 1 > DATA_OUT_out [7] $end
$var wire 1 ? DATA_OUT_out [6] $end
$var wire 1 @ DATA_OUT_out [5] $end
$var wire 1 A DATA_OUT_out [4] $end
$var wire 1 B DATA_OUT_out [3] $end
$var wire 1 C DATA_OUT_out [2] $end
$var wire 1 D DATA_OUT_out [1] $end
$var wire 1 E DATA_OUT_out [0] $end
$var wire 1 F R_EN_in $end
$var wire 1 G W_EN_in $end

$scope module i1 $end
$var wire 1 H gnd $end
$var wire 1 I devoe $end
$var wire 1 J devclrn $end
$var wire 1 K devpor $end
$var wire 1 L ww_devoe $end
$var wire 1 M ww_devclrn $end
$var wire 1 N ww_devpor $end
$var wire 1 O ww_clk $end
$var wire 1 P ww_W_EN_in $end
$var wire 1 Q ww_R_EN_in $end
$var wire 1 R ww_ADDR_in [3] $end
$var wire 1 S ww_ADDR_in [2] $end
$var wire 1 T ww_ADDR_in [1] $end
$var wire 1 U ww_ADDR_in [0] $end
$var wire 1 V ww_DATA_IN_in [15] $end
$var wire 1 W ww_DATA_IN_in [14] $end
$var wire 1 X ww_DATA_IN_in [13] $end
$var wire 1 Y ww_DATA_IN_in [12] $end
$var wire 1 Z ww_DATA_IN_in [11] $end
$var wire 1 [ ww_DATA_IN_in [10] $end
$var wire 1 \ ww_DATA_IN_in [9] $end
$var wire 1 ] ww_DATA_IN_in [8] $end
$var wire 1 ^ ww_DATA_IN_in [7] $end
$var wire 1 _ ww_DATA_IN_in [6] $end
$var wire 1 ` ww_DATA_IN_in [5] $end
$var wire 1 a ww_DATA_IN_in [4] $end
$var wire 1 b ww_DATA_IN_in [3] $end
$var wire 1 c ww_DATA_IN_in [2] $end
$var wire 1 d ww_DATA_IN_in [1] $end
$var wire 1 e ww_DATA_IN_in [0] $end
$var wire 1 f ww_DATA_OUT_out [15] $end
$var wire 1 g ww_DATA_OUT_out [14] $end
$var wire 1 h ww_DATA_OUT_out [13] $end
$var wire 1 i ww_DATA_OUT_out [12] $end
$var wire 1 j ww_DATA_OUT_out [11] $end
$var wire 1 k ww_DATA_OUT_out [10] $end
$var wire 1 l ww_DATA_OUT_out [9] $end
$var wire 1 m ww_DATA_OUT_out [8] $end
$var wire 1 n ww_DATA_OUT_out [7] $end
$var wire 1 o ww_DATA_OUT_out [6] $end
$var wire 1 p ww_DATA_OUT_out [5] $end
$var wire 1 q ww_DATA_OUT_out [4] $end
$var wire 1 r ww_DATA_OUT_out [3] $end
$var wire 1 s ww_DATA_OUT_out [2] $end
$var wire 1 t ww_DATA_OUT_out [1] $end
$var wire 1 u ww_DATA_OUT_out [0] $end
$var wire 1 v \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 w \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 x \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 y \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 z \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 { \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 | \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 } \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 ~ \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 !! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 "! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 #! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 $! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 %! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 &! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 '! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 (! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 )! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 *! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 +! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 ,! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 -! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 .! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 /! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 0! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 1! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 2! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 3! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 4! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 5! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 6! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 7! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 8! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 9! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 :! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 ;! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 <! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 =! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 >! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 ?! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 @! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 A! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 B! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 C! \RAMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 D! \W_EN_in~input_o\ $end
$var wire 1 E! \R_EN_in~input_o\ $end
$var wire 1 F! \clk~input_o\ $end
$var wire 1 G! \clk~inputCLKENA0_outclk\ $end
$var wire 1 H! \DATA_IN_in[0]~input_o\ $end
$var wire 1 I! \ADDR_in[0]~input_o\ $end
$var wire 1 J! \ADDR_in[1]~input_o\ $end
$var wire 1 K! \ADDR_in[2]~input_o\ $end
$var wire 1 L! \ADDR_in[3]~input_o\ $end
$var wire 1 M! \DATA_IN_in[1]~input_o\ $end
$var wire 1 N! \DATA_IN_in[2]~input_o\ $end
$var wire 1 O! \DATA_IN_in[3]~input_o\ $end
$var wire 1 P! \DATA_IN_in[4]~input_o\ $end
$var wire 1 Q! \DATA_IN_in[5]~input_o\ $end
$var wire 1 R! \DATA_IN_in[6]~input_o\ $end
$var wire 1 S! \DATA_IN_in[7]~input_o\ $end
$var wire 1 T! \DATA_IN_in[8]~input_o\ $end
$var wire 1 U! \DATA_IN_in[9]~input_o\ $end
$var wire 1 V! \DATA_IN_in[10]~input_o\ $end
$var wire 1 W! \DATA_IN_in[11]~input_o\ $end
$var wire 1 X! \DATA_IN_in[12]~input_o\ $end
$var wire 1 Y! \DATA_IN_in[13]~input_o\ $end
$var wire 1 Z! \DATA_IN_in[14]~input_o\ $end
$var wire 1 [! \DATA_IN_in[15]~input_o\ $end
$var wire 1 \! \RAMM|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 ]! \RAMM|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 ^! \RAMM|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 _! \RAMM|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 `! \RAMM|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 a! \RAMM|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 b! \RAMM|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 c! \RAMM|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 d! \RAMM|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 e! \RAMM|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 f! \RAMM|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 g! \RAMM|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 h! \RAMM|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 i! \RAMM|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 j! \RAMM|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 k! \RAMM|altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0F
0G
0H
1I
1J
1K
1L
1M
1N
0O
0P
0Q
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0!
0"
0#
0$
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
$end
#5000
1%
1O
1F!
1G!
#10000
0%
0O
0F!
0G!
#15000
1%
1O
1F!
1G!
#20000
0%
0O
0F!
0G!
#25000
1%
1O
1F!
1G!
#30000
0%
1G
15
0O
1P
1e
1H!
1D!
0F!
0G!
1+!
#35000
1%
1O
1F!
1G!
#40000
0%
0G
05
0O
0P
0e
0H!
0D!
0F!
0G!
0+!
#45000
1%
1O
1F!
1G!
#50000
0%
0O
0F!
0G!
#55000
1%
1O
1F!
1G!
#60000
0%
0O
0F!
0G!
#65000
1%
1O
1F!
1G!
#70000
0%
1G
1$
14
0O
1P
1U
1d
1M!
1I!
1D!
0F!
0G!
1*!
1/!
#75000
1%
1O
1F!
1G!
#80000
0%
0G
0$
04
0O
0P
0U
0d
0M!
0I!
0D!
0F!
0G!
0*!
0/!
#85000
1%
1O
1F!
1G!
#90000
0%
0O
0F!
0G!
#95000
1%
1O
1F!
1G!
#100000
0%
1F
0O
1Q
1E!
0F!
0G!
#105000
1%
1O
1F!
1G!
#105001
1C!
1k!
1u
1E
#110000
0%
0F
0O
0Q
0E!
0F!
0G!
#115000
1%
1O
1F!
1G!
#120000
0%
1F
1$
0O
1Q
1U
1I!
1E!
0F!
0G!
1/!
#125000
1%
1O
1F!
1G!
#125001
1B!
0C!
1j!
0k!
0u
1t
0E
1D
#130000
0%
0F
0$
0O
0Q
0U
0I!
0E!
0F!
0G!
0/!
#135000
1%
1O
1F!
1G!
#140000
0%
0O
0F!
0G!
#145000
1%
1O
1F!
1G!
#150000
0%
1$
1G
13
0O
1U
1P
1c
1N!
1D!
1I!
0F!
0G!
1)!
1/!
#155000
1%
1O
1F!
1G!
#160000
0%
0$
15
1#
0O
0U
1T
1e
1H!
1J!
0I!
0F!
0G!
1+!
0/!
1.!
#165000
1%
1O
1F!
1G!
#170000
0%
05
0#
0G
03
0O
0e
0c
0T
0P
0D!
0J!
0N!
0H!
0F!
0G!
0.!
0+!
0)!
#175000
1%
1O
1F!
1G!
#180000
0%
0O
0F!
0G!
#185000
1%
1O
1F!
1G!
#190000
0%
1$
1F
0O
1U
1Q
1E!
1I!
0F!
0G!
1/!
#195000
1%
1O
1F!
1G!
#195001
1A!
0B!
1i!
0j!
0t
1s
0D
1C
#200000
0%
0$
1#
0O
0U
1T
1J!
0I!
0F!
0G!
0/!
1.!
#205000
1%
1O
1F!
1G!
#205001
1C!
1k!
1u
1E
#210000
0%
0#
0F
0O
0T
0Q
0E!
0J!
0F!
0G!
0.!
#215000
1%
1O
1F!
1G!
#220000
0%
0O
0F!
0G!
#225000
1%
1O
1F!
1G!
#230000
0%
0O
0F!
0G!
#235000
1%
1O
1F!
1G!
#240000
0%
0O
0F!
0G!
#245000
1%
1O
1F!
1G!
#250000
0%
0O
0F!
0G!
#255000
1%
1O
1F!
1G!
#260000
0%
0O
0F!
0G!
#265000
1%
1O
1F!
1G!
#270000
0%
0O
0F!
0G!
#275000
1%
1O
1F!
1G!
#280000
0%
0O
0F!
0G!
#285000
1%
1O
1F!
1G!
#290000
0%
0O
0F!
0G!
#295000
1%
1O
1F!
1G!
#300000
0%
0O
0F!
0G!
#305000
1%
1O
1F!
1G!
#310000
0%
0O
0F!
0G!
#315000
1%
1O
1F!
1G!
#320000
0%
0O
0F!
0G!
#325000
1%
1O
1F!
1G!
#330000
0%
0O
0F!
0G!
#335000
1%
1O
1F!
1G!
#340000
0%
0O
0F!
0G!
#345000
1%
1O
1F!
1G!
#350000
0%
0O
0F!
0G!
#355000
1%
1O
1F!
1G!
#360000
0%
0O
0F!
0G!
#365000
1%
1O
1F!
1G!
#370000
0%
0O
0F!
0G!
#375000
1%
1O
1F!
1G!
#380000
0%
0O
0F!
0G!
#385000
1%
1O
1F!
1G!
#390000
0%
0O
0F!
0G!
#395000
1%
1O
1F!
1G!
#400000
0%
0O
0F!
0G!
#405000
1%
1O
1F!
1G!
#410000
0%
0O
0F!
0G!
#415000
1%
1O
1F!
1G!
#420000
0%
0O
0F!
0G!
#425000
1%
1O
1F!
1G!
#430000
0%
0O
0F!
0G!
#435000
1%
1O
1F!
1G!
#440000
0%
0O
0F!
0G!
#445000
1%
1O
1F!
1G!
#450000
0%
0O
0F!
0G!
#455000
1%
1O
1F!
1G!
#460000
0%
0O
0F!
0G!
#465000
1%
1O
1F!
1G!
#470000
0%
0O
0F!
0G!
#475000
1%
1O
1F!
1G!
#480000
0%
0O
0F!
0G!
#485000
1%
1O
1F!
1G!
#490000
0%
0O
0F!
0G!
#495000
1%
1O
1F!
1G!
#500000
0%
0O
0F!
0G!
#505000
1%
1O
1F!
1G!
#510000
0%
0O
0F!
0G!
#515000
1%
1O
1F!
1G!
#520000
0%
0O
0F!
0G!
#525000
1%
1O
1F!
1G!
#530000
0%
0O
0F!
0G!
#535000
1%
1O
1F!
1G!
#540000
0%
0O
0F!
0G!
#545000
1%
1O
1F!
1G!
#550000
0%
0O
0F!
0G!
#555000
1%
1O
1F!
1G!
#560000
0%
0O
0F!
0G!
#565000
1%
1O
1F!
1G!
#570000
0%
0O
0F!
0G!
#575000
1%
1O
1F!
1G!
#580000
0%
0O
0F!
0G!
#585000
1%
1O
1F!
1G!
#590000
0%
0O
0F!
0G!
#595000
1%
1O
1F!
1G!
#600000
0%
0O
0F!
0G!
#605000
1%
1O
1F!
1G!
#610000
0%
0O
0F!
0G!
#615000
1%
1O
1F!
1G!
#620000
0%
0O
0F!
0G!
#625000
1%
1O
1F!
1G!
#630000
0%
0O
0F!
0G!
#635000
1%
1O
1F!
1G!
#640000
0%
0O
0F!
0G!
#645000
1%
1O
1F!
1G!
#650000
0%
0O
0F!
0G!
#655000
1%
1O
1F!
1G!
#660000
0%
0O
0F!
0G!
#665000
1%
1O
1F!
1G!
#670000
0%
0O
0F!
0G!
#675000
1%
1O
1F!
1G!
#680000
0%
0O
0F!
0G!
#685000
1%
1O
1F!
1G!
#690000
0%
0O
0F!
0G!
#695000
1%
1O
1F!
1G!
#700000
0%
0O
0F!
0G!
#705000
1%
1O
1F!
1G!
#710000
0%
0O
0F!
0G!
#715000
1%
1O
1F!
1G!
#720000
0%
0O
0F!
0G!
#725000
1%
1O
1F!
1G!
#730000
0%
0O
0F!
0G!
#735000
1%
1O
1F!
1G!
#740000
0%
0O
0F!
0G!
#745000
1%
1O
1F!
1G!
#750000
0%
0O
0F!
0G!
#755000
1%
1O
1F!
1G!
#760000
0%
0O
0F!
0G!
#765000
1%
1O
1F!
1G!
#770000
0%
0O
0F!
0G!
#775000
1%
1O
1F!
1G!
#780000
0%
0O
0F!
0G!
#785000
1%
1O
1F!
1G!
#790000
0%
0O
0F!
0G!
#795000
1%
1O
1F!
1G!
#800000
0%
0O
0F!
0G!
#805000
1%
1O
1F!
1G!
#810000
0%
0O
0F!
0G!
#815000
1%
1O
1F!
1G!
#820000
0%
0O
0F!
0G!
#825000
1%
1O
1F!
1G!
#830000
0%
0O
0F!
0G!
#835000
1%
1O
1F!
1G!
#840000
0%
0O
0F!
0G!
#845000
1%
1O
1F!
1G!
#850000
0%
0O
0F!
0G!
#855000
1%
1O
1F!
1G!
#860000
0%
0O
0F!
0G!
#865000
1%
1O
1F!
1G!
#870000
0%
0O
0F!
0G!
#875000
1%
1O
1F!
1G!
#880000
0%
0O
0F!
0G!
#885000
1%
1O
1F!
1G!
#890000
0%
0O
0F!
0G!
#895000
1%
1O
1F!
1G!
#900000
0%
0O
0F!
0G!
#905000
1%
1O
1F!
1G!
#910000
0%
0O
0F!
0G!
#915000
1%
1O
1F!
1G!
#920000
0%
0O
0F!
0G!
#925000
1%
1O
1F!
1G!
#930000
0%
0O
0F!
0G!
#935000
1%
1O
1F!
1G!
#940000
0%
0O
0F!
0G!
#945000
1%
1O
1F!
1G!
#950000
0%
0O
0F!
0G!
#955000
1%
1O
1F!
1G!
#960000
0%
0O
0F!
0G!
#965000
1%
1O
1F!
1G!
#970000
0%
0O
0F!
0G!
#975000
1%
1O
1F!
1G!
#980000
0%
0O
0F!
0G!
#985000
1%
1O
1F!
1G!
#990000
0%
0O
0F!
0G!
#995000
1%
1O
1F!
1G!
#1000000
