/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_gmii.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/19/12 2:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_gmii.h $
 * 
 * Hydra_Software_Devel/1   1/19/12 2:27p vanessah
 * SW7425-2202: add B2 left out files
 *
 ***************************************************************************/

#ifndef BCHP_GMII_H__
#define BCHP_GMII_H__

/***************************************************************************
 *GMII - GMII registers
 ***************************************************************************/
#define BCHP_GMII_MII_CONTROL                    0x00fedc00 /* MII Management Control Register */
#define BCHP_GMII_MII_STATUS                     0x00fedc04 /* MII Management Status Register */
#define BCHP_GMII_MII_ESTATUS                    0x00fedc3c /* MII Management Extended Status Register */
#define BCHP_GMII_MII_RMII_MODE                  0x00fedc40 /* MII Management RMII Mode Register */
#define BCHP_GMII_MII_MAC_ADDR_2                 0x00fedc44 /* MII MAC Address MS word Register */
#define BCHP_GMII_MII_MAC_ADDR_1                 0x00fedc48 /* MII MAC Address mid word Register */
#define BCHP_GMII_MII_MAC_ADDR_0                 0x00fedc4c /* MII MAC Address LS word Register */
#define BCHP_GMII_CPU_CONTROL                    0x00fedc20 /* CPU Control Register */
#define BCHP_GMII_CPU_STATUS                     0x00fedc24 /* CPU Status Register */
#define BCHP_GMII_CPU_FC                         0x00fedc2c /* CPU Interrupt Mask Register */
#define BCHP_GMII_CPU_FC_PAUSE                   0x00fedc30 /* CPU Flow Control Pause Register */
#define BCHP_GMII_CPU_FC_PERIOD                  0x00fedc54 /* CPU Flow Control Period Register */
#define BCHP_GMII_CPU_MIIM_ADDR                  0x00fedc34 /* CPU Management Address Register */
#define BCHP_GMII_CPU_IFG_VAL                    0x00fedc38 /* CPU Inter-Frame-Gap Value Register */
#define BCHP_GMII_CPU_RX_RATE_LIMIT              0x00fedc58 /* CPU RX Rate Limiter Register */

/***************************************************************************
 *MII_CONTROL - MII Management Control Register
 ***************************************************************************/
/* GMII :: MII_CONTROL :: reserved0 [31:16] */
#define BCHP_GMII_MII_CONTROL_reserved0_MASK                       0xffff0000
#define BCHP_GMII_MII_CONTROL_reserved0_SHIFT                      16

/* GMII :: MII_CONTROL :: rst [15:15] */
#define BCHP_GMII_MII_CONTROL_rst_MASK                             0x00008000
#define BCHP_GMII_MII_CONTROL_rst_SHIFT                            15
#define BCHP_GMII_MII_CONTROL_rst_DEFAULT                          0x00000000

/* GMII :: MII_CONTROL :: lpbk [14:14] */
#define BCHP_GMII_MII_CONTROL_lpbk_MASK                            0x00004000
#define BCHP_GMII_MII_CONTROL_lpbk_SHIFT                           14
#define BCHP_GMII_MII_CONTROL_lpbk_DEFAULT                         0x00000000

/* GMII :: MII_CONTROL :: spd_sel_l [13:13] */
#define BCHP_GMII_MII_CONTROL_spd_sel_l_MASK                       0x00002000
#define BCHP_GMII_MII_CONTROL_spd_sel_l_SHIFT                      13
#define BCHP_GMII_MII_CONTROL_spd_sel_l_DEFAULT                    0x00000000

/* GMII :: MII_CONTROL :: an_en [12:12] */
#define BCHP_GMII_MII_CONTROL_an_en_MASK                           0x00001000
#define BCHP_GMII_MII_CONTROL_an_en_SHIFT                          12
#define BCHP_GMII_MII_CONTROL_an_en_DEFAULT                        0x00000000

/* GMII :: MII_CONTROL :: pwrd [11:11] */
#define BCHP_GMII_MII_CONTROL_pwrd_MASK                            0x00000800
#define BCHP_GMII_MII_CONTROL_pwrd_SHIFT                           11
#define BCHP_GMII_MII_CONTROL_pwrd_DEFAULT                         0x00000000

/* GMII :: MII_CONTROL :: isolate [10:10] */
#define BCHP_GMII_MII_CONTROL_isolate_MASK                         0x00000400
#define BCHP_GMII_MII_CONTROL_isolate_SHIFT                        10
#define BCHP_GMII_MII_CONTROL_isolate_DEFAULT                      0x00000000

/* GMII :: MII_CONTROL :: rest_an [09:09] */
#define BCHP_GMII_MII_CONTROL_rest_an_MASK                         0x00000200
#define BCHP_GMII_MII_CONTROL_rest_an_SHIFT                        9
#define BCHP_GMII_MII_CONTROL_rest_an_DEFAULT                      0x00000000

/* GMII :: MII_CONTROL :: mii_dplx [08:08] */
#define BCHP_GMII_MII_CONTROL_mii_dplx_MASK                        0x00000100
#define BCHP_GMII_MII_CONTROL_mii_dplx_SHIFT                       8
#define BCHP_GMII_MII_CONTROL_mii_dplx_DEFAULT                     0x00000001

/* GMII :: MII_CONTROL :: col_tst [07:07] */
#define BCHP_GMII_MII_CONTROL_col_tst_MASK                         0x00000080
#define BCHP_GMII_MII_CONTROL_col_tst_SHIFT                        7
#define BCHP_GMII_MII_CONTROL_col_tst_DEFAULT                      0x00000000

/* GMII :: MII_CONTROL :: spd_sel_m [06:06] */
#define BCHP_GMII_MII_CONTROL_spd_sel_m_MASK                       0x00000040
#define BCHP_GMII_MII_CONTROL_spd_sel_m_SHIFT                      6
#define BCHP_GMII_MII_CONTROL_spd_sel_m_DEFAULT                    0x00000001

/* GMII :: MII_CONTROL :: reserved1 [05:00] */
#define BCHP_GMII_MII_CONTROL_reserved1_MASK                       0x0000003f
#define BCHP_GMII_MII_CONTROL_reserved1_SHIFT                      0

/***************************************************************************
 *MII_STATUS - MII Management Status Register
 ***************************************************************************/
/* GMII :: MII_STATUS :: Spare2 [31:16] */
#define BCHP_GMII_MII_STATUS_Spare2_MASK                           0xffff0000
#define BCHP_GMII_MII_STATUS_Spare2_SHIFT                          16
#define BCHP_GMII_MII_STATUS_Spare2_DEFAULT                        0x00000000

/* GMII :: MII_STATUS :: base_t4_100 [15:15] */
#define BCHP_GMII_MII_STATUS_base_t4_100_MASK                      0x00008000
#define BCHP_GMII_MII_STATUS_base_t4_100_SHIFT                     15
#define BCHP_GMII_MII_STATUS_base_t4_100_DEFAULT                   0x00000000

/* GMII :: MII_STATUS :: base_x_fullduplex_100 [14:14] */
#define BCHP_GMII_MII_STATUS_base_x_fullduplex_100_MASK            0x00004000
#define BCHP_GMII_MII_STATUS_base_x_fullduplex_100_SHIFT           14
#define BCHP_GMII_MII_STATUS_base_x_fullduplex_100_DEFAULT         0x00000001

/* GMII :: MII_STATUS :: base_x_halfduplex_100 [13:13] */
#define BCHP_GMII_MII_STATUS_base_x_halfduplex_100_MASK            0x00002000
#define BCHP_GMII_MII_STATUS_base_x_halfduplex_100_SHIFT           13
#define BCHP_GMII_MII_STATUS_base_x_halfduplex_100_DEFAULT         0x00000000

/* GMII :: MII_STATUS :: mbs_fullduplex_10 [12:12] */
#define BCHP_GMII_MII_STATUS_mbs_fullduplex_10_MASK                0x00001000
#define BCHP_GMII_MII_STATUS_mbs_fullduplex_10_SHIFT               12
#define BCHP_GMII_MII_STATUS_mbs_fullduplex_10_DEFAULT             0x00000000

/* GMII :: MII_STATUS :: mbs_halfduplex_10 [11:11] */
#define BCHP_GMII_MII_STATUS_mbs_halfduplex_10_MASK                0x00000800
#define BCHP_GMII_MII_STATUS_mbs_halfduplex_10_SHIFT               11
#define BCHP_GMII_MII_STATUS_mbs_halfduplex_10_DEFAULT             0x00000000

/* GMII :: MII_STATUS :: base_t2_fullduplex_100 [10:10] */
#define BCHP_GMII_MII_STATUS_base_t2_fullduplex_100_MASK           0x00000400
#define BCHP_GMII_MII_STATUS_base_t2_fullduplex_100_SHIFT          10
#define BCHP_GMII_MII_STATUS_base_t2_fullduplex_100_DEFAULT        0x00000000

/* GMII :: MII_STATUS :: base_t2_halfduplex_100 [09:09] */
#define BCHP_GMII_MII_STATUS_base_t2_halfduplex_100_MASK           0x00000200
#define BCHP_GMII_MII_STATUS_base_t2_halfduplex_100_SHIFT          9
#define BCHP_GMII_MII_STATUS_base_t2_halfduplex_100_DEFAULT        0x00000000

/* GMII :: MII_STATUS :: extendedstatus [08:08] */
#define BCHP_GMII_MII_STATUS_extendedstatus_MASK                   0x00000100
#define BCHP_GMII_MII_STATUS_extendedstatus_SHIFT                  8
#define BCHP_GMII_MII_STATUS_extendedstatus_DEFAULT                0x00000001

/* GMII :: MII_STATUS :: Spare1 [07:07] */
#define BCHP_GMII_MII_STATUS_Spare1_MASK                           0x00000080
#define BCHP_GMII_MII_STATUS_Spare1_SHIFT                          7
#define BCHP_GMII_MII_STATUS_Spare1_DEFAULT                        0x00000000

/* GMII :: MII_STATUS :: mf_preamble_suppression [06:06] */
#define BCHP_GMII_MII_STATUS_mf_preamble_suppression_MASK          0x00000040
#define BCHP_GMII_MII_STATUS_mf_preamble_suppression_SHIFT         6
#define BCHP_GMII_MII_STATUS_mf_preamble_suppression_DEFAULT       0x00000000

/* GMII :: MII_STATUS :: auto_negotiation_complete [05:05] */
#define BCHP_GMII_MII_STATUS_auto_negotiation_complete_MASK        0x00000020
#define BCHP_GMII_MII_STATUS_auto_negotiation_complete_SHIFT       5
#define BCHP_GMII_MII_STATUS_auto_negotiation_complete_DEFAULT     0x00000000

/* GMII :: MII_STATUS :: remote_fault [04:04] */
#define BCHP_GMII_MII_STATUS_remote_fault_MASK                     0x00000010
#define BCHP_GMII_MII_STATUS_remote_fault_SHIFT                    4
#define BCHP_GMII_MII_STATUS_remote_fault_DEFAULT                  0x00000000

/* GMII :: MII_STATUS :: auto_negotiation_ability [03:03] */
#define BCHP_GMII_MII_STATUS_auto_negotiation_ability_MASK         0x00000008
#define BCHP_GMII_MII_STATUS_auto_negotiation_ability_SHIFT        3
#define BCHP_GMII_MII_STATUS_auto_negotiation_ability_DEFAULT      0x00000000

/* GMII :: MII_STATUS :: link_status [02:02] */
#define BCHP_GMII_MII_STATUS_link_status_MASK                      0x00000004
#define BCHP_GMII_MII_STATUS_link_status_SHIFT                     2
#define BCHP_GMII_MII_STATUS_link_status_DEFAULT                   0x00000000

/* GMII :: MII_STATUS :: jabber_detect [01:01] */
#define BCHP_GMII_MII_STATUS_jabber_detect_MASK                    0x00000002
#define BCHP_GMII_MII_STATUS_jabber_detect_SHIFT                   1
#define BCHP_GMII_MII_STATUS_jabber_detect_DEFAULT                 0x00000000

/* GMII :: MII_STATUS :: extended_capability [00:00] */
#define BCHP_GMII_MII_STATUS_extended_capability_MASK              0x00000001
#define BCHP_GMII_MII_STATUS_extended_capability_SHIFT             0
#define BCHP_GMII_MII_STATUS_extended_capability_DEFAULT           0x00000000

/***************************************************************************
 *MII_ESTATUS - MII Management Extended Status Register
 ***************************************************************************/
/* GMII :: MII_ESTATUS :: Spare2 [31:16] */
#define BCHP_GMII_MII_ESTATUS_Spare2_MASK                          0xffff0000
#define BCHP_GMII_MII_ESTATUS_Spare2_SHIFT                         16
#define BCHP_GMII_MII_ESTATUS_Spare2_DEFAULT                       0x00000000

/* GMII :: MII_ESTATUS :: base_x_fullduplex_1000 [15:15] */
#define BCHP_GMII_MII_ESTATUS_base_x_fullduplex_1000_MASK          0x00008000
#define BCHP_GMII_MII_ESTATUS_base_x_fullduplex_1000_SHIFT         15
#define BCHP_GMII_MII_ESTATUS_base_x_fullduplex_1000_DEFAULT       0x00000001

/* GMII :: MII_ESTATUS :: base_x_halfduplex_1000 [14:14] */
#define BCHP_GMII_MII_ESTATUS_base_x_halfduplex_1000_MASK          0x00004000
#define BCHP_GMII_MII_ESTATUS_base_x_halfduplex_1000_SHIFT         14
#define BCHP_GMII_MII_ESTATUS_base_x_halfduplex_1000_DEFAULT       0x00000000

/* GMII :: MII_ESTATUS :: base_t_fullduplex_1000 [13:13] */
#define BCHP_GMII_MII_ESTATUS_base_t_fullduplex_1000_MASK          0x00002000
#define BCHP_GMII_MII_ESTATUS_base_t_fullduplex_1000_SHIFT         13
#define BCHP_GMII_MII_ESTATUS_base_t_fullduplex_1000_DEFAULT       0x00000001

/* GMII :: MII_ESTATUS :: base_t_halfduplex_1000 [12:12] */
#define BCHP_GMII_MII_ESTATUS_base_t_halfduplex_1000_MASK          0x00001000
#define BCHP_GMII_MII_ESTATUS_base_t_halfduplex_1000_SHIFT         12
#define BCHP_GMII_MII_ESTATUS_base_t_halfduplex_1000_DEFAULT       0x00000000

/* GMII :: MII_ESTATUS :: Spare1 [11:00] */
#define BCHP_GMII_MII_ESTATUS_Spare1_MASK                          0x00000fff
#define BCHP_GMII_MII_ESTATUS_Spare1_SHIFT                         0
#define BCHP_GMII_MII_ESTATUS_Spare1_DEFAULT                       0x00000000

/***************************************************************************
 *MII_RMII_MODE - MII Management RMII Mode Register
 ***************************************************************************/
/* GMII :: MII_RMII_MODE :: reserved0 [31:01] */
#define BCHP_GMII_MII_RMII_MODE_reserved0_MASK                     0xfffffffe
#define BCHP_GMII_MII_RMII_MODE_reserved0_SHIFT                    1

/* GMII :: MII_RMII_MODE :: rmii_mode_on [00:00] */
#define BCHP_GMII_MII_RMII_MODE_rmii_mode_on_MASK                  0x00000001
#define BCHP_GMII_MII_RMII_MODE_rmii_mode_on_SHIFT                 0
#define BCHP_GMII_MII_RMII_MODE_rmii_mode_on_DEFAULT               0x00000000

/***************************************************************************
 *MII_MAC_ADDR_2 - MII MAC Address MS word Register
 ***************************************************************************/
/* GMII :: MII_MAC_ADDR_2 :: reserved0 [31:16] */
#define BCHP_GMII_MII_MAC_ADDR_2_reserved0_MASK                    0xffff0000
#define BCHP_GMII_MII_MAC_ADDR_2_reserved0_SHIFT                   16

/* GMII :: MII_MAC_ADDR_2 :: mac_addr_2 [15:00] */
#define BCHP_GMII_MII_MAC_ADDR_2_mac_addr_2_MASK                   0x0000ffff
#define BCHP_GMII_MII_MAC_ADDR_2_mac_addr_2_SHIFT                  0
#define BCHP_GMII_MII_MAC_ADDR_2_mac_addr_2_DEFAULT                0x00000000

/***************************************************************************
 *MII_MAC_ADDR_1 - MII MAC Address mid word Register
 ***************************************************************************/
/* GMII :: MII_MAC_ADDR_1 :: reserved0 [31:16] */
#define BCHP_GMII_MII_MAC_ADDR_1_reserved0_MASK                    0xffff0000
#define BCHP_GMII_MII_MAC_ADDR_1_reserved0_SHIFT                   16

/* GMII :: MII_MAC_ADDR_1 :: mac_addr_1 [15:00] */
#define BCHP_GMII_MII_MAC_ADDR_1_mac_addr_1_MASK                   0x0000ffff
#define BCHP_GMII_MII_MAC_ADDR_1_mac_addr_1_SHIFT                  0
#define BCHP_GMII_MII_MAC_ADDR_1_mac_addr_1_DEFAULT                0x00000000

/***************************************************************************
 *MII_MAC_ADDR_0 - MII MAC Address LS word Register
 ***************************************************************************/
/* GMII :: MII_MAC_ADDR_0 :: reserved0 [31:16] */
#define BCHP_GMII_MII_MAC_ADDR_0_reserved0_MASK                    0xffff0000
#define BCHP_GMII_MII_MAC_ADDR_0_reserved0_SHIFT                   16

/* GMII :: MII_MAC_ADDR_0 :: mac_addr_0 [15:00] */
#define BCHP_GMII_MII_MAC_ADDR_0_mac_addr_0_MASK                   0x0000ffff
#define BCHP_GMII_MII_MAC_ADDR_0_mac_addr_0_SHIFT                  0
#define BCHP_GMII_MII_MAC_ADDR_0_mac_addr_0_DEFAULT                0x00000000

/***************************************************************************
 *CPU_CONTROL - CPU Control Register
 ***************************************************************************/
/* GMII :: CPU_CONTROL :: reserved0 [31:21] */
#define BCHP_GMII_CPU_CONTROL_reserved0_MASK                       0xffe00000
#define BCHP_GMII_CPU_CONTROL_reserved0_SHIFT                      21

/* GMII :: CPU_CONTROL :: tx_dis [20:20] */
#define BCHP_GMII_CPU_CONTROL_tx_dis_MASK                          0x00100000
#define BCHP_GMII_CPU_CONTROL_tx_dis_SHIFT                         20
#define BCHP_GMII_CPU_CONTROL_tx_dis_DEFAULT                       0x00000000

/* GMII :: CPU_CONTROL :: rx_dis [19:19] */
#define BCHP_GMII_CPU_CONTROL_rx_dis_MASK                          0x00080000
#define BCHP_GMII_CPU_CONTROL_rx_dis_SHIFT                         19
#define BCHP_GMII_CPU_CONTROL_rx_dis_DEFAULT                       0x00000000

/* GMII :: CPU_CONTROL :: gl_dis [18:18] */
#define BCHP_GMII_CPU_CONTROL_gl_dis_MASK                          0x00040000
#define BCHP_GMII_CPU_CONTROL_gl_dis_SHIFT                         18
#define BCHP_GMII_CPU_CONTROL_gl_dis_DEFAULT                       0x00000000

/* GMII :: CPU_CONTROL :: moca_lpbk [17:17] */
#define BCHP_GMII_CPU_CONTROL_moca_lpbk_MASK                       0x00020000
#define BCHP_GMII_CPU_CONTROL_moca_lpbk_SHIFT                      17
#define BCHP_GMII_CPU_CONTROL_moca_lpbk_DEFAULT                    0x00000000

/* GMII :: CPU_CONTROL :: rx_crc_en [16:16] */
#define BCHP_GMII_CPU_CONTROL_rx_crc_en_MASK                       0x00010000
#define BCHP_GMII_CPU_CONTROL_rx_crc_en_SHIFT                      16
#define BCHP_GMII_CPU_CONTROL_rx_crc_en_DEFAULT                    0x00000000

/* GMII :: CPU_CONTROL :: rx_clk_sel [15:15] */
#define BCHP_GMII_CPU_CONTROL_rx_clk_sel_MASK                      0x00008000
#define BCHP_GMII_CPU_CONTROL_rx_clk_sel_SHIFT                     15
#define BCHP_GMII_CPU_CONTROL_rx_clk_sel_DEFAULT                   0x00000000

/* GMII :: CPU_CONTROL :: rx_fifo_empty_thr [14:08] */
#define BCHP_GMII_CPU_CONTROL_rx_fifo_empty_thr_MASK               0x00007f00
#define BCHP_GMII_CPU_CONTROL_rx_fifo_empty_thr_SHIFT              8
#define BCHP_GMII_CPU_CONTROL_rx_fifo_empty_thr_DEFAULT            0x00000009

/* GMII :: CPU_CONTROL :: reserved1 [07:07] */
#define BCHP_GMII_CPU_CONTROL_reserved1_MASK                       0x00000080
#define BCHP_GMII_CPU_CONTROL_reserved1_SHIFT                      7

/* GMII :: CPU_CONTROL :: rx_fifo_full_thr [06:00] */
#define BCHP_GMII_CPU_CONTROL_rx_fifo_full_thr_MASK                0x0000007f
#define BCHP_GMII_CPU_CONTROL_rx_fifo_full_thr_SHIFT               0
#define BCHP_GMII_CPU_CONTROL_rx_fifo_full_thr_DEFAULT             0x00000008

/***************************************************************************
 *CPU_STATUS - CPU Status Register
 ***************************************************************************/
/* GMII :: CPU_STATUS :: reserved0 [31:06] */
#define BCHP_GMII_CPU_STATUS_reserved0_MASK                        0xffffffc0
#define BCHP_GMII_CPU_STATUS_reserved0_SHIFT                       6

/* GMII :: CPU_STATUS :: rx_fifo_empty_with_y [05:05] */
#define BCHP_GMII_CPU_STATUS_rx_fifo_empty_with_y_MASK             0x00000020
#define BCHP_GMII_CPU_STATUS_rx_fifo_empty_with_y_SHIFT            5
#define BCHP_GMII_CPU_STATUS_rx_fifo_empty_with_y_DEFAULT          0x00000001

/* GMII :: CPU_STATUS :: rx_fifo_full_with_x [04:04] */
#define BCHP_GMII_CPU_STATUS_rx_fifo_full_with_x_MASK              0x00000010
#define BCHP_GMII_CPU_STATUS_rx_fifo_full_with_x_SHIFT             4
#define BCHP_GMII_CPU_STATUS_rx_fifo_full_with_x_DEFAULT           0x00000000

/* GMII :: CPU_STATUS :: reserved1 [03:03] */
#define BCHP_GMII_CPU_STATUS_reserved1_MASK                        0x00000008
#define BCHP_GMII_CPU_STATUS_reserved1_SHIFT                       3

/* GMII :: CPU_STATUS :: miim_busy [02:02] */
#define BCHP_GMII_CPU_STATUS_miim_busy_MASK                        0x00000004
#define BCHP_GMII_CPU_STATUS_miim_busy_SHIFT                       2
#define BCHP_GMII_CPU_STATUS_miim_busy_DEFAULT                     0x00000000

/* GMII :: CPU_STATUS :: tx_busy [01:01] */
#define BCHP_GMII_CPU_STATUS_tx_busy_MASK                          0x00000002
#define BCHP_GMII_CPU_STATUS_tx_busy_SHIFT                         1
#define BCHP_GMII_CPU_STATUS_tx_busy_DEFAULT                       0x00000000

/* GMII :: CPU_STATUS :: rx_busy [00:00] */
#define BCHP_GMII_CPU_STATUS_rx_busy_MASK                          0x00000001
#define BCHP_GMII_CPU_STATUS_rx_busy_SHIFT                         0
#define BCHP_GMII_CPU_STATUS_rx_busy_DEFAULT                       0x00000000

/***************************************************************************
 *CPU_FC - CPU Interrupt Mask Register
 ***************************************************************************/
/* GMII :: CPU_FC :: reserved0 [31:02] */
#define BCHP_GMII_CPU_FC_reserved0_MASK                            0xfffffffc
#define BCHP_GMII_CPU_FC_reserved0_SHIFT                           2

/* GMII :: CPU_FC :: mask_fc_in [01:01] */
#define BCHP_GMII_CPU_FC_mask_fc_in_MASK                           0x00000002
#define BCHP_GMII_CPU_FC_mask_fc_in_SHIFT                          1
#define BCHP_GMII_CPU_FC_mask_fc_in_DEFAULT                        0x00000000

/* GMII :: CPU_FC :: fc_en [00:00] */
#define BCHP_GMII_CPU_FC_fc_en_MASK                                0x00000001
#define BCHP_GMII_CPU_FC_fc_en_SHIFT                               0
#define BCHP_GMII_CPU_FC_fc_en_DEFAULT                             0x00000000

/***************************************************************************
 *CPU_FC_PAUSE - CPU Flow Control Pause Register
 ***************************************************************************/
/* GMII :: CPU_FC_PAUSE :: reserved0 [31:16] */
#define BCHP_GMII_CPU_FC_PAUSE_reserved0_MASK                      0xffff0000
#define BCHP_GMII_CPU_FC_PAUSE_reserved0_SHIFT                     16

/* GMII :: CPU_FC_PAUSE :: pause [15:00] */
#define BCHP_GMII_CPU_FC_PAUSE_pause_MASK                          0x0000ffff
#define BCHP_GMII_CPU_FC_PAUSE_pause_SHIFT                         0
#define BCHP_GMII_CPU_FC_PAUSE_pause_DEFAULT                       0x00000000

/***************************************************************************
 *CPU_FC_PERIOD - CPU Flow Control Period Register
 ***************************************************************************/
/* GMII :: CPU_FC_PERIOD :: reserved0 [31:24] */
#define BCHP_GMII_CPU_FC_PERIOD_reserved0_MASK                     0xff000000
#define BCHP_GMII_CPU_FC_PERIOD_reserved0_SHIFT                    24

/* GMII :: CPU_FC_PERIOD :: fc_per [23:00] */
#define BCHP_GMII_CPU_FC_PERIOD_fc_per_MASK                        0x00ffffff
#define BCHP_GMII_CPU_FC_PERIOD_fc_per_SHIFT                       0
#define BCHP_GMII_CPU_FC_PERIOD_fc_per_DEFAULT                     0x00000000

/***************************************************************************
 *CPU_MIIM_ADDR - CPU Management Address Register
 ***************************************************************************/
/* GMII :: CPU_MIIM_ADDR :: reserved0 [31:03] */
#define BCHP_GMII_CPU_MIIM_ADDR_reserved0_MASK                     0xfffffff8
#define BCHP_GMII_CPU_MIIM_ADDR_reserved0_SHIFT                    3

/* GMII :: CPU_MIIM_ADDR :: miim_addr [02:00] */
#define BCHP_GMII_CPU_MIIM_ADDR_miim_addr_MASK                     0x00000007
#define BCHP_GMII_CPU_MIIM_ADDR_miim_addr_SHIFT                    0
#define BCHP_GMII_CPU_MIIM_ADDR_miim_addr_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_IFG_VAL - CPU Inter-Frame-Gap Value Register
 ***************************************************************************/
/* GMII :: CPU_IFG_VAL :: reserved0 [31:08] */
#define BCHP_GMII_CPU_IFG_VAL_reserved0_MASK                       0xffffff00
#define BCHP_GMII_CPU_IFG_VAL_reserved0_SHIFT                      8

/* GMII :: CPU_IFG_VAL :: ifg_val [07:00] */
#define BCHP_GMII_CPU_IFG_VAL_ifg_val_MASK                         0x000000ff
#define BCHP_GMII_CPU_IFG_VAL_ifg_val_SHIFT                        0
#define BCHP_GMII_CPU_IFG_VAL_ifg_val_DEFAULT                      0x000000ff

/***************************************************************************
 *CPU_RX_RATE_LIMIT - CPU RX Rate Limiter Register
 ***************************************************************************/
/* GMII :: CPU_RX_RATE_LIMIT :: rl_blockout_en [31:31] */
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_en_MASK            0x80000000
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_en_SHIFT           31
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_en_DEFAULT         0x00000000

/* GMII :: CPU_RX_RATE_LIMIT :: rl_max_burst_size [30:29] */
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_max_burst_size_MASK         0x60000000
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_max_burst_size_SHIFT        29
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_max_burst_size_DEFAULT      0x00000000

/* GMII :: CPU_RX_RATE_LIMIT :: rl_blockout [28:16] */
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_MASK               0x1fff0000
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_SHIFT              16
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_blockout_DEFAULT            0x00000000

/* GMII :: CPU_RX_RATE_LIMIT :: rl_period_en [15:15] */
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_en_MASK              0x00008000
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_en_SHIFT             15
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_en_DEFAULT           0x00000000

/* GMII :: CPU_RX_RATE_LIMIT :: rl_period [14:00] */
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_MASK                 0x00007fff
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_SHIFT                0
#define BCHP_GMII_CPU_RX_RATE_LIMIT_rl_period_DEFAULT              0x00000000

#endif /* #ifndef BCHP_GMII_H__ */

/* End of File */
