Analysis & Synthesis report for test3
Wed Oct 21 13:16:04 2020
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Partition Dependent Files
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Source assignments for sld_signaltap:auto_signaltap_0
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component
 14. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 15. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 16. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 17. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 18. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 19. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
 20. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
 21. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 22. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 23. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
 24. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
 25. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
 26. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
 27. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
 28. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
 29. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component
 30. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 31. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 32. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 33. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 34. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 35. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
 36. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
 37. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 38. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 39. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
 40. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
 41. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
 42. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
 43. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
 44. Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
 45. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component
 46. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 47. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 48. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 49. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 50. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 51. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
 52. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
 53. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 54. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 55. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
 56. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
 57. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
 58. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
 59. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
 60. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
 61. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component
 62. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 63. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 64. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 65. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 66. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 67. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
 68. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
 69. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 70. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 71. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
 72. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
 73. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
 74. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
 75. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
 76. Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
 77. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component
 78. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 79. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 80. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 81. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 82. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 83. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
 84. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
 85. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 86. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 87. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
 88. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
 89. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
 90. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
 91. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
 92. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
 93. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component
 94. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
 95. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
 96. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
 97. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
 98. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
 99. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
100. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
101. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
102. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
103. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
104. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
105. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
106. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
107. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
108. Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
109. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component
110. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
111. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
112. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
113. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
114. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
115. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
116. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
117. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
118. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
119. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
120. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
121. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
122. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
123. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
124. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
125. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component
126. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated
127. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p
128. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p
129. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram
130. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg
131. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp
132. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp
133. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp
134. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
135. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr
136. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg
137. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp
138. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp
139. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp
140. Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17
141. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
142. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
143. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
144. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
145. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated
146. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
147. Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated
148. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
149. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
150. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
151. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
152. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated
153. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
154. Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated
155. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
156. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
157. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
158. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
159. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated
160. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
161. Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated
162. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
163. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
164. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
165. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
166. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated
167. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
168. Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated
169. Parameter Settings for User Entity Instance: transceivers:GEx4|clkgen:pll|altpll:altpll_component
170. Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0
171. Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1
172. Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2
173. Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3
174. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component
175. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component
176. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component
177. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component
178. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component
179. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component
180. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component
181. Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component
182. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
183. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
184. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
185. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
186. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer
187. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
188. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component
189. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
190. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
191. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
192. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
193. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer
194. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
195. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component
196. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
197. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
198. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
199. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
200. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer
201. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
202. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component
203. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst
204. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0
205. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1
206. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component
207. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer
208. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer
209. Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component
210. Partition Dependent Files
211. Port Connectivity Checks: "transceivers:GEx4|tse:\gx:3:GE"
212. Port Connectivity Checks: "transceivers:GEx4|tse:\gx:2:GE"
213. Port Connectivity Checks: "transceivers:GEx4|tse:\gx:1:GE"
214. Port Connectivity Checks: "transceivers:GEx4|tse:\gx:0:GE"
215. Port Connectivity Checks: "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo"
216. Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3"
217. Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2"
218. Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1"
219. Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0"
220. Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy"
221. Port Connectivity Checks: "transceivers:GEx4|clkgen:pll"
222. SignalTap II Logic Analyzer Settings
223. Elapsed Time Per Partition
224. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed Oct 21 13:16:04 2020           ;
; Quartus Prime Version             ; 15.1.2 Build 193 02/01/2016 SJ Standard Edition ;
; Revision Name                     ; test3                                           ;
; Top-level Entity Name             ; switch_top                                      ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A until Partition Merge                       ;
;     Combinational ALUTs           ; N/A until Partition Merge                       ;
;     Memory ALUTs                  ; N/A until Partition Merge                       ;
;     Dedicated logic registers     ; N/A until Partition Merge                       ;
; Total registers                   ; N/A until Partition Merge                       ;
; Total pins                        ; N/A until Partition Merge                       ;
; Total virtual pins                ; N/A until Partition Merge                       ;
; Total block memory bits           ; N/A until Partition Merge                       ;
; DSP block 18-bit elements         ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                       ;
; Total PLLs                        ; N/A until Partition Merge                       ;
; Total DLLs                        ; N/A until Partition Merge                       ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                           ; switch_top         ; test3              ;
; Family name                                                                     ; Stratix IV         ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.94        ;
; Maximum used               ; 5           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-5         ;  23.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; transceivers.vhd                                                   ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/transceivers.vhd                                                   ;             ;
; clkgen.vhd                                                         ; yes             ; User Wizard-Generated File         ; M:/FPGADESIGN/Switch/clkgen.vhd                                                         ;             ;
; tse.vhd                                                            ; yes             ; User Wizard-Generated File         ; M:/FPGADESIGN/Switch/tse.vhd                                                            ;             ;
; mdio.vhd                                                           ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/mdio.vhd                                                           ;             ;
; phy_setup.vhd                                                      ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/phy_setup.vhd                                                      ;             ;
; switch_top.vhd                                                     ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/switch_top.vhd                                                     ;             ;
; clksync.vhd                                                        ; yes             ; User Wizard-Generated File         ; M:/FPGADESIGN/Switch/clksync.vhd                                                        ;             ;
; switchcore.vhd                                                     ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/switchcore.vhd                                                     ;             ;
; clk_decoup.vhd                                                     ; yes             ; User VHDL File                     ; M:/FPGADESIGN/Switch/clk_decoup.vhd                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                               ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;             ;
; db/clkgen_altpll.v                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/clkgen_altpll.v                                                 ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/a_graycounter.inc                        ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/a_fefifo.inc                             ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/a_gray2bin.inc                           ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/dffpipe.inc                              ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                          ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                      ;             ;
; db/dcfifo_8c02.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf                                                 ;             ;
; db/a_gray2bin_odb.tdf                                              ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/a_gray2bin_odb.tdf                                              ;             ;
; db/a_graycounter_n27.tdf                                           ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/a_graycounter_n27.tdf                                           ;             ;
; db/a_graycounter_jgc.tdf                                           ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/a_graycounter_jgc.tdf                                           ;             ;
; db/altsyncram_f7d1.tdf                                             ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf                                             ;             ;
; db/dffpipe_8d9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dffpipe_8d9.tdf                                                 ;             ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dffpipe_dd9.tdf                                                 ;             ;
; db/alt_synch_pipe_tnl.tdf                                          ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/alt_synch_pipe_tnl.tdf                                          ;             ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dffpipe_ed9.tdf                                                 ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_unl.tdf                                          ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/alt_synch_pipe_unl.tdf                                          ;             ;
; db/dffpipe_fd9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/dffpipe_fd9.tdf                                                 ;             ;
; db/cmpr_636.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cmpr_636.tdf                                                    ;             ;
; db/cmpr_936.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cmpr_936.tdf                                                    ;             ;
; db/mux_gv7.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/mux_gv7.tdf                                                     ;             ;
; altera_tse_pcs_pma.v                                               ; yes             ; Auto-Found Verilog HDL File        ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v                 ;             ;
; altera_tse_top_1000_base_x.v                                       ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v         ;             ;
; altera_tse_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File        ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v      ;             ;
; altera_tse_top_pcs.v                                               ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v                 ;             ;
; altera_tse_top_autoneg.v                                           ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_autoneg.v             ;             ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                ;             ;
; altera_tse_top_rx.v                                                ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_rx.v                  ;             ;
; altera_tse_dec10b8b.v                                              ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec10b8b.v                ;             ;
; altera_tse_align_sync.v                                            ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_align_sync.v              ;             ;
; altera_tse_dec_func.v                                              ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v                ;             ;
; altera_tse_rx_encapsulation.v                                      ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_rx_encapsulation.v        ;             ;
; altera_tse_rx_sync.v                                               ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_rx_sync.v                 ;             ;
; altera_tse_top_tx.v                                                ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_tx.v                  ;             ;
; altera_tse_tx_encapsulation.v                                      ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v        ;             ;
; altera_std_synchronizer_bundle.v                                   ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v         ;             ;
; altera_tse_enc8b10b.v                                              ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v                ;             ;
; altera_tse_carrier_sense.v                                         ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_carrier_sense.v           ;             ;
; altera_tse_pcs_control.v                                           ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_control.v             ;             ;
; altera_tse_mdio_reg.v                                              ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_mdio_reg.v                ;             ;
; altera_tse_pcs_host_control.v                                      ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_host_control.v        ;             ;
; altera_tse_pma_lvds_rx.v                                           ; yes             ; Auto-Found Wizard-Generated File   ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v             ;             ;
; altlvds_rx.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altlvds_rx.tdf                           ;             ;
; stratix_lvds_receiver.inc                                          ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                ;             ;
; stratixgx_lvds_receiver.inc                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc              ;             ;
; stratixgx_pll.inc                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixgx_pll.inc                        ;             ;
; stratixii_lvds_receiver.inc                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc              ;             ;
; stratixii_clkctrl.inc                                              ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc                    ;             ;
; altddio_in.inc                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altddio_in.inc                           ;             ;
; db/lvds_rx_qpv3.tdf                                                ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf                                                ;             ;
; db/accum_0tf.tdf                                                   ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/accum_0tf.tdf                                                   ;             ;
; db/altclkctrl_30a.tdf                                              ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/altclkctrl_30a.tdf                                              ;             ;
; altera_tse_lvds_reset_sequencer.v                                  ; yes             ; Auto-Found Verilog HDL File        ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v    ;             ;
; altera_tse_pma_lvds_tx.v                                           ; yes             ; Auto-Found Wizard-Generated File   ; M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v             ;             ;
; altlvds_tx.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altlvds_tx.tdf                           ;             ;
; stratix_lvds_transmitter.inc                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc             ;             ;
; stratixii_lvds_transmitter.inc                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc           ;             ;
; stratixgx_lvds_transmitter.inc                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc           ;             ;
; altddio_out.inc                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altddio_out.inc                          ;             ;
; db/lvds_tx_re92.tdf                                                ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/lvds_tx_re92.tdf                                                ;             ;
; pzdyqx.vhd                                                         ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/pzdyqx.vhd                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                               ;             ;
; db/altsyncram_nc84.tdf                                             ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/altsyncram_nc84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; db/mux_rpc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/mux_rpc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                               ;             ;
; db/decode_asf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/decode_asf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;             ;
; db/cntr_6fi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cntr_6fi.tdf                                                    ;             ;
; db/cmpr_rdc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cmpr_rdc.tdf                                                    ;             ;
; db/cntr_i3j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cntr_i3j.tdf                                                    ;             ;
; db/cntr_edi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cntr_edi.tdf                                                    ;             ;
; db/cmpr_odc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cmpr_odc.tdf                                                    ;             ;
; db/cntr_vvi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cntr_vvi.tdf                                                    ;             ;
; db/cmpr_kdc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; M:/FPGADESIGN/Switch/db/cmpr_kdc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sldea6b9161/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name          ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+-----------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap            ; N/A     ; N/A          ; Licensed      ; |switch_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap            ; N/A     ; N/A          ; Licensed      ; |switch_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap            ; N/A     ; N/A          ; Licensed      ; |switch_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap            ; N/A     ; N/A          ; Licensed      ; |switch_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap            ; N/A     ; N/A          ; Licensed      ; |switch_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; FIFO                  ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo                                                                                                                                                                                                              ; clksync.vhd     ;
; Altera ; Triple Speed Ethernet ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|tse:\gx:0:GE                                                                                                                                                                                                                                      ; tse.vhd         ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst                                                                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS                                                                                                       ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC                          ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG                                                                                                   ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                         ;                 ;
; Altera ; Triple Speed Ethernet ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|tse:\gx:1:GE                                                                                                                                                                                                                                      ; tse.vhd         ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst                                                                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS                                                                                                       ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC                          ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG                                                                                                   ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                         ;                 ;
; Altera ; Triple Speed Ethernet ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|tse:\gx:2:GE                                                                                                                                                                                                                                      ; tse.vhd         ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst                                                                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS                                                                                                       ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC                          ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG                                                                                                   ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                         ;                 ;
; Altera ; Triple Speed Ethernet ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|tse:\gx:3:GE                                                                                                                                                                                                                                      ; tse.vhd         ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst                                                                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS                                                                                                       ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC                          ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE                                                                      ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX                                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD                                                    ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM                                              ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG                                                                                                   ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL                                                                ;                 ;
; Altera ; Triple Speed Ethernet ; N/A     ; Dec 2010     ; OpenCore Plus ; |switch_top|transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                         ;                 ;
; Altera ; ALTPLL                ; 10.1    ; N/A          ; N/A           ; |switch_top|transceivers:GEx4|clkgen:pll                                                                                                                                                                                                                                        ; clkgen.vhd      ;
+--------+-----------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+-------------------------------------------------------------------------------+
; Partition Status Summary                                                      ;
+--------------------------------+-------------+--------------------------------+
; Partition Name                 ; Synthesized ; Reason                         ;
+--------------------------------+-------------+--------------------------------+
; Top                            ; yes         ; netlist type = Source File     ;
; transceivers:GEx4              ; yes         ; netlist type = Source File     ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database ;
+--------------------------------+-------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------+
; |switch_top                ; 30 (30)           ; 39 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switch_top                    ; work         ;
;    |switchcore:sw_core|    ; 0 (0)             ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switch_top|switchcore:sw_core ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Partition Dependent Files                                                       ;
+----------------+-------------------+---------+----------------------------------+
; File           ; Location          ; Library ; Checksum                         ;
+----------------+-------------------+---------+----------------------------------+
; switch_top.vhd ; Project Directory ; work    ; 8bf160389f02f7abd59d2e2c066bed54 ;
; switchcore.vhd ; Project Directory ; work    ; c06ca58edc66d45f80477921a4621a82 ;
+----------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; blackbox              ; 1                           ;
;     transceivers:GEx4 ; 1                           ;
; boundary_port         ; 25                          ;
; stratixiv_ff          ; 39                          ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 1                           ;
; stratixiv_lcell_comb  ; 30                          ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     normal            ; 10                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 2.90                        ;
; Average LUT depth     ; 1.20                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                       ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                              ;
+---------------------------------------+------------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+-----------------------------+-------+------+-----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                  ;
+-----------------------------+-------+------+-----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                     ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                                                                                      ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe10                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe11                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe12                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe13                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe14                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe15                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe16                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe17                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe18                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe19                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe20                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe21                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe22                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe23                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe24                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe25                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe26                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe27                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe3                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe4                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe5                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe6                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe7                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe8                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe9                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; lock_out_reg54a                                                                                                                                               ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg                                                                                                                                                         ;
; AUTO_MERGE_PLLS                 ; ON    ; -    ; pll                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; txreg                                                                                                                                                                       ;
; AUTO_MERGE_PLLS   ; ON    ; -    ; pll                                                                                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+-----------------------------+-------+------+-----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                  ;
+-----------------------------+-------+------+-----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                     ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                                                                                      ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe10                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe11                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe12                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe13                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe14                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe15                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe16                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe17                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe18                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe19                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe20                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe21                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe22                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe23                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe24                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe25                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe26                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe27                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe3                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe4                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe5                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe6                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe7                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe8                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe9                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; lock_out_reg54a                                                                                                                                               ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg                                                                                                                                                         ;
; AUTO_MERGE_PLLS                 ; ON    ; -    ; pll                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; txreg                                                                                                                                                                       ;
; AUTO_MERGE_PLLS   ; ON    ; -    ; pll                                                                                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+-----------------------------+-------+------+-----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                  ;
+-----------------------------+-------+------+-----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                     ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                                                                                      ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe10                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe11                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe12                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe13                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe14                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe15                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe16                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe17                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe18                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe19                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe20                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe21                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe22                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe23                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe24                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe25                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe26                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe27                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe3                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe4                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe5                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe6                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe7                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe8                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe9                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; lock_out_reg54a                                                                                                                                               ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg                                                                                                                                                         ;
; AUTO_MERGE_PLLS                 ; ON    ; -    ; pll                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; txreg                                                                                                                                                                       ;
; AUTO_MERGE_PLLS   ; ON    ; -    ; pll                                                                                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+-----------------------------+-------+------+-----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                  ;
+-----------------------------+-------+------+-----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_chain[0]                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                                                                     ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                                                                                      ;
+----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe10                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe11                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe12                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe13                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe14                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe15                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe16                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe17                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe18                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe19                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe20                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe21                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe22                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe23                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe24                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe25                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe26                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe27                                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe3                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe4                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe5                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe6                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe7                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe8                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; dffe9                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; lock_out_reg54a                                                                                                                                               ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg                                                                                                                                                         ;
; AUTO_MERGE_PLLS                 ; ON    ; -    ; pll                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; txreg                                                                                                                                                                       ;
; AUTO_MERGE_PLLS   ; ON    ; -    ; pll                                                                                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clkgen:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------------------+
; Parameter Name                ; Value                    ; Type                                   ;
+-------------------------------+--------------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkgen ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 10000                    ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                ;
; LOCK_HIGH                     ; 1                        ; Untyped                                ;
; LOCK_LOW                      ; 1                        ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                ;
; SKIP_VCO                      ; OFF                      ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                ;
; BANDWIDTH                     ; 0                        ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer                         ;
; CLK0_MULTIPLY_BY              ; 5                        ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 5                        ; Signed Integer                         ;
; CLK0_DIVIDE_BY                ; 4                        ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer                         ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                ;
; VCO_MIN                       ; 0                        ; Untyped                                ;
; VCO_MAX                       ; 0                        ; Untyped                                ;
; VCO_CENTER                    ; 0                        ; Untyped                                ;
; PFD_MIN                       ; 0                        ; Untyped                                ;
; PFD_MAX                       ; 0                        ; Untyped                                ;
; M_INITIAL                     ; 0                        ; Untyped                                ;
; M                             ; 0                        ; Untyped                                ;
; N                             ; 1                        ; Untyped                                ;
; M2                            ; 1                        ; Untyped                                ;
; N2                            ; 1                        ; Untyped                                ;
; SS                            ; 1                        ; Untyped                                ;
; C0_HIGH                       ; 0                        ; Untyped                                ;
; C1_HIGH                       ; 0                        ; Untyped                                ;
; C2_HIGH                       ; 0                        ; Untyped                                ;
; C3_HIGH                       ; 0                        ; Untyped                                ;
; C4_HIGH                       ; 0                        ; Untyped                                ;
; C5_HIGH                       ; 0                        ; Untyped                                ;
; C6_HIGH                       ; 0                        ; Untyped                                ;
; C7_HIGH                       ; 0                        ; Untyped                                ;
; C8_HIGH                       ; 0                        ; Untyped                                ;
; C9_HIGH                       ; 0                        ; Untyped                                ;
; C0_LOW                        ; 0                        ; Untyped                                ;
; C1_LOW                        ; 0                        ; Untyped                                ;
; C2_LOW                        ; 0                        ; Untyped                                ;
; C3_LOW                        ; 0                        ; Untyped                                ;
; C4_LOW                        ; 0                        ; Untyped                                ;
; C5_LOW                        ; 0                        ; Untyped                                ;
; C6_LOW                        ; 0                        ; Untyped                                ;
; C7_LOW                        ; 0                        ; Untyped                                ;
; C8_LOW                        ; 0                        ; Untyped                                ;
; C9_LOW                        ; 0                        ; Untyped                                ;
; C0_INITIAL                    ; 0                        ; Untyped                                ;
; C1_INITIAL                    ; 0                        ; Untyped                                ;
; C2_INITIAL                    ; 0                        ; Untyped                                ;
; C3_INITIAL                    ; 0                        ; Untyped                                ;
; C4_INITIAL                    ; 0                        ; Untyped                                ;
; C5_INITIAL                    ; 0                        ; Untyped                                ;
; C6_INITIAL                    ; 0                        ; Untyped                                ;
; C7_INITIAL                    ; 0                        ; Untyped                                ;
; C8_INITIAL                    ; 0                        ; Untyped                                ;
; C9_INITIAL                    ; 0                        ; Untyped                                ;
; C0_MODE                       ; BYPASS                   ; Untyped                                ;
; C1_MODE                       ; BYPASS                   ; Untyped                                ;
; C2_MODE                       ; BYPASS                   ; Untyped                                ;
; C3_MODE                       ; BYPASS                   ; Untyped                                ;
; C4_MODE                       ; BYPASS                   ; Untyped                                ;
; C5_MODE                       ; BYPASS                   ; Untyped                                ;
; C6_MODE                       ; BYPASS                   ; Untyped                                ;
; C7_MODE                       ; BYPASS                   ; Untyped                                ;
; C8_MODE                       ; BYPASS                   ; Untyped                                ;
; C9_MODE                       ; BYPASS                   ; Untyped                                ;
; C0_PH                         ; 0                        ; Untyped                                ;
; C1_PH                         ; 0                        ; Untyped                                ;
; C2_PH                         ; 0                        ; Untyped                                ;
; C3_PH                         ; 0                        ; Untyped                                ;
; C4_PH                         ; 0                        ; Untyped                                ;
; C5_PH                         ; 0                        ; Untyped                                ;
; C6_PH                         ; 0                        ; Untyped                                ;
; C7_PH                         ; 0                        ; Untyped                                ;
; C8_PH                         ; 0                        ; Untyped                                ;
; C9_PH                         ; 0                        ; Untyped                                ;
; L0_HIGH                       ; 1                        ; Untyped                                ;
; L1_HIGH                       ; 1                        ; Untyped                                ;
; G0_HIGH                       ; 1                        ; Untyped                                ;
; G1_HIGH                       ; 1                        ; Untyped                                ;
; G2_HIGH                       ; 1                        ; Untyped                                ;
; G3_HIGH                       ; 1                        ; Untyped                                ;
; E0_HIGH                       ; 1                        ; Untyped                                ;
; E1_HIGH                       ; 1                        ; Untyped                                ;
; E2_HIGH                       ; 1                        ; Untyped                                ;
; E3_HIGH                       ; 1                        ; Untyped                                ;
; L0_LOW                        ; 1                        ; Untyped                                ;
; L1_LOW                        ; 1                        ; Untyped                                ;
; G0_LOW                        ; 1                        ; Untyped                                ;
; G1_LOW                        ; 1                        ; Untyped                                ;
; G2_LOW                        ; 1                        ; Untyped                                ;
; G3_LOW                        ; 1                        ; Untyped                                ;
; E0_LOW                        ; 1                        ; Untyped                                ;
; E1_LOW                        ; 1                        ; Untyped                                ;
; E2_LOW                        ; 1                        ; Untyped                                ;
; E3_LOW                        ; 1                        ; Untyped                                ;
; L0_INITIAL                    ; 1                        ; Untyped                                ;
; L1_INITIAL                    ; 1                        ; Untyped                                ;
; G0_INITIAL                    ; 1                        ; Untyped                                ;
; G1_INITIAL                    ; 1                        ; Untyped                                ;
; G2_INITIAL                    ; 1                        ; Untyped                                ;
; G3_INITIAL                    ; 1                        ; Untyped                                ;
; E0_INITIAL                    ; 1                        ; Untyped                                ;
; E1_INITIAL                    ; 1                        ; Untyped                                ;
; E2_INITIAL                    ; 1                        ; Untyped                                ;
; E3_INITIAL                    ; 1                        ; Untyped                                ;
; L0_MODE                       ; BYPASS                   ; Untyped                                ;
; L1_MODE                       ; BYPASS                   ; Untyped                                ;
; G0_MODE                       ; BYPASS                   ; Untyped                                ;
; G1_MODE                       ; BYPASS                   ; Untyped                                ;
; G2_MODE                       ; BYPASS                   ; Untyped                                ;
; G3_MODE                       ; BYPASS                   ; Untyped                                ;
; E0_MODE                       ; BYPASS                   ; Untyped                                ;
; E1_MODE                       ; BYPASS                   ; Untyped                                ;
; E2_MODE                       ; BYPASS                   ; Untyped                                ;
; E3_MODE                       ; BYPASS                   ; Untyped                                ;
; L0_PH                         ; 0                        ; Untyped                                ;
; L1_PH                         ; 0                        ; Untyped                                ;
; G0_PH                         ; 0                        ; Untyped                                ;
; G1_PH                         ; 0                        ; Untyped                                ;
; G2_PH                         ; 0                        ; Untyped                                ;
; G3_PH                         ; 0                        ; Untyped                                ;
; E0_PH                         ; 0                        ; Untyped                                ;
; E1_PH                         ; 0                        ; Untyped                                ;
; E2_PH                         ; 0                        ; Untyped                                ;
; E3_PH                         ; 0                        ; Untyped                                ;
; M_PH                          ; 0                        ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV               ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                ;
; PORT_FBOUT                    ; PORT_UNUSED              ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                ;
; CBXI_PARAMETER                ; clkgen_altpll            ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                ;
; WIDTH_CLOCK                   ; 10                       ; Signed Integer                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                ;
; DEVICE_FAMILY                 ; Stratix IV               ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                         ;
+-------------------------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; clk_div_fact   ; 1000  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; clk_div_fact   ; 1000  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; clk_div_fact   ; 1000  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; clk_div_fact   ; 1000  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_8c02 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                          ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; PHY_IDENTIFIER      ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEV_VERSION         ; 0000101000000001                 ; Unsigned Binary                                               ;
; ENABLE_SGMII        ; 0                                ; Signed Integer                                                ;
; EXPORT_PWRDN        ; 0                                ; Signed Integer                                                ;
; DEVICE_FAMILY       ; STRATIXIV                        ; String                                                        ;
; TRANSCEIVER_OPTION  ; 1                                ; Signed Integer                                                ;
; ENABLE_ALT_RECONFIG ; 0                                ; Signed Integer                                                ;
; SYNCHRONIZER_DEPTH  ; 4                                ; Signed Integer                                                ;
+---------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value        ; Type                                                                                                                                               ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                 ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                  ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS               ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; NUMBER_OF_CHANNELS                   ; 1            ; Signed Integer                                                                                                                                     ;
; DESERIALIZATION_FACTOR               ; 10           ; Signed Integer                                                                                                                                     ;
; REGISTERED_OUTPUT                    ; ON           ; Untyped                                                                                                                                            ;
; INCLOCK_PERIOD                       ; 8000         ; Signed Integer                                                                                                                                     ;
; INCLOCK_BOOST                        ; 0            ; Signed Integer                                                                                                                                     ;
; CDS_MODE                             ; UNUSED       ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY               ; Stratix III  ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                        ; STRATIXIV    ; Untyped                                                                                                                                            ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED  ; Untyped                                                                                                                                            ;
; INPUT_DATA_RATE                      ; 1250         ; Signed Integer                                                                                                                                     ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED ; Untyped                                                                                                                                            ;
; INCLOCK_PHASE_SHIFT                  ; 0            ; Signed Integer                                                                                                                                     ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON           ; Untyped                                                                                                                                            ;
; COMMON_RX_TX_PLL                     ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_MODE                      ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_FIFO                      ; ON           ; Untyped                                                                                                                                            ;
; USE_DPLL_RAWPERROR                   ; OFF          ; Untyped                                                                                                                                            ;
; USE_CORECLOCK_INPUT                  ; OFF          ; Untyped                                                                                                                                            ;
; DPLL_LOCK_COUNT                      ; 0            ; Signed Integer                                                                                                                                     ;
; DPLL_LOCK_WINDOW                     ; 0            ; Signed Integer                                                                                                                                     ;
; OUTCLOCK_RESOURCE                    ; AUTO         ; Untyped                                                                                                                                            ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE  ; Untyped                                                                                                                                            ;
; DATA_ALIGN_ROLLOVER                  ; 10           ; Signed Integer                                                                                                                                     ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF          ; Untyped                                                                                                                                            ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON           ; Untyped                                                                                                                                            ;
; USE_EXTERNAL_PLL                     ; OFF          ; Untyped                                                                                                                                            ;
; IMPLEMENT_IN_LES                     ; OFF          ; Untyped                                                                                                                                            ;
; BUFFER_IMPLEMENTATION                ; RAM          ; Untyped                                                                                                                                            ;
; DPA_INITIAL_PHASE_VALUE              ; 0            ; Signed Integer                                                                                                                                     ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_SOFT_CDR_MODE                 ; ON           ; Untyped                                                                                                                                            ;
; PLL_OPERATION_MODE                   ; NORMAL       ; Untyped                                                                                                                                            ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF          ; Untyped                                                                                                                                            ;
; SIM_DPA_NET_PPM_VARIATION            ; 0            ; Signed Integer                                                                                                                                     ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0            ; Signed Integer                                                                                                                                     ;
; USE_NO_PHASE_SHIFT                   ; ON           ; Untyped                                                                                                                                            ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_USED    ; Untyped                                                                                                                                            ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF          ; Untyped                                                                                                                                            ;
; X_ON_BITSLIP                         ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF          ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                       ; lvds_rx_qpv3 ; Untyped                                                                                                                                            ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stm_idle           ; 000   ; Unsigned Binary                                                                                                                                               ;
; stm_pll_areset     ; 001   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_reset       ; 010   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_cda_reset   ; 011   ; Unsigned Binary                                                                                                                                               ;
; stm_word_alignment ; 100   ; Unsigned Binary                                                                                                                                               ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                        ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; NUMBER_OF_CHANNELS          ; 1            ; Signed Integer                                                                                                                                              ;
; DESERIALIZATION_FACTOR      ; 10           ; Signed Integer                                                                                                                                              ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                                                                                                                                     ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                                                                                                                                     ;
; INCLOCK_PERIOD              ; 8000         ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_DIVIDE_BY          ; 10           ; Signed Integer                                                                                                                                              ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                                                                                                                              ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY      ; Stratix III  ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY               ; STRATIXIV    ; Untyped                                                                                                                                                     ;
; OUTPUT_DATA_RATE            ; 1250         ; Signed Integer                                                                                                                                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                                                                                                                              ;
; COMMON_RX_TX_PLL            ; ON           ; Untyped                                                                                                                                                     ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                                                                                                                                     ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                                                                                                                                     ;
; PREEMPHASIS_SETTING         ; 0            ; Signed Integer                                                                                                                                              ;
; VOD_SETTING                 ; 0            ; Signed Integer                                                                                                                                              ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                                                                                                                              ;
; CORECLOCK_DIVIDE_BY         ; 1            ; Signed Integer                                                                                                                                              ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                                                                                                                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                                                                                                                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES            ; OFF          ; Untyped                                                                                                                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF          ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER              ; lvds_tx_re92 ; Untyped                                                                                                                                                     ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                          ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; PHY_IDENTIFIER      ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEV_VERSION         ; 0000101000000001                 ; Unsigned Binary                                               ;
; ENABLE_SGMII        ; 0                                ; Signed Integer                                                ;
; EXPORT_PWRDN        ; 0                                ; Signed Integer                                                ;
; DEVICE_FAMILY       ; STRATIXIV                        ; String                                                        ;
; TRANSCEIVER_OPTION  ; 1                                ; Signed Integer                                                ;
; ENABLE_ALT_RECONFIG ; 0                                ; Signed Integer                                                ;
; SYNCHRONIZER_DEPTH  ; 4                                ; Signed Integer                                                ;
+---------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value        ; Type                                                                                                                                               ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                 ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                  ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS               ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; NUMBER_OF_CHANNELS                   ; 1            ; Signed Integer                                                                                                                                     ;
; DESERIALIZATION_FACTOR               ; 10           ; Signed Integer                                                                                                                                     ;
; REGISTERED_OUTPUT                    ; ON           ; Untyped                                                                                                                                            ;
; INCLOCK_PERIOD                       ; 8000         ; Signed Integer                                                                                                                                     ;
; INCLOCK_BOOST                        ; 0            ; Signed Integer                                                                                                                                     ;
; CDS_MODE                             ; UNUSED       ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY               ; Stratix III  ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                        ; STRATIXIV    ; Untyped                                                                                                                                            ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED  ; Untyped                                                                                                                                            ;
; INPUT_DATA_RATE                      ; 1250         ; Signed Integer                                                                                                                                     ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED ; Untyped                                                                                                                                            ;
; INCLOCK_PHASE_SHIFT                  ; 0            ; Signed Integer                                                                                                                                     ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON           ; Untyped                                                                                                                                            ;
; COMMON_RX_TX_PLL                     ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_MODE                      ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_FIFO                      ; ON           ; Untyped                                                                                                                                            ;
; USE_DPLL_RAWPERROR                   ; OFF          ; Untyped                                                                                                                                            ;
; USE_CORECLOCK_INPUT                  ; OFF          ; Untyped                                                                                                                                            ;
; DPLL_LOCK_COUNT                      ; 0            ; Signed Integer                                                                                                                                     ;
; DPLL_LOCK_WINDOW                     ; 0            ; Signed Integer                                                                                                                                     ;
; OUTCLOCK_RESOURCE                    ; AUTO         ; Untyped                                                                                                                                            ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE  ; Untyped                                                                                                                                            ;
; DATA_ALIGN_ROLLOVER                  ; 10           ; Signed Integer                                                                                                                                     ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF          ; Untyped                                                                                                                                            ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON           ; Untyped                                                                                                                                            ;
; USE_EXTERNAL_PLL                     ; OFF          ; Untyped                                                                                                                                            ;
; IMPLEMENT_IN_LES                     ; OFF          ; Untyped                                                                                                                                            ;
; BUFFER_IMPLEMENTATION                ; RAM          ; Untyped                                                                                                                                            ;
; DPA_INITIAL_PHASE_VALUE              ; 0            ; Signed Integer                                                                                                                                     ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_SOFT_CDR_MODE                 ; ON           ; Untyped                                                                                                                                            ;
; PLL_OPERATION_MODE                   ; NORMAL       ; Untyped                                                                                                                                            ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF          ; Untyped                                                                                                                                            ;
; SIM_DPA_NET_PPM_VARIATION            ; 0            ; Signed Integer                                                                                                                                     ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0            ; Signed Integer                                                                                                                                     ;
; USE_NO_PHASE_SHIFT                   ; ON           ; Untyped                                                                                                                                            ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_USED    ; Untyped                                                                                                                                            ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF          ; Untyped                                                                                                                                            ;
; X_ON_BITSLIP                         ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF          ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                       ; lvds_rx_qpv3 ; Untyped                                                                                                                                            ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stm_idle           ; 000   ; Unsigned Binary                                                                                                                                               ;
; stm_pll_areset     ; 001   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_reset       ; 010   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_cda_reset   ; 011   ; Unsigned Binary                                                                                                                                               ;
; stm_word_alignment ; 100   ; Unsigned Binary                                                                                                                                               ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                        ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; NUMBER_OF_CHANNELS          ; 1            ; Signed Integer                                                                                                                                              ;
; DESERIALIZATION_FACTOR      ; 10           ; Signed Integer                                                                                                                                              ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                                                                                                                                     ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                                                                                                                                     ;
; INCLOCK_PERIOD              ; 8000         ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_DIVIDE_BY          ; 10           ; Signed Integer                                                                                                                                              ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                                                                                                                              ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY      ; Stratix III  ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY               ; STRATIXIV    ; Untyped                                                                                                                                                     ;
; OUTPUT_DATA_RATE            ; 1250         ; Signed Integer                                                                                                                                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                                                                                                                              ;
; COMMON_RX_TX_PLL            ; ON           ; Untyped                                                                                                                                                     ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                                                                                                                                     ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                                                                                                                                     ;
; PREEMPHASIS_SETTING         ; 0            ; Signed Integer                                                                                                                                              ;
; VOD_SETTING                 ; 0            ; Signed Integer                                                                                                                                              ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                                                                                                                              ;
; CORECLOCK_DIVIDE_BY         ; 1            ; Signed Integer                                                                                                                                              ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                                                                                                                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                                                                                                                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES            ; OFF          ; Untyped                                                                                                                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF          ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER              ; lvds_tx_re92 ; Untyped                                                                                                                                                     ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                          ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; PHY_IDENTIFIER      ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEV_VERSION         ; 0000101000000001                 ; Unsigned Binary                                               ;
; ENABLE_SGMII        ; 0                                ; Signed Integer                                                ;
; EXPORT_PWRDN        ; 0                                ; Signed Integer                                                ;
; DEVICE_FAMILY       ; STRATIXIV                        ; String                                                        ;
; TRANSCEIVER_OPTION  ; 1                                ; Signed Integer                                                ;
; ENABLE_ALT_RECONFIG ; 0                                ; Signed Integer                                                ;
; SYNCHRONIZER_DEPTH  ; 4                                ; Signed Integer                                                ;
+---------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value        ; Type                                                                                                                                               ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                 ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                  ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS               ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; NUMBER_OF_CHANNELS                   ; 1            ; Signed Integer                                                                                                                                     ;
; DESERIALIZATION_FACTOR               ; 10           ; Signed Integer                                                                                                                                     ;
; REGISTERED_OUTPUT                    ; ON           ; Untyped                                                                                                                                            ;
; INCLOCK_PERIOD                       ; 8000         ; Signed Integer                                                                                                                                     ;
; INCLOCK_BOOST                        ; 0            ; Signed Integer                                                                                                                                     ;
; CDS_MODE                             ; UNUSED       ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY               ; Stratix III  ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                        ; STRATIXIV    ; Untyped                                                                                                                                            ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED  ; Untyped                                                                                                                                            ;
; INPUT_DATA_RATE                      ; 1250         ; Signed Integer                                                                                                                                     ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED ; Untyped                                                                                                                                            ;
; INCLOCK_PHASE_SHIFT                  ; 0            ; Signed Integer                                                                                                                                     ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON           ; Untyped                                                                                                                                            ;
; COMMON_RX_TX_PLL                     ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_MODE                      ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_FIFO                      ; ON           ; Untyped                                                                                                                                            ;
; USE_DPLL_RAWPERROR                   ; OFF          ; Untyped                                                                                                                                            ;
; USE_CORECLOCK_INPUT                  ; OFF          ; Untyped                                                                                                                                            ;
; DPLL_LOCK_COUNT                      ; 0            ; Signed Integer                                                                                                                                     ;
; DPLL_LOCK_WINDOW                     ; 0            ; Signed Integer                                                                                                                                     ;
; OUTCLOCK_RESOURCE                    ; AUTO         ; Untyped                                                                                                                                            ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE  ; Untyped                                                                                                                                            ;
; DATA_ALIGN_ROLLOVER                  ; 10           ; Signed Integer                                                                                                                                     ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF          ; Untyped                                                                                                                                            ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON           ; Untyped                                                                                                                                            ;
; USE_EXTERNAL_PLL                     ; OFF          ; Untyped                                                                                                                                            ;
; IMPLEMENT_IN_LES                     ; OFF          ; Untyped                                                                                                                                            ;
; BUFFER_IMPLEMENTATION                ; RAM          ; Untyped                                                                                                                                            ;
; DPA_INITIAL_PHASE_VALUE              ; 0            ; Signed Integer                                                                                                                                     ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_SOFT_CDR_MODE                 ; ON           ; Untyped                                                                                                                                            ;
; PLL_OPERATION_MODE                   ; NORMAL       ; Untyped                                                                                                                                            ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF          ; Untyped                                                                                                                                            ;
; SIM_DPA_NET_PPM_VARIATION            ; 0            ; Signed Integer                                                                                                                                     ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0            ; Signed Integer                                                                                                                                     ;
; USE_NO_PHASE_SHIFT                   ; ON           ; Untyped                                                                                                                                            ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_USED    ; Untyped                                                                                                                                            ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF          ; Untyped                                                                                                                                            ;
; X_ON_BITSLIP                         ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF          ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                       ; lvds_rx_qpv3 ; Untyped                                                                                                                                            ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stm_idle           ; 000   ; Unsigned Binary                                                                                                                                               ;
; stm_pll_areset     ; 001   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_reset       ; 010   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_cda_reset   ; 011   ; Unsigned Binary                                                                                                                                               ;
; stm_word_alignment ; 100   ; Unsigned Binary                                                                                                                                               ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                        ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; NUMBER_OF_CHANNELS          ; 1            ; Signed Integer                                                                                                                                              ;
; DESERIALIZATION_FACTOR      ; 10           ; Signed Integer                                                                                                                                              ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                                                                                                                                     ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                                                                                                                                     ;
; INCLOCK_PERIOD              ; 8000         ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_DIVIDE_BY          ; 10           ; Signed Integer                                                                                                                                              ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                                                                                                                              ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY      ; Stratix III  ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY               ; STRATIXIV    ; Untyped                                                                                                                                                     ;
; OUTPUT_DATA_RATE            ; 1250         ; Signed Integer                                                                                                                                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                                                                                                                              ;
; COMMON_RX_TX_PLL            ; ON           ; Untyped                                                                                                                                                     ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                                                                                                                                     ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                                                                                                                                     ;
; PREEMPHASIS_SETTING         ; 0            ; Signed Integer                                                                                                                                              ;
; VOD_SETTING                 ; 0            ; Signed Integer                                                                                                                                              ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                                                                                                                              ;
; CORECLOCK_DIVIDE_BY         ; 1            ; Signed Integer                                                                                                                                              ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                                                                                                                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                                                                                                                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES            ; OFF          ; Untyped                                                                                                                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF          ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER              ; lvds_tx_re92 ; Untyped                                                                                                                                                     ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                          ;
+---------------------+----------------------------------+---------------------------------------------------------------+
; PHY_IDENTIFIER      ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEV_VERSION         ; 0000101000000001                 ; Unsigned Binary                                               ;
; ENABLE_SGMII        ; 0                                ; Signed Integer                                                ;
; EXPORT_PWRDN        ; 0                                ; Signed Integer                                                ;
; DEVICE_FAMILY       ; STRATIXIV                        ; String                                                        ;
; TRANSCEIVER_OPTION  ; 1                                ; Signed Integer                                                ;
; ENABLE_ALT_RECONFIG ; 0                                ; Signed Integer                                                ;
; SYNCHRONIZER_DEPTH  ; 4                                ; Signed Integer                                                ;
+---------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value        ; Type                                                                                                                                               ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                 ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                  ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS               ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; NUMBER_OF_CHANNELS                   ; 1            ; Signed Integer                                                                                                                                     ;
; DESERIALIZATION_FACTOR               ; 10           ; Signed Integer                                                                                                                                     ;
; REGISTERED_OUTPUT                    ; ON           ; Untyped                                                                                                                                            ;
; INCLOCK_PERIOD                       ; 8000         ; Signed Integer                                                                                                                                     ;
; INCLOCK_BOOST                        ; 0            ; Signed Integer                                                                                                                                     ;
; CDS_MODE                             ; UNUSED       ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY               ; Stratix III  ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                        ; STRATIXIV    ; Untyped                                                                                                                                            ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED  ; Untyped                                                                                                                                            ;
; INPUT_DATA_RATE                      ; 1250         ; Signed Integer                                                                                                                                     ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED ; Untyped                                                                                                                                            ;
; INCLOCK_PHASE_SHIFT                  ; 0            ; Signed Integer                                                                                                                                     ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON           ; Untyped                                                                                                                                            ;
; COMMON_RX_TX_PLL                     ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_MODE                      ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_FIFO                      ; ON           ; Untyped                                                                                                                                            ;
; USE_DPLL_RAWPERROR                   ; OFF          ; Untyped                                                                                                                                            ;
; USE_CORECLOCK_INPUT                  ; OFF          ; Untyped                                                                                                                                            ;
; DPLL_LOCK_COUNT                      ; 0            ; Signed Integer                                                                                                                                     ;
; DPLL_LOCK_WINDOW                     ; 0            ; Signed Integer                                                                                                                                     ;
; OUTCLOCK_RESOURCE                    ; AUTO         ; Untyped                                                                                                                                            ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE  ; Untyped                                                                                                                                            ;
; DATA_ALIGN_ROLLOVER                  ; 10           ; Signed Integer                                                                                                                                     ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF          ; Untyped                                                                                                                                            ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON           ; Untyped                                                                                                                                            ;
; USE_EXTERNAL_PLL                     ; OFF          ; Untyped                                                                                                                                            ;
; IMPLEMENT_IN_LES                     ; OFF          ; Untyped                                                                                                                                            ;
; BUFFER_IMPLEMENTATION                ; RAM          ; Untyped                                                                                                                                            ;
; DPA_INITIAL_PHASE_VALUE              ; 0            ; Signed Integer                                                                                                                                     ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF          ; Untyped                                                                                                                                            ;
; ENABLE_SOFT_CDR_MODE                 ; ON           ; Untyped                                                                                                                                            ;
; PLL_OPERATION_MODE                   ; NORMAL       ; Untyped                                                                                                                                            ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF          ; Untyped                                                                                                                                            ;
; SIM_DPA_NET_PPM_VARIATION            ; 0            ; Signed Integer                                                                                                                                     ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0            ; Signed Integer                                                                                                                                     ;
; USE_NO_PHASE_SHIFT                   ; ON           ; Untyped                                                                                                                                            ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_USED    ; Untyped                                                                                                                                            ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF          ; Untyped                                                                                                                                            ;
; X_ON_BITSLIP                         ; ON           ; Untyped                                                                                                                                            ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF          ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                       ; lvds_rx_qpv3 ; Untyped                                                                                                                                            ;
+--------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stm_idle           ; 000   ; Unsigned Binary                                                                                                                                               ;
; stm_pll_areset     ; 001   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_reset       ; 010   ; Unsigned Binary                                                                                                                                               ;
; stm_rx_cda_reset   ; 011   ; Unsigned Binary                                                                                                                                               ;
; stm_word_alignment ; 100   ; Unsigned Binary                                                                                                                                               ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                        ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; NUMBER_OF_CHANNELS          ; 1            ; Signed Integer                                                                                                                                              ;
; DESERIALIZATION_FACTOR      ; 10           ; Signed Integer                                                                                                                                              ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                                                                                                                                     ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                                                                                                                                     ;
; INCLOCK_PERIOD              ; 8000         ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_DIVIDE_BY          ; 10           ; Signed Integer                                                                                                                                              ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                                                                                                                              ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY      ; Stratix III  ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY               ; STRATIXIV    ; Untyped                                                                                                                                                     ;
; OUTPUT_DATA_RATE            ; 1250         ; Signed Integer                                                                                                                                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                                                                                                                                     ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                                                                                                                              ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                                                                                                                              ;
; COMMON_RX_TX_PLL            ; ON           ; Untyped                                                                                                                                                     ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                                                                                                                                     ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                                                                                                                                     ;
; PREEMPHASIS_SETTING         ; 0            ; Signed Integer                                                                                                                                              ;
; VOD_SETTING                 ; 0            ; Signed Integer                                                                                                                                              ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                                                                                                                              ;
; CORECLOCK_DIVIDE_BY         ; 1            ; Signed Integer                                                                                                                                              ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                                                                                                                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                                                                                                                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES            ; OFF          ; Untyped                                                                                                                                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF          ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER              ; lvds_tx_re92 ; Untyped                                                                                                                                                     ;
+-----------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                            ;
+-----------------------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                            ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc                            ; Quartus Prime Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc                          ; Quartus Prime Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc                       ; Quartus Prime Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/aglobal151.inc                          ; Quartus Prime Install ; work    ; 01038e7bda7d408e0f4d447d5b738134 ;
; libraries/megafunctions/alt_sync_fifo.inc                       ; Quartus Prime Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altddio_in.inc                          ; Quartus Prime Install ; work    ; 0a7f8bf044cef74b82f5afc422898245 ;
; libraries/megafunctions/altddio_out.inc                         ; Quartus Prime Install ; work    ; 2c3e80470181019d6d886018f88e696b ;
; libraries/megafunctions/altdpram.inc                            ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altera_std_synchronizer.v               ; Quartus Prime Install ; work    ; d77aac9f8f4ad0b3b3f1ef8b7ca34f8a ;
; libraries/megafunctions/altera_std_synchronizer_bundle.v        ; Quartus Prime Install ; work    ; d879777e1364bd7f89bc85072dfb581f ;
; libraries/megafunctions/altlvds_rx.tdf                          ; Quartus Prime Install ; work    ; 99218e3365298eb286af3d5abc7b8697 ;
; libraries/megafunctions/altlvds_tx.tdf                          ; Quartus Prime Install ; work    ; c9c820739b170d5b76049bbe40868592 ;
; libraries/megafunctions/altpll.tdf                              ; Quartus Prime Install ; work    ; ff94196aaef744ba253766b22743857d ;
; libraries/megafunctions/altsyncram_fifo.inc                     ; Quartus Prime Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc                       ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf                              ; Quartus Prime Install ; work    ; 050be8e79d99c6e6dbbed98d2fac5522 ;
; libraries/megafunctions/dffpipe.inc                             ; Quartus Prime Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc                         ; Quartus Prime Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc                         ; Quartus Prime Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc                         ; Quartus Prime Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/stratix_lvds_receiver.inc               ; Quartus Prime Install ; work    ; 8bb80c285f46f239e3514e161322f3e9 ;
; libraries/megafunctions/stratix_lvds_transmitter.inc            ; Quartus Prime Install ; work    ; ba1a451ab2d8ce9ab8e93f2c8b9190b4 ;
; libraries/megafunctions/stratix_pll.inc                         ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixgx_lvds_receiver.inc             ; Quartus Prime Install ; work    ; 4345ba26215807b8125dffc04ba2111a ;
; libraries/megafunctions/stratixgx_lvds_transmitter.inc          ; Quartus Prime Install ; work    ; dd58942ab372aa8342eb3d9f81694b10 ;
; libraries/megafunctions/stratixgx_pll.inc                       ; Quartus Prime Install ; work    ; 9e42adccc798f74ee4ef23211cb4dd1c ;
; libraries/megafunctions/stratixii_clkctrl.inc                   ; Quartus Prime Install ; work    ; 635e42eb855c0070d7c749a73d4d3b48 ;
; libraries/megafunctions/stratixii_lvds_receiver.inc             ; Quartus Prime Install ; work    ; 16705d37d90426370b21fd49cf826155 ;
; libraries/megafunctions/stratixii_lvds_transmitter.inc          ; Quartus Prime Install ; work    ; 306a99e06fc66fc436d46a3debff45e9 ;
; libraries/megafunctions/stratixii_pll.inc                       ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; clk_decoup.vhd                                                  ; Project Directory     ; work    ; 6cc1422999992e4124721a164b3fc70b ;
; clkgen.vhd                                                      ; Project Directory     ; work    ; 318403faa4ee6b531b4f6698529fd655 ;
; clksync.vhd                                                     ; Project Directory     ; work    ; f3d9737ebca588dbe3e6f9a80b7787b3 ;
; db/a_gray2bin_odb.tdf                                           ; Project Directory     ; work    ; 0125ee333074063c0da69bef4ef05a96 ;
; db/a_graycounter_jgc.tdf                                        ; Project Directory     ; work    ; 62cdab46f554cef58b1709ee2a8de99a ;
; db/a_graycounter_n27.tdf                                        ; Project Directory     ; work    ; e685aa5cbca89a94c7bf854fe34ed5e5 ;
; db/accum_0tf.tdf                                                ; Project Directory     ; work    ; 1a03de143b34eb317297e0905d59268d ;
; db/alt_synch_pipe_tnl.tdf                                       ; Project Directory     ; work    ; 0428f2b8b67d9ca13530d096db88ac9d ;
; db/alt_synch_pipe_unl.tdf                                       ; Project Directory     ; work    ; 61a715642c69cd16aabc745f22212703 ;
; db/altclkctrl_30a.tdf                                           ; Project Directory     ; work    ; 2c29757ecb820d865e7bbb10776aae6b ;
; db/altsyncram_f7d1.tdf                                          ; Project Directory     ; work    ; d6157717fe6b3cc1504bc00cf13a71a9 ;
; db/clkgen_altpll.v                                              ; Project Directory     ; work    ; 9096293e85e337cf3654d2d4740fac33 ;
; db/cmpr_636.tdf                                                 ; Project Directory     ; work    ; 5367b880a76fb09189f9539046ed7605 ;
; db/cmpr_936.tdf                                                 ; Project Directory     ; work    ; 95f8f61c9241cbca7474a3ba0b9cffa3 ;
; db/dcfifo_8c02.tdf                                              ; Project Directory     ; work    ; dac3e1e9df6746b6e160bd7f99ee6fe9 ;
; db/dffpipe_3dc.tdf                                              ; Project Directory     ; work    ; 054d96a807e5686ee67364b8f9408bae ;
; db/dffpipe_8d9.tdf                                              ; Project Directory     ; work    ; 9e82f5c17d55b48758c2f2b23ac2972a ;
; db/dffpipe_dd9.tdf                                              ; Project Directory     ; work    ; 6ca3379fd9106dbcf5d81c1da11e4eb1 ;
; db/dffpipe_ed9.tdf                                              ; Project Directory     ; work    ; f59a9852097b012a3ece2789f1fe5a35 ;
; db/dffpipe_fd9.tdf                                              ; Project Directory     ; work    ; ce9690bb517b969d567207c9dea4ca59 ;
; db/lvds_rx_qpv3.tdf                                             ; Project Directory     ; work    ; 6bfcf2855644a345d647472da4993a8d ;
; db/lvds_tx_re92.tdf                                             ; Project Directory     ; work    ; 3b420b6c51f534ae6b23fa84970024c2 ;
; db/mux_gv7.tdf                                                  ; Project Directory     ; work    ; d46fd68a05ec9f61ef9109a1b99e2c2a ;
; mdio.vhd                                                        ; Project Directory     ; work    ; 9a2e68fab4bf98ef95297e965c5005df ;
; phy_setup.vhd                                                   ; Project Directory     ; work    ; d0414420f71b285e7dc629e254dfca55 ;
; transceivers.vhd                                                ; Project Directory     ; work    ; ed74fd3864bc57b78e97b727f6c9de0f ;
; triple_speed_ethernet-library/altera_tse_align_sync.v           ; Project Directory     ; work    ; e695f3b39946cb40a789ce1fd66fe855 ;
; triple_speed_ethernet-library/altera_tse_carrier_sense.v        ; Project Directory     ; work    ; 4488379efbe6012ed23f01606fcf5e7b ;
; triple_speed_ethernet-library/altera_tse_dec10b8b.v             ; Project Directory     ; work    ; d3977c8abd86fda70746d959b176b88c ;
; triple_speed_ethernet-library/altera_tse_dec_func.v             ; Project Directory     ; work    ; a0c9810d19c4154da8eeb144f7446cb9 ;
; triple_speed_ethernet-library/altera_tse_enc8b10b.v             ; Project Directory     ; work    ; 7e669a866d847eee42859cff5989c441 ;
; triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v ; Project Directory     ; work    ; 798459c74480c11389a958221ddc093a ;
; triple_speed_ethernet-library/altera_tse_mdio_reg.v             ; Project Directory     ; work    ; 7473ed8a8d28a33e2a3da04bf6e2a3e9 ;
; triple_speed_ethernet-library/altera_tse_pcs_control.v          ; Project Directory     ; work    ; 85c308aa064c0355c9b63e0c9d33008e ;
; triple_speed_ethernet-library/altera_tse_pcs_host_control.v     ; Project Directory     ; work    ; c117f9e744f0eb2ea7ce913ae20cd45e ;
; triple_speed_ethernet-library/altera_tse_pcs_pma.v              ; Project Directory     ; work    ; 4e29057157084f2583702401024362f5 ;
; triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v          ; Project Directory     ; work    ; 32dff676beeeaa8255cd00aba9259147 ;
; triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v          ; Project Directory     ; work    ; e05d64da27c9b96fb39407ed4accbc91 ;
; triple_speed_ethernet-library/altera_tse_reset_synchronizer.v   ; Project Directory     ; work    ; 2c1bc8a6915fd4ed6ed59001080ecaa9 ;
; triple_speed_ethernet-library/altera_tse_rx_encapsulation.v     ; Project Directory     ; work    ; 69d58aa0ba3ff7632a965ffdc8da4d0d ;
; triple_speed_ethernet-library/altera_tse_rx_sync.v              ; Project Directory     ; work    ; 60452eef884c49401a329bdcc8950dfc ;
; triple_speed_ethernet-library/altera_tse_top_1000_base_x.ocp    ; Project Directory     ; work    ; e5fa09daef12f7e66317a7feb5c89185 ;
; triple_speed_ethernet-library/altera_tse_top_1000_base_x.v      ; Project Directory     ; work    ; df3bb38982e4d7141a8427e6a9a878a6 ;
; triple_speed_ethernet-library/altera_tse_top_autoneg.v          ; Project Directory     ; work    ; b6599fb704dd6671558a42ea6e31d9c4 ;
; triple_speed_ethernet-library/altera_tse_top_pcs.v              ; Project Directory     ; work    ; 8d3da9df31956349ef8de88175c2aa63 ;
; triple_speed_ethernet-library/altera_tse_top_rx.v               ; Project Directory     ; work    ; 5cae231879df4fc94ceb2e974fc4fdd9 ;
; triple_speed_ethernet-library/altera_tse_top_tx.v               ; Project Directory     ; work    ; 2e056f62e578d54e7a25d8a00c000a9e ;
; triple_speed_ethernet-library/altera_tse_tx_encapsulation.v     ; Project Directory     ; work    ; 80d05adc0b8b0e99610bd9186ea4cd04 ;
; tse.vhd                                                         ; Project Directory     ; work    ; 849032d0aa940a0dcfbef514a17a351b ;
+-----------------------------------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|tse:\gx:3:GE"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; gmii_rx_err      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_an           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_disp_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_char_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_link         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_recovclkout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; waitrequest      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_tx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_rx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; address          ; Input  ; Info     ; Stuck at GND                                                                        ;
; read             ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; writedata[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|tse:\gx:2:GE"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; gmii_rx_err      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_an           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_disp_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_char_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_link         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_recovclkout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; waitrequest      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_tx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_rx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; address          ; Input  ; Info     ; Stuck at GND                                                                        ;
; read             ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; writedata[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|tse:\gx:1:GE"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; gmii_rx_err      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_an           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_disp_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_char_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_link         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_recovclkout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; waitrequest      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_tx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_rx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; address          ; Input  ; Info     ; Stuck at GND                                                                        ;
; read             ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; writedata[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|tse:\gx:0:GE"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; gmii_rx_err      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_an           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_disp_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_char_err     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_link         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_recovclkout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; waitrequest      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_tx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_rx_clk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; address          ; Input  ; Info     ; Stuck at GND                                                                        ;
; read             ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; writedata[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo"                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phy_addr[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phy_addr[4..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; we             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phy_addr[4..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phy_addr[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phy_addr[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; we             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phy_addr[4..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phy_addr[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; we             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phy_addr ; Input  ; Info     ; Stuck at GND                                                                        ;
; we       ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|phy_setup:setup_phy"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; done_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceivers:GEx4|clkgen:pll"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 184                 ; 184              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; transceivers:GEx4              ; 00:00:11     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:11     ;
; sld_hub:auto_hub               ; 00:00:11     ;
; pzdyqx:nabboc                  ; 00:00:11     ;
; Top                            ; 00:00:11     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de4_switch -c test3
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file transceivers.vhd
    Info (12022): Found design unit 1: transceivers-Behavioral File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 39
    Info (12023): Found entity 1: transceivers File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file prb.vhd
    Info (12022): Found design unit 1: prb-SYN File: M:/FPGADESIGN/Switch/prb.vhd Line: 51
    Info (12023): Found entity 1: prb File: M:/FPGADESIGN/Switch/prb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clkgen.vhd
    Info (12022): Found design unit 1: clkgen-SYN File: M:/FPGADESIGN/Switch/clkgen.vhd Line: 53
    Info (12023): Found entity 1: clkgen File: M:/FPGADESIGN/Switch/clkgen.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tse.vhd
    Info (12022): Found design unit 1: tse-SYN File: M:/FPGADESIGN/Switch/tse.vhd Line: 66
    Info (12023): Found entity 1: tse File: M:/FPGADESIGN/Switch/tse.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file mdio.vhd
    Info (12022): Found design unit 1: mdio-arch File: M:/FPGADESIGN/Switch/mdio.vhd Line: 28
    Info (12023): Found entity 1: mdio File: M:/FPGADESIGN/Switch/mdio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file phy_setup.vhd
    Info (12022): Found design unit 1: phy_setup-arch File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 19
    Info (12023): Found entity 1: phy_setup File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file switch_top.vhd
    Info (12022): Found design unit 1: switch_top-arch File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 21
    Info (12023): Found entity 1: switch_top File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clksync.vhd
    Info (12022): Found design unit 1: clksync-SYN File: M:/FPGADESIGN/Switch/clksync.vhd Line: 60
    Info (12023): Found entity 1: clksync File: M:/FPGADESIGN/Switch/clksync.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file switchcore.vhd
    Info (12022): Found design unit 1: switchcore-arch File: M:/FPGADESIGN/Switch/switchcore.vhd Line: 24
    Info (12023): Found entity 1: switchcore File: M:/FPGADESIGN/Switch/switchcore.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clk_decoup.vhd
    Info (12022): Found design unit 1: clk_decoup-arch File: M:/FPGADESIGN/Switch/clk_decoup.vhd Line: 24
    Info (12023): Found entity 1: clk_decoup File: M:/FPGADESIGN/Switch/clk_decoup.vhd Line: 10
Info (12127): Elaborating entity "switch_top" for the top level hierarchy
Info (12128): Elaborating entity "switchcore" for hierarchy "switchcore:sw_core" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 97
Warning (10873): Using initial value X (don't care) for net "tx_data[31..16]" at switchcore.vhd(16) File: M:/FPGADESIGN/Switch/switchcore.vhd Line: 16
Warning (10873): Using initial value X (don't care) for net "tx_ctrl[3..2]" at switchcore.vhd(17) File: M:/FPGADESIGN/Switch/switchcore.vhd Line: 17
Info (12128): Elaborating entity "transceivers" for hierarchy "transceivers:GEx4" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(19): used implicit default value for signal "link_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(78): object "gmii_rx_err" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(81): object "led_an" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 81
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(82): object "led_disp_err" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(83): object "led_char_err" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(84): object "led_link" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(85): object "rx_recovclkout" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(87): object "readdata" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 87
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(88): object "waitrequest" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 88
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(92): used implicit default value for signal "gmii_tx_err" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at transceivers.vhd(125): object "probe" assigned a value but never read File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 125
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(164): used implicit default value for signal "tx_overflow" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 164
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(165): used implicit default value for signal "tx_underrun" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 165
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(166): used implicit default value for signal "rx_overflow" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 166
Warning (10541): VHDL Signal Declaration warning at transceivers.vhd(167): used implicit default value for signal "rx_underrun" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 167
Info (12128): Elaborating entity "clkgen" for hierarchy "transceivers:GEx4|clkgen:pll" File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 194
Info (12128): Elaborating entity "altpll" for hierarchy "transceivers:GEx4|clkgen:pll|altpll:altpll_component" File: M:/FPGADESIGN/Switch/clkgen.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|clkgen:pll|altpll:altpll_component" File: M:/FPGADESIGN/Switch/clkgen.vhd Line: 148
Info (12133): Instantiated megafunction "transceivers:GEx4|clkgen:pll|altpll:altpll_component" with the following parameter: File: M:/FPGADESIGN/Switch/clkgen.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkgen_altpll.v
    Info (12023): Found entity 1: clkgen_altpll File: M:/FPGADESIGN/Switch/db/clkgen_altpll.v Line: 30
Info (12128): Elaborating entity "clkgen_altpll" for hierarchy "transceivers:GEx4|clkgen:pll|altpll:altpll_component|clkgen_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "phy_setup" for hierarchy "transceivers:GEx4|phy_setup:setup_phy" File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at phy_setup.vhd(51): object "data_out" assigned a value but never read File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at phy_setup.vhd(52): object "phy_addr" assigned a value but never read File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 52
Warning (10631): VHDL Process Statement warning at phy_setup.vhd(91): inferring latch(es) for signal or variable "we", which holds its previous value in one or more paths through the process File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 91
Info (10041): Inferred latch for "we" at phy_setup.vhd(91) File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 91
Info (12128): Elaborating entity "mdio" for hierarchy "transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0" File: M:/FPGADESIGN/Switch/phy_setup.vhd Line: 80
Info (12128): Elaborating entity "clk_decoup" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx" File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at clk_decoup.vhd(51): object "rdempty" assigned a value but never read File: M:/FPGADESIGN/Switch/clk_decoup.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at clk_decoup.vhd(53): object "wrfull" assigned a value but never read File: M:/FPGADESIGN/Switch/clk_decoup.vhd Line: 53
Info (12128): Elaborating entity "clksync" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo" File: M:/FPGADESIGN/Switch/clk_decoup.vhd Line: 63
Info (12128): Elaborating entity "dcfifo" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component" File: M:/FPGADESIGN/Switch/clksync.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component" File: M:/FPGADESIGN/Switch/clksync.vhd Line: 109
Info (12133): Instantiated megafunction "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component" with the following parameter: File: M:/FPGADESIGN/Switch/clksync.vhd Line: 109
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix II GX"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8c02.tdf
    Info (12023): Found entity 1: dcfifo_8c02 File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_8c02" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf
    Info (12023): Found entity 1: a_gray2bin_odb File: M:/FPGADESIGN/Switch/db/a_gray2bin_odb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_odb" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_gray2bin_odb:rdptr_g_gray2bin" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n27.tdf
    Info (12023): Found entity 1: a_graycounter_n27 File: M:/FPGADESIGN/Switch/db/a_graycounter_n27.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_n27" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_n27:rdptr_g1p" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf
    Info (12023): Found entity 1: a_graycounter_jgc File: M:/FPGADESIGN/Switch/db/a_graycounter_jgc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jgc" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|a_graycounter_jgc:wrptr_g1p" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f7d1.tdf
    Info (12023): Found entity 1: altsyncram_f7d1 File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f7d1" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: M:/FPGADESIGN/Switch/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: M:/FPGADESIGN/Switch/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_dd9:rs_brp" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: M:/FPGADESIGN/Switch/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: M:/FPGADESIGN/Switch/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12" File: M:/FPGADESIGN/Switch/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: M:/FPGADESIGN/Switch/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_3dc:wraclr" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: M:/FPGADESIGN/Switch/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: M:/FPGADESIGN/Switch/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe17" File: M:/FPGADESIGN/Switch/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf
    Info (12023): Found entity 1: cmpr_636 File: M:/FPGADESIGN/Switch/db/cmpr_636.tdf Line: 23
Info (12128): Elaborating entity "cmpr_636" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|cmpr_636:rdempty_eq_comp1_lsb" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_936.tdf
    Info (12023): Found entity 1: cmpr_936 File: M:/FPGADESIGN/Switch/db/cmpr_936.tdf Line: 23
Info (12128): Elaborating entity "cmpr_936" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|cmpr_936:rdfull_eq_comp" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gv7.tdf
    Info (12023): Found entity 1: mux_gv7 File: M:/FPGADESIGN/Switch/db/mux_gv7.tdf Line: 23
Info (12128): Elaborating entity "mux_gv7" for hierarchy "transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|mux_gv7:rdemp_eq_comp_lsb_mux" File: M:/FPGADESIGN/Switch/db/dcfifo_8c02.tdf Line: 114
Info (12128): Elaborating entity "tse" for hierarchy "transceivers:GEx4|tse:\gx:0:GE" File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 213
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_pcs_pma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_pcs_pma File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(275): created implicit net for "tbi_tx_clk" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 275
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(384): created implicit net for "reset_ref_clk_int" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 384
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(390): created implicit net for "reset_tbi_rx_clk_int" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 390
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(433): created implicit net for "GND" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 433
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(442): created implicit net for "rx_reset" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 442
Info (12128): Elaborating entity "altera_tse_pcs_pma" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst" File: M:/FPGADESIGN/Switch/tse.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at altera_tse_pcs_pma.v(187): object "gxb_pwrdn_in_sig" assigned a value but never read File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 187
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_1000_base_x.v
    Info (12023): Found entity 1: altera_tse_top_1000_base_x File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_top_1000_base_x.v(234): created implicit net for "reset_tbi_rx_clk_int" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 234
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_top_1000_base_x.v(240): created implicit net for "reset_tbi_tx_clk_int" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 240
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_top_1000_base_x.v(209): created implicit net for "reset" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 209
Warning (10236): Verilog HDL Implicit Net warning at altera_tse_top_1000_base_x.v(210): created implicit net for "reset_ref_clk_int" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 210
Info (12128): Elaborating entity "altera_tse_top_1000_base_x" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 278
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v Line: 24
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 235
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_pcs.v
    Info (12023): Found entity 1: altera_tse_top_pcs File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v Line: 28
Info (12128): Elaborating entity "altera_tse_top_pcs" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 362
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_autoneg.v
    Info (12023): Found entity 1: altera_tse_top_autoneg File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_autoneg.v Line: 28
Info (12128): Elaborating entity "altera_tse_top_autoneg" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v Line: 140
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_autoneg.v Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_rx.v
    Info (12023): Found entity 1: altera_tse_top_rx File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_rx.v Line: 28
Info (12128): Elaborating entity "altera_tse_top_rx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v Line: 162
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_dec10b8b.v
    Info (12023): Found entity 1: altera_tse_dec10b8b File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec10b8b.v Line: 28
Info (12128): Elaborating entity "altera_tse_dec10b8b" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_rx.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_align_sync.v
    Info (12023): Found entity 1: altera_tse_align_sync File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_align_sync.v Line: 29
Info (12128): Elaborating entity "altera_tse_align_sync" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec10b8b.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_dec_func.v
    Info (12023): Found entity 1: altera_tse_dec_func File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v Line: 28
Info (12128): Elaborating entity "altera_tse_dec_func" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec10b8b.v Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_encapsulation.v
    Info (12023): Found entity 1: altera_tse_rx_encapsulation File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_rx_encapsulation.v Line: 28
Info (12128): Elaborating entity "altera_tse_rx_encapsulation" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_rx.v Line: 175
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_sync.v
    Info (12023): Found entity 1: altera_tse_rx_sync File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_rx_sync.v Line: 28
Info (12128): Elaborating entity "altera_tse_rx_sync" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_rx.v Line: 189
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_tx.v
    Info (12023): Found entity 1: altera_tse_top_tx File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_tx.v Line: 28
Info (12128): Elaborating entity "altera_tse_top_tx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v Line: 181
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_encapsulation.v
    Info (12023): Found entity 1: altera_tse_tx_encapsulation File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v Line: 28
Info (12128): Elaborating entity "altera_tse_tx_encapsulation" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_tx.v Line: 148
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v Line: 118
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_enc8b10b.v
    Info (12023): Found entity 1: altera_tse_enc8b10b File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v Line: 28
Info (12128): Elaborating entity "altera_tse_enc8b10b" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_tx.v Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_carrier_sense.v
    Info (12023): Found entity 1: altera_tse_carrier_sense File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_carrier_sense.v Line: 28
Info (12128): Elaborating entity "altera_tse_carrier_sense" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_pcs.v Line: 193
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_pcs_control.v
    Info (12023): Found entity 1: altera_tse_pcs_control File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_control.v Line: 28
Info (12128): Elaborating entity "altera_tse_pcs_control" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v Line: 422
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_reg.v
    Info (12023): Found entity 1: altera_tse_mdio_reg File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_mdio_reg.v Line: 28
Info (12128): Elaborating entity "altera_tse_mdio_reg" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_control.v Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_pcs_host_control.v
    Info (12023): Found entity 1: altera_tse_pcs_host_control File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_host_control.v Line: 28
Info (12128): Elaborating entity "altera_tse_pcs_host_control" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_control.v Line: 185
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_pma_lvds_rx File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v Line: 39
Info (12128): Elaborating entity "altera_tse_pma_lvds_rx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 443
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v Line: 104
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v Line: 104
Info (12133): Instantiated megafunction "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v Line: 104
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "ON"
    Info (12134): Parameter "data_align_rollover" = "10"
    Info (12134): Parameter "data_rate" = "1250.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "ON"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "ON"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "8000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "1250"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "UNUSED"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_USED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "125.00 MHz"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 1 design units, including 1 entities, in source file db/lvds_rx_qpv3.tdf
    Info (12023): Found entity 1: lvds_rx_qpv3 File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 37
Info (12128): Elaborating entity "lvds_rx_qpv3" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_0tf.tdf
    Info (12023): Found entity 1: accum_0tf File: M:/FPGADESIGN/Switch/db/accum_0tf.tdf Line: 26
Info (12128): Elaborating entity "accum_0tf" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|accum_0tf:lock_cnt_accum53a" File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altclkctrl_30a.tdf
    Info (12023): Found entity 1: altclkctrl_30a File: M:/FPGADESIGN/Switch/db/altclkctrl_30a.tdf Line: 26
Info (12128): Elaborating entity "altclkctrl_30a" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|altclkctrl_30a:rx_outclock_buf" File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 57
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_lvds_reset_sequencer File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v Line: 9
Info (12128): Elaborating entity "altera_tse_lvds_reset_sequencer" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 453
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v Line: 55
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v Line: 55
Info (12133): Instantiated megafunction "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer" with the following parameter: File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_lvds_reset_sequencer.v Line: 55
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_pma_lvds_tx File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v Line: 39
Info (12128): Elaborating entity "altera_tse_pma_lvds_tx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pcs_pma.v Line: 461
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v Line: 63
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component" File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v Line: 63
Info (12133): Instantiated megafunction "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v Line: 63
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "ON"
    Info (12134): Parameter "coreclock_divide_by" = "1"
    Info (12134): Parameter "data_rate" = "1250.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "8000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "10"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "1250"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "31.25 MHz"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 1 design units, including 1 entities, in source file db/lvds_tx_re92.tdf
    Info (12023): Found entity 1: lvds_tx_re92 File: M:/FPGADESIGN/Switch/db/lvds_tx_re92.tdf Line: 33
Info (12128): Elaborating entity "lvds_tx_re92" for hierarchy "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_re92:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nc84.tdf
    Info (12023): Found entity 1: altsyncram_nc84 File: M:/FPGADESIGN/Switch/db/altsyncram_nc84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rpc.tdf
    Info (12023): Found entity 1: mux_rpc File: M:/FPGADESIGN/Switch/db/mux_rpc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_asf.tdf
    Info (12023): Found entity 1: decode_asf File: M:/FPGADESIGN/Switch/db/decode_asf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6fi.tdf
    Info (12023): Found entity 1: cntr_6fi File: M:/FPGADESIGN/Switch/db/cntr_6fi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rdc.tdf
    Info (12023): Found entity 1: cmpr_rdc File: M:/FPGADESIGN/Switch/db/cmpr_rdc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i3j.tdf
    Info (12023): Found entity 1: cntr_i3j File: M:/FPGADESIGN/Switch/db/cntr_i3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_edi.tdf
    Info (12023): Found entity 1: cntr_edi File: M:/FPGADESIGN/Switch/db/cntr_edi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf
    Info (12023): Found entity 1: cmpr_odc File: M:/FPGADESIGN/Switch/db/cmpr_odc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf
    Info (12023): Found entity 1: cntr_vvi File: M:/FPGADESIGN/Switch/db/cntr_vvi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf
    Info (12023): Found entity 1: cmpr_kdc File: M:/FPGADESIGN/Switch/db/cmpr_kdc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.10.21.13:15:45 Progress: Loading sldea6b9161/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea6b9161/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: M:/FPGADESIGN/Switch/db/ip/sldea6b9161/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 4 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12210): Partition "transceivers:GEx4" requires synthesis because its netlist type is Source File
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): ""Triple Speed Ethernet" (6AF7_00BD)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature TSE_PCS
        Warning (265074): The Triple Speed Ethernet PCS MegaCore function will be disabled after time-out is reached
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Info (281037): Using 6 processors to synthesize 5 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:53 2020
Info: Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=pzdyqx:nabboc de4_switch -c test3
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:53 2020
Info: Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=sld_hub:auto_hub de4_switch -c test3
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:53 2020
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=transceivers:GEx4 de4_switch -c test3
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:53 2020
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top de4_switch -c test3
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:15:53 2020
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 de4_switch -c test3
Info (13014): Ignored 128 buffer(s)
    Info (13019): Ignored 128 SOFT buffer(s)
Info (281019): Starting Logic Optimization and Technology Mapping for Partition pzdyqx:nabboc
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "mdio[0]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 12
    Warning (13010): Node "mdio[1]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 12
    Warning (13010): Node "mdio[2]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 12
    Warning (13010): Node "mdio[3]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 12
    Warning (13010): Node "int[0]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 13
    Warning (13010): Node "int[1]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 13
    Warning (13010): Node "int[2]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 13
    Warning (13010): Node "int[3]~synth" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 121 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 106 logic cells
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 48 logic cells
    Info (21071): Implemented 1 partitions
Info (21057): Implemented 322 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 77 input pins
    Info (21059): Implemented 95 output pins
    Info (21061): Implemented 150 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Wed Oct 21 13:15:55 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:12
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 924 megabytes
    Info: Processing ended: Wed Oct 21 13:15:55 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:11
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 900 megabytes
    Info: Processing ended: Wed Oct 21 13:15:55 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:12
Info (286031): Timing-Driven Synthesis is running on partition "transceivers:GEx4"
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v Line: 194
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v Line: 194
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v Line: 194
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_dec_func.v Line: 194
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v Line: 113
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v Line: 113
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v Line: 113
    Info (276004): RAM logic "transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|Ram0" is uninferred due to inappropriate RAM size File: M:/FPGADESIGN/Switch/triple_speed_ethernet-library/altera_tse_enc8b10b.v Line: 113
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 3835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 620 input pins
    Info (21059): Implemented 383 output pins
    Info (21061): Implemented 2648 logic cells
    Info (21064): Implemented 184 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 937 megabytes
    Info: Processing ended: Wed Oct 21 13:15:58 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:16
Info (19000): Inferred 4 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|gmii_data_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|gmii_data_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|gmii_data_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|gmii_data_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0"
Info (12133): Instantiated megafunction "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q0v.tdf
    Info (12023): Found entity 1: shift_taps_q0v File: M:/FPGADESIGN/Switch/db/shift_taps_q0v.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s91.tdf
    Info (12023): Found entity 1: altsyncram_2s91 File: M:/FPGADESIGN/Switch/db/altsyncram_2s91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4lf.tdf
    Info (12023): Found entity 1: cntr_4lf File: M:/FPGADESIGN/Switch/db/cntr_4lf.tdf Line: 26
Info (281019): Starting Logic Optimization and Technology Mapping for Partition transceivers:GEx4 File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 100
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "transceivers:GEx4|link_sync[0]" is stuck at GND File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 19
    Warning (13410): Pin "transceivers:GEx4|link_sync[1]" is stuck at GND File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 19
    Warning (13410): Pin "transceivers:GEx4|link_sync[2]" is stuck at GND File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 19
    Warning (13410): Pin "transceivers:GEx4|link_sync[3]" is stuck at GND File: M:/FPGADESIGN/Switch/transceivers.vhd Line: 19
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|mdio~en will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 23
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|mdio~en will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 23
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|mdio~en will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 23
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|mdio~en will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 23
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[5] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[1] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[0] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[2] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[3] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio0|frame_cnt[4] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[5] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[1] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[0] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[2] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[3] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio1|frame_cnt[4] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[5] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[2] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[1] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[3] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[0] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio2|frame_cnt[4] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[5] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[1] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[0] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[2] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[3] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
    Critical Warning (18010): Register transceivers:GEx4|phy_setup:setup_phy|mdio:mdio3|frame_cnt[4] will power up to High File: M:/FPGADESIGN/Switch/mdio.vhd Line: 70
Info (17049): 212 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 4763 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 161 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4426 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 9 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 958 megabytes
    Info: Processing ended: Wed Oct 21 13:16:03 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 1076 megabytes
    Info: Processing ended: Wed Oct 21 13:16:05 2020
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:11


