Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr  3 16:25:12 2021
| Host         : LAPTOP-MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              21 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                     Enable Signal                     |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF                                    |                                                       |                                                                                                |                1 |              1 |         1.00 |
|  block_design_i/util_ds_buf_0/U0/BUFGCE_O[0] |                                                       | block_design_i/uart_rx_0/inst/counter[3]_i_1_n_0                                               |                1 |              4 |         4.00 |
|  block_design_i/util_ds_buf_0/U0/BUFGCE_O[0] | block_design_i/uart_rx_0/inst/state[3]_i_1_n_0        |                                                                                                |                2 |              4 |         2.00 |
|  block_design_i/util_ds_buf_0/U0/BUFGCE_O[0] |                                                       |                                                                                                |                3 |              6 |         2.00 |
|  block_design_i/util_ds_buf_0/U0/BUFGCE_O[0] | block_design_i/uart_rx_0/inst/tx_flag_i_1_n_0         |                                                                                                |                4 |              8 |         2.00 |
|  block_design_i/util_ds_buf_0/U0/BUFGCE_O[0] | block_design_i/uart_rx_0/inst/partial_byte[8]_i_1_n_0 |                                                                                                |                3 |              9 |         3.00 |
|  clk_IBUF                                    |                                                       | block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached__0 |                4 |             16 |         4.00 |
+----------------------------------------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


