Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:21:35 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (50.79,16.85)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0376      1.0500    0.0862      0.0862 r    (50.54,16.85)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0087
  U301/I (INVD1BWP16P90CPD)                                                                               0.0377      1.0700    0.0004      0.0866 r    (50.56,15.70)
  U301/ZN (INVD1BWP16P90CPD)                                                                              0.0352      1.0500    0.0359      0.1225 f    (50.63,15.69)
  n393 (net)                                                                           8      0.0071
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0352      1.0700    0.0004      0.1229 f    (48.85,15.70)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0226      1.0500    0.0250      0.1479 r    (48.97,15.70)
  n219 (net)                                                                           3      0.0027
  U274/A1 (INR2D1BWP16P90CPD)                                                                             0.0226      1.0700    0.0003      0.1482 r    (48.36,13.94)
  U274/ZN (INR2D1BWP16P90CPD)                                                                             0.0298      1.0500    0.0316      0.1799 r    (48.50,13.97)
  n217 (net)                                                                           3      0.0029
  HFSINV_422_38/I (INVD1BWP16P90CPDULVT)                                                                  0.0298      1.0700    0.0003      0.1801 r    (49.03,12.24)
  HFSINV_422_38/ZN (INVD1BWP16P90CPDULVT)                                                                 0.0572      1.0500    0.0426      0.2227 f    (49.10,12.23)
  HFSNET_33 (net)                                                                      6      0.0191
  U272/B (OAI211D1BWP16P90CPD)                                                                            0.0572      1.0700    0.0004      0.2231 f    (52.00,15.12)
  U272/ZN (OAI211D1BWP16P90CPD)                                                                           0.0259      1.0500    0.0240      0.2470 r    (51.97,15.12)
  n141 (net)                                                                           2      0.0017
  U261/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0259      1.0700    0.0002      0.2472 r    (52.72,13.97)
  U261/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0172      1.0500    0.0214      0.2686 f    (52.87,13.95)
  n143 (net)                                                                           1      0.0008
  U258/B (IAO21D1BWP16P90CPD)                                                                             0.0172      1.0700    0.0001      0.2687 f    (52.54,12.75)
  U258/ZN (IAO21D1BWP16P90CPD)                                                                            0.0274      1.0500    0.0240      0.2927 r    (52.55,12.81)
  n146 (net)                                                                           4      0.0030
  U256/B (OA21D1BWP16P90CPD)                                                                              0.0274      1.0700    0.0001      0.2928 r    (52.84,13.39)
  U256/Z (OA21D1BWP16P90CPD)                                                                              0.0084      1.0500    0.0277      0.3205 r    (52.97,13.39)
  n456 (net)                                                                           1      0.0010
  U278/B (AOI21D1BWP16P90CPDULVT)                                                                         0.0084      1.0700    0.0001      0.3206 r    (54.34,12.82)
  U278/ZN (AOI21D1BWP16P90CPDULVT)                                                                        0.0107      1.0500    0.0069      0.3275 f    (54.35,12.76)
  n455 (net)                                                                           1      0.0010
  U269/A2 (ND2SKND1BWP16P90CPDULVT)                                                                       0.0107      1.0700    0.0001      0.3275 f    (54.61,11.66)
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                                                       0.0081      1.0500    0.0075      0.3351 r    (54.73,11.66)
  n256 (net)                                                                           1      0.0013
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0081      1.0700    0.0001      0.3352 r    (58.48,12.21)     n
  data arrival time                                                                                                                         0.3352

  clock clock (fall edge)                                                                                                       0.5900      0.5900
  clock network delay (ideal)                                                                                                   0.0000      0.5900
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5900 f    (60.51,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5600
  duty cycle clock jitter                                                                                                      -0.0090      0.5510
  library setup time                                                                                                  1.0000   -0.0053      0.5457
  data required time                                                                                                                        0.5456
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5456
  data arrival time                                                                                                                        -0.3352
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2104



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0057      1.0500    0.0014      0.5014 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0013
  FTB_1__44/I (BUFFSKND1BWP16P90CPDULVT)                                                                  0.0057      1.0700    0.0001      0.5016 r    (58.13,14.54)     s
  FTB_1__44/Z (BUFFSKND1BWP16P90CPDULVT)                                                                  0.0552      1.0500    0.0367      0.5383 r    (58.28,14.54)     s
  aps_rename_1_ (net)                                                                  7      0.0168
  FTB_2__45/I (CKBD14BWP16P90CPDULVT)                                                                     0.0553      1.0700    0.0025      0.5408 r    (59.01,19.73)     s
  FTB_2__45/Z (CKBD14BWP16P90CPDULVT)                                                                     0.0224      1.0500    0.0305      0.5712 r    (59.91,19.73)     s
  dbg_datm_si[0] (net)                                                                 1      0.1006
  dbg_datm_si[0] (out)                                                                                    0.0296      1.0700    0.0158      0.5871 r    (61.75,17.01)
  data arrival time                                                                                                                         0.5871

  clock clock (rise edge)                                                                                                       1.1800      1.1800
  clock network delay (ideal)                                                                                                   0.0000      1.1800
  clock uncertainty                                                                                                            -0.0300      1.1500
  cycle clock jitter                                                                                                           -0.0070      1.1430
  output external delay                                                                                                        -0.5000      0.6430
  data required time                                                                                                                        0.6430
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6430
  data arrival time                                                                                                                        -0.5871
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0559



  Startpoint: dbg_dat_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_dat_so[0] (in)                                                                                      0.0061      1.0500    0.0022      0.5022 f    (61.75,14.37)
  dbg_dat_so[0] (net)                                                                  1      0.0019
  U278/A1 (AOI21D1BWP16P90CPDULVT)                                                                        0.0061      1.0700    0.0002      0.5024 f    (54.26,12.81)
  U278/ZN (AOI21D1BWP16P90CPDULVT)                                                                        0.0103      1.0500    0.0078      0.5102 r    (54.35,12.76)
  n455 (net)                                                                           1      0.0010
  U269/A2 (ND2SKND1BWP16P90CPDULVT)                                                                       0.0103      1.0700    0.0001      0.5103 r    (54.61,11.66)
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                                                       0.0085      1.0500    0.0084      0.5187 f    (54.73,11.66)
  n256 (net)                                                                           1      0.0013
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0085      1.0700    0.0001      0.5188 f    (58.48,12.21)     n
  data arrival time                                                                                                                         0.5188

  clock clock (fall edge)                                                                                                       0.5900      0.5900
  clock network delay (ideal)                                                                                                   0.0000      0.5900
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5900 f    (60.51,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5600
  duty cycle clock jitter                                                                                                      -0.0090      0.5510
  library setup time                                                                                                  1.0000   -0.0093      0.5417
  data required time                                                                                                                        0.5417
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5417
  data arrival time                                                                                                                        -0.5188
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0229



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5900      0.5900
  clock network delay (ideal)                                                                                                   0.0000      0.5900

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5900 f    (60.51,12.24)     n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0064      1.0500    0.0391      0.6291 r    (60.09,12.24)     n
  n404 (net)                                                                           1      0.0037
  U294/I (CKBD14BWP16P90CPDULVT)                                                                          0.0064      1.0700    0.0003      0.6294 r    (59.01,12.82)
  U294/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0217      0.6512 r    (59.91,12.82)
  tdo (net)                                                                            1      0.1003
  tdo (out)                                                                                               0.0236      1.0700    0.0087      0.6598 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6598

  clock clock (rise edge)                                                                                                       1.1800      1.1800
  clock network delay (ideal)                                                                                                   0.0000      1.1800
  clock uncertainty                                                                                                            -0.0300      1.1500
  duty cycle clock jitter                                                                                                      -0.0090      1.1410
  output external delay                                                                                                        -0.5000      0.6410
  data required time                                                                                                                        0.6410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6410
  data arrival time                                                                                                                        -0.6598
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0188


1
