{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739557535575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739557535575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 12:25:35 2025 " "Processing started: Fri Feb 14 12:25:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739557535575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1739557535575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timing_module -c timing_module --convert_bdf_to_verilog=U:/sdmay25-29/Quartus/timing_module/timing_module.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off timing_module -c timing_module --convert_bdf_to_verilog=U:/sdmay25-29/Quartus/timing_module/timing_module.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1739557535575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timing_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timing_module " "Found entity 1: timing_module" {  } { { "timing_module.bdf" "" { Schematic "U:/sdmay25-29/Quartus/timing_module/timing_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739557535886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739557535886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1739557535909 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "timing_module.bdf" "" { Schematic "U:/sdmay25-29/Quartus/timing_module/timing_module.bdf" { { 320 528 528 424 "" "" } { 424 480 528 424 "" "" } { 304 544 544 440 "" "" } { 440 480 544 440 "" "" } { 288 560 560 456 "" "" } { 456 480 560 456 "" "" } { 272 576 576 472 "" "" } { 472 480 576 472 "" "" } { 240 592 592 256 "" "" } { 256 592 592 272 "" "" } { 272 576 592 272 "" "" } { 272 592 592 288 "" "" } { 288 560 592 288 "" "" } { 288 592 592 304 "" "" } { 304 544 592 304 "" "" } { 304 592 592 320 "" "" } { 320 528 592 320 "" "" } { 320 592 592 336 "" "" } { 336 592 592 352 "" "" } { 224 512 592 241 "count\[0\]" "" } { 240 512 592 257 "count\[1\]" "" } { 256 512 576 273 "count\[2\]" "" } { 272 512 560 289 "count\[3\]" "" } { 288 512 550 305 "count\[4\]" "" } { 304 512 550 321 "count\[5\]" "" } { 320 512 592 337 "count\[6\]" "" } { 336 512 592 353 "count\[7\]" "" } { 304 592 632 304 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1739557535912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739557535985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 12:25:35 2025 " "Processing ended: Fri Feb 14 12:25:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739557535985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739557535985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739557535985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1739557535985 ""}
