#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 30 12:23:37 2019
# Process ID: 4772
# Current directory: C:/Users/luisf/Documents/merdasDaUni/CR/final/final.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/luisf/Documents/merdasDaUni/CR/final/final.runs/synth_1/TOP.vds
# Journal file: C:/Users/luisf/Documents/merdasDaUni/CR/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 378.813 ; gain = 101.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/TOP.vhd:13]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.runs/synth_1/.Xil/Vivado-4772-DESKTOP-B76RDHJ/realtime/blk_mem_gen_1_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'BCD_disp' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/BCD_Disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DispCont' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/DispCont.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (1#1) [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'DispCont' (2#1) [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/DispCont.vhd:11]
INFO: [Synth 8-638] synthesizing module 'BinToBCD16' [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/BinToBCD16.vhd:20]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinToBCD16' (3#1) [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/BinToBCD16.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'BCD_disp' (4#1) [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/BCD_Disp.vhd:11]
WARNING: [Synth 8-3848] Net addrIn in module/entity TOP does not have driver. [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/TOP.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [C:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/new/TOP.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.020 ; gain = 157.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 435.020 ; gain = 157.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 435.020 ; gain = 157.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [c:/Users/luisf/Documents/merdasDaUni/CR/final/final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ROM'
Parsing XDC File [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc:60]
Finished Parsing XDC File [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/luisf/Documents/merdasDaUni/CR/CR/Recursos/Nexys4Alunos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.988 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.988 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 781.988 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_s_reg' in module 'BinToBCD16'
INFO: [Synth 8-5546] ROM "n_s" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      op |                               01 |                               01
                    done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_s_reg' using encoding 'sequential' in module 'BinToBCD16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DispCont 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module BinToBCD16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.301 ; gain = 505.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 790.375 ; gain = 512.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ROM has unconnected pin addra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ROM has unconnected pin addra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ROM has unconnected pin addra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ROM has unconnected pin addra[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_1 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     5|
|4     |LUT1          |     2|
|5     |LUT2          |     6|
|6     |LUT3          |    20|
|7     |LUT4          |     9|
|8     |LUT5          |     7|
|9     |LUT6          |    25|
|10    |FDRE          |    80|
|11    |IBUF          |     2|
|12    |OBUF          |    15|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |   180|
|2     |  BCD_disp |BCD_disp   |   154|
|3     |    conv   |BinToBCD16 |   112|
|4     |    disp   |DispCont   |    42|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 791.242 ; gain = 165.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 791.242 ; gain = 513.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 797.145 ; gain = 521.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisf/Documents/merdasDaUni/CR/final/final.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 12:24:16 2019...
