INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab2/Lab2-2/Lab2-2/Lab2-2.srcs/sources_1/imports/Lab2-2/lab2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab2/Lab2-2/Lab2-2/Lab2-2.srcs/sources_1/imports/Lab2-2/lab2_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_t
