0.6
2017.4
Dec 15 2017
21:07:18
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sim_1/imports/sysgen/demo_sg_tb.v,1594635389,verilog,,,,demo_sg_tb;xlclk;xltbsink;xltbsource,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,1594635389,verilog,,,,,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/convert_type.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,align_input;cast;convert_type;extend_msb;pad_lsb;round_towards_even;round_towards_inf;saturation_arith;shift_division_result;shift_op;sign_ext;trunc;wrap_arith;zero_ext,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sim_1/imports/sysgen/demo_sg_tb.v,,demo_sg;demo_sg_default_clock_driver;demo_sg_struct,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg_entity_declarations.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg.v,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,demo_sg_xladdsub;demo_sg_xlcmult;demo_sg_xlconvert;demo_sg_xldelay,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg_w_init.v,,srlc33e;synth_reg;synth_reg_reg,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg_w_init.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/convert_type.v,,single_reg_w_init;synth_reg_w_init,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v,1594635389,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg_entity_declarations.v,,xlclockdriver,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_c_addsub_v12_0_i0/demo_sg_c_addsub_v12_0_i0_sim_netlist.v,1594635764,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg.v,,demo_sg_c_addsub_v12_0_i0;demo_sg_c_addsub_v12_0_i0_c_addsub_v12_0_11;demo_sg_c_addsub_v12_0_i0_c_addsub_v12_0_11_fabric_legacy;demo_sg_c_addsub_v12_0_i0_c_addsub_v12_0_11_legacy;demo_sg_c_addsub_v12_0_i0_c_addsub_v12_0_11_lut6_legacy;demo_sg_c_addsub_v12_0_i0_c_addsub_v12_0_11_viv,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/demo_sg_mult_gen_v12_0_i0_sim_netlist.v,1594635763,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_c_addsub_v12_0_i0/demo_sg_c_addsub_v12_0_i0_sim_netlist.v,,demo_sg_mult_gen_v12_0_i0;glbl,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
