-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj2318655/hdlsrc/uz_pmsm_model_9ph_21b_all_double/uz_pmsm9ph_transformations_dut.vhd
-- Created: 2022-06-05 21:48:03
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm9ph_transformations_dut
-- Source Path: uz_pmsm9ph_transformations/uz_pmsm9ph_transformations_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm9ph_transformations_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        current_in_dq_0                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_1                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_2                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_3                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_4                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_5                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_6                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_7                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        current_in_dq_8                   :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        theta_el1                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        In3                               :   IN    std_logic;  -- ufix1
        u_abc1_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        ce_out                            :   OUT   std_logic;  -- ufix1
        voltage_out_dq_1_0                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_1_1                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_1_2                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_2_0                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_2_1                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_2_2                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_3_0                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_3_1                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        voltage_out_dq_3_2                :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_0                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_1                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_2                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_3                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_4                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_5                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_6                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_7                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out2_8                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out3_0                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out3_1                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out3_2                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out4_0                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out4_1                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out4_2                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out5_0                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out5_1                            :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        Out5_2                            :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25_En12
        );
END uz_pmsm9ph_transformations_dut;


ARCHITECTURE rtl OF uz_pmsm9ph_transformations_dut IS

  -- Component Declarations
  COMPONENT uz_pmsm9ph_transformations_src_abc_to_dq
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          current_in_dq_0                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_1                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_2                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_3                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_4                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_5                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_6                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_7                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          current_in_dq_8                 :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          theta_el1                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          In3                             :   IN    std_logic;  -- ufix1
          u_abc1_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          ce_out                          :   OUT   std_logic;  -- ufix1
          voltage_out_dq_1_0              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_1_1              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_1_2              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_2_0              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_2_1              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_2_2              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_3_0              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_3_1              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          voltage_out_dq_3_2              :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_0                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_1                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_2                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_3                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_4                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_5                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_6                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_7                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out2_8                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out3_0                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out3_1                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out3_2                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out4_0                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out4_1                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out4_2                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out5_0                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out5_1                          :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          Out5_2                          :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25_En12
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm9ph_transformations_src_abc_to_dq
    USE ENTITY work.uz_pmsm9ph_transformations_src_abc_to_dq(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL voltage_out_dq_1_0_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_1_1_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_1_2_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_2_0_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_2_1_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_2_2_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_3_0_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_3_1_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL voltage_out_dq_3_2_sig           : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_0_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_1_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_2_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_3_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_4_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_5_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_6_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_7_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out2_8_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out3_0_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out3_1_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out3_2_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out4_0_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out4_1_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out4_2_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out5_0_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out5_1_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL Out5_2_sig                       : std_logic_vector(24 DOWNTO 0);  -- ufix25

BEGIN
  u_uz_pmsm9ph_transformations_src_abc_to_dq : uz_pmsm9ph_transformations_src_abc_to_dq
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              current_in_dq_0 => current_in_dq_0,  -- sfix25_En12
              current_in_dq_1 => current_in_dq_1,  -- sfix25_En12
              current_in_dq_2 => current_in_dq_2,  -- sfix25_En12
              current_in_dq_3 => current_in_dq_3,  -- sfix25_En12
              current_in_dq_4 => current_in_dq_4,  -- sfix25_En12
              current_in_dq_5 => current_in_dq_5,  -- sfix25_En12
              current_in_dq_6 => current_in_dq_6,  -- sfix25_En12
              current_in_dq_7 => current_in_dq_7,  -- sfix25_En12
              current_in_dq_8 => current_in_dq_8,  -- sfix25_En12
              theta_el1 => theta_el1,  -- sfix18_En14
              In3 => In3,  -- ufix1
              u_abc1_pl_0 => u_abc1_pl_0,  -- sfix25_En12
              u_abc1_pl_1 => u_abc1_pl_1,  -- sfix25_En12
              u_abc1_pl_2 => u_abc1_pl_2,  -- sfix25_En12
              u_abc2_pl_0 => u_abc2_pl_0,  -- sfix25_En12
              u_abc2_pl_1 => u_abc2_pl_1,  -- sfix25_En12
              u_abc2_pl_2 => u_abc2_pl_2,  -- sfix25_En12
              u_abc3_pl_0 => u_abc3_pl_0,  -- sfix25_En12
              u_abc3_pl_1 => u_abc3_pl_1,  -- sfix25_En12
              u_abc3_pl_2 => u_abc3_pl_2,  -- sfix25_En12
              ce_out => ce_out_sig,  -- ufix1
              voltage_out_dq_1_0 => voltage_out_dq_1_0_sig,  -- sfix25_En12
              voltage_out_dq_1_1 => voltage_out_dq_1_1_sig,  -- sfix25_En12
              voltage_out_dq_1_2 => voltage_out_dq_1_2_sig,  -- sfix25_En12
              voltage_out_dq_2_0 => voltage_out_dq_2_0_sig,  -- sfix25_En12
              voltage_out_dq_2_1 => voltage_out_dq_2_1_sig,  -- sfix25_En12
              voltage_out_dq_2_2 => voltage_out_dq_2_2_sig,  -- sfix25_En12
              voltage_out_dq_3_0 => voltage_out_dq_3_0_sig,  -- sfix25_En12
              voltage_out_dq_3_1 => voltage_out_dq_3_1_sig,  -- sfix25_En12
              voltage_out_dq_3_2 => voltage_out_dq_3_2_sig,  -- sfix25_En12
              Out2_0 => Out2_0_sig,  -- sfix25_En12
              Out2_1 => Out2_1_sig,  -- sfix25_En12
              Out2_2 => Out2_2_sig,  -- sfix25_En12
              Out2_3 => Out2_3_sig,  -- sfix25_En12
              Out2_4 => Out2_4_sig,  -- sfix25_En12
              Out2_5 => Out2_5_sig,  -- sfix25_En12
              Out2_6 => Out2_6_sig,  -- sfix25_En12
              Out2_7 => Out2_7_sig,  -- sfix25_En12
              Out2_8 => Out2_8_sig,  -- sfix25_En12
              Out3_0 => Out3_0_sig,  -- sfix25_En12
              Out3_1 => Out3_1_sig,  -- sfix25_En12
              Out3_2 => Out3_2_sig,  -- sfix25_En12
              Out4_0 => Out4_0_sig,  -- sfix25_En12
              Out4_1 => Out4_1_sig,  -- sfix25_En12
              Out4_2 => Out4_2_sig,  -- sfix25_En12
              Out5_0 => Out5_0_sig,  -- sfix25_En12
              Out5_1 => Out5_1_sig,  -- sfix25_En12
              Out5_2 => Out5_2_sig  -- sfix25_En12
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  voltage_out_dq_1_0 <= voltage_out_dq_1_0_sig;

  voltage_out_dq_1_1 <= voltage_out_dq_1_1_sig;

  voltage_out_dq_1_2 <= voltage_out_dq_1_2_sig;

  voltage_out_dq_2_0 <= voltage_out_dq_2_0_sig;

  voltage_out_dq_2_1 <= voltage_out_dq_2_1_sig;

  voltage_out_dq_2_2 <= voltage_out_dq_2_2_sig;

  voltage_out_dq_3_0 <= voltage_out_dq_3_0_sig;

  voltage_out_dq_3_1 <= voltage_out_dq_3_1_sig;

  voltage_out_dq_3_2 <= voltage_out_dq_3_2_sig;

  Out2_0 <= Out2_0_sig;

  Out2_1 <= Out2_1_sig;

  Out2_2 <= Out2_2_sig;

  Out2_3 <= Out2_3_sig;

  Out2_4 <= Out2_4_sig;

  Out2_5 <= Out2_5_sig;

  Out2_6 <= Out2_6_sig;

  Out2_7 <= Out2_7_sig;

  Out2_8 <= Out2_8_sig;

  Out3_0 <= Out3_0_sig;

  Out3_1 <= Out3_1_sig;

  Out3_2 <= Out3_2_sig;

  Out4_0 <= Out4_0_sig;

  Out4_1 <= Out4_1_sig;

  Out4_2 <= Out4_2_sig;

  Out5_0 <= Out5_0_sig;

  Out5_1 <= Out5_1_sig;

  Out5_2 <= Out5_2_sig;

END rtl;

