
day9assing2 axis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000125c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080013ec  080013ec  000023ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800144c  0800144c  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  0800144c  0800144c  0000244c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001454  08001454  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001454  08001454  00002454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001458  08001458  00002458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  0800145c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001bb5  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000093f  00000000  00000000  00004c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b0  00000000  00000000  00005578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000122  00000000  00000000  00005728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001656  00000000  00000000  0000584a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000024a4  00000000  00000000  00006ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c226  00000000  00000000  00009344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0009556a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009bc  00000000  00000000  000955b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  00095f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  00095f8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080013d4 	.word	0x080013d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	080013d4 	.word	0x080013d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin){
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]

	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000278:	4b28      	ldr	r3, [pc, #160]	@ (800031c <LedInit+0xac>)
 800027a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800027c:	4a27      	ldr	r2, [pc, #156]	@ (800031c <LedInit+0xac>)
 800027e:	f043 0308 	orr.w	r3, r3, #8
 8000282:	6313      	str	r3, [r2, #48]	@ 0x30

	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 8000284:	4b26      	ldr	r3, [pc, #152]	@ (8000320 <LedInit+0xb0>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	687a      	ldr	r2, [r7, #4]
 800028a:	0052      	lsls	r2, r2, #1
 800028c:	3201      	adds	r2, #1
 800028e:	2101      	movs	r1, #1
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	43d2      	mvns	r2, r2
 8000296:	4611      	mov	r1, r2
 8000298:	4a21      	ldr	r2, [pc, #132]	@ (8000320 <LedInit+0xb0>)
 800029a:	400b      	ands	r3, r1
 800029c:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 800029e:	4b20      	ldr	r3, [pc, #128]	@ (8000320 <LedInit+0xb0>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	687a      	ldr	r2, [r7, #4]
 80002a4:	0052      	lsls	r2, r2, #1
 80002a6:	2101      	movs	r1, #1
 80002a8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ac:	4611      	mov	r1, r2
 80002ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000320 <LedInit+0xb0>)
 80002b0:	430b      	orrs	r3, r1
 80002b2:	6013      	str	r3, [r2, #0]

	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000320 <LedInit+0xb0>)
 80002b6:	689b      	ldr	r3, [r3, #8]
 80002b8:	687a      	ldr	r2, [r7, #4]
 80002ba:	0052      	lsls	r2, r2, #1
 80002bc:	3201      	adds	r2, #1
 80002be:	2101      	movs	r1, #1
 80002c0:	4091      	lsls	r1, r2
 80002c2:	687a      	ldr	r2, [r7, #4]
 80002c4:	0052      	lsls	r2, r2, #1
 80002c6:	2001      	movs	r0, #1
 80002c8:	fa00 f202 	lsl.w	r2, r0, r2
 80002cc:	430a      	orrs	r2, r1
 80002ce:	43d2      	mvns	r2, r2
 80002d0:	4611      	mov	r1, r2
 80002d2:	4a13      	ldr	r2, [pc, #76]	@ (8000320 <LedInit+0xb0>)
 80002d4:	400b      	ands	r3, r1
 80002d6:	6093      	str	r3, [r2, #8]

	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002d8:	4b11      	ldr	r3, [pc, #68]	@ (8000320 <LedInit+0xb0>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	0052      	lsls	r2, r2, #1
 80002e0:	3201      	adds	r2, #1
 80002e2:	2101      	movs	r1, #1
 80002e4:	4091      	lsls	r1, r2
 80002e6:	687a      	ldr	r2, [r7, #4]
 80002e8:	0052      	lsls	r2, r2, #1
 80002ea:	2001      	movs	r0, #1
 80002ec:	fa00 f202 	lsl.w	r2, r0, r2
 80002f0:	430a      	orrs	r2, r1
 80002f2:	43d2      	mvns	r2, r2
 80002f4:	4611      	mov	r1, r2
 80002f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000320 <LedInit+0xb0>)
 80002f8:	400b      	ands	r3, r1
 80002fa:	60d3      	str	r3, [r2, #12]

	LED_GPIO->OTYPER &= ~BV(pin);
 80002fc:	4b08      	ldr	r3, [pc, #32]	@ (8000320 <LedInit+0xb0>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	2101      	movs	r1, #1
 8000302:	687a      	ldr	r2, [r7, #4]
 8000304:	fa01 f202 	lsl.w	r2, r1, r2
 8000308:	43d2      	mvns	r2, r2
 800030a:	4611      	mov	r1, r2
 800030c:	4a04      	ldr	r2, [pc, #16]	@ (8000320 <LedInit+0xb0>)
 800030e:	400b      	ands	r3, r1
 8000310:	6053      	str	r3, [r2, #4]
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	40023800 	.word	0x40023800
 8000320:	40020c00 	.word	0x40020c00

08000324 <LedOn>:

void LedOn(uint32_t pin){
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]

LED_GPIO->ODR |= BV(pin);
 800032c:	4b07      	ldr	r3, [pc, #28]	@ (800034c <LedOn+0x28>)
 800032e:	695b      	ldr	r3, [r3, #20]
 8000330:	2101      	movs	r1, #1
 8000332:	687a      	ldr	r2, [r7, #4]
 8000334:	fa01 f202 	lsl.w	r2, r1, r2
 8000338:	4611      	mov	r1, r2
 800033a:	4a04      	ldr	r2, [pc, #16]	@ (800034c <LedOn+0x28>)
 800033c:	430b      	orrs	r3, r1
 800033e:	6153      	str	r3, [r2, #20]

}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	40020c00 	.word	0x40020c00

08000350 <LedOff>:

void LedOff(uint32_t pin){
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]

	LED_GPIO->ODR &= ~BV(pin);
 8000358:	4b07      	ldr	r3, [pc, #28]	@ (8000378 <LedOff+0x28>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	2101      	movs	r1, #1
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	fa01 f202 	lsl.w	r2, r1, r2
 8000364:	43d2      	mvns	r2, r2
 8000366:	4611      	mov	r1, r2
 8000368:	4a03      	ldr	r2, [pc, #12]	@ (8000378 <LedOff+0x28>)
 800036a:	400b      	ands	r3, r1
 800036c:	6153      	str	r3, [r2, #20]

}
 800036e:	bf00      	nop
 8000370:	370c      	adds	r7, #12
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr
 8000378:	40020c00 	.word	0x40020c00

0800037c <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 800037c:	b480      	push	{r7}
 800037e:	b085      	sub	sp, #20
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000384:	4b0e      	ldr	r3, [pc, #56]	@ (80003c0 <DelayMs+0x44>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800038a:	4b0e      	ldr	r3, [pc, #56]	@ (80003c4 <DelayMs+0x48>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4a0e      	ldr	r2, [pc, #56]	@ (80003c8 <DelayMs+0x4c>)
 8000390:	fba2 2303 	umull	r2, r3, r2, r3
 8000394:	099b      	lsrs	r3, r3, #6
 8000396:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	68ba      	ldr	r2, [r7, #8]
 800039c:	fb02 f303 	mul.w	r3, r2, r3
 80003a0:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80003a2:	bf00      	nop
 80003a4:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <DelayMs+0x44>)
 80003a6:	685a      	ldr	r2, [r3, #4]
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	1ad2      	subs	r2, r2, r3
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	429a      	cmp	r2, r3
 80003b0:	d3f8      	bcc.n	80003a4 <DelayMs+0x28>
}
 80003b2:	bf00      	nop
 80003b4:	bf00      	nop
 80003b6:	3714      	adds	r7, #20
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	e0001000 	.word	0xe0001000
 80003c4:	20000000 	.word	0x20000000
 80003c8:	10624dd3 	.word	0x10624dd3

080003cc <LIS_WriteIO>:


#include "lis3dsh.h"

// Accel IO Functions
void LIS_WriteIO(uint8_t reg, uint8_t data[], uint8_t size) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	6039      	str	r1, [r7, #0]
 80003d6:	71fb      	strb	r3, [r7, #7]
 80003d8:	4613      	mov	r3, r2
 80003da:	71bb      	strb	r3, [r7, #6]
	// enable slave
	SPI_CS_Enable();
 80003dc:	f000 fa14 	bl	8000808 <SPI_CS_Enable>
	// write register address
	SPI_Transmit(reg);
 80003e0:	79fb      	ldrb	r3, [r7, #7]
 80003e2:	4618      	mov	r0, r3
 80003e4:	f000 f9de 	bl	80007a4 <SPI_Transmit>
	// write data byte(s)
	for(int i=0; i<size; i++)
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	e009      	b.n	8000402 <LIS_WriteIO+0x36>
		SPI_Transmit(data[i]);
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	683a      	ldr	r2, [r7, #0]
 80003f2:	4413      	add	r3, r2
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 f9d4 	bl	80007a4 <SPI_Transmit>
	for(int i=0; i<size; i++)
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	3301      	adds	r3, #1
 8000400:	60fb      	str	r3, [r7, #12]
 8000402:	79bb      	ldrb	r3, [r7, #6]
 8000404:	68fa      	ldr	r2, [r7, #12]
 8000406:	429a      	cmp	r2, r3
 8000408:	dbf1      	blt.n	80003ee <LIS_WriteIO+0x22>
	// disable slave
	SPI_CS_Disable();
 800040a:	f000 fa09 	bl	8000820 <SPI_CS_Disable>
}
 800040e:	bf00      	nop
 8000410:	3710      	adds	r7, #16
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}

08000416 <LIS_ReadIO>:

void LIS_ReadIO(uint8_t reg, uint8_t data[], uint8_t size) {
 8000416:	b580      	push	{r7, lr}
 8000418:	b084      	sub	sp, #16
 800041a:	af00      	add	r7, sp, #0
 800041c:	4603      	mov	r3, r0
 800041e:	6039      	str	r1, [r7, #0]
 8000420:	71fb      	strb	r3, [r7, #7]
 8000422:	4613      	mov	r3, r2
 8000424:	71bb      	strb	r3, [r7, #6]
	reg |= BV(7); /*bug fixed R=1 */
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800042c:	71fb      	strb	r3, [r7, #7]
	// enable slave
	SPI_CS_Enable();
 800042e:	f000 f9eb 	bl	8000808 <SPI_CS_Enable>
	// write register address
	SPI_Transmit(reg);
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	4618      	mov	r0, r3
 8000436:	f000 f9b5 	bl	80007a4 <SPI_Transmit>
	// read data byte(s)
	for(int i=0; i<size; i++)
 800043a:	2300      	movs	r3, #0
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	e00b      	b.n	8000458 <LIS_ReadIO+0x42>
		data[i] = SPI_Receive();
 8000440:	f000 f9d4 	bl	80007ec <SPI_Receive>
 8000444:	4603      	mov	r3, r0
 8000446:	4619      	mov	r1, r3
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	683a      	ldr	r2, [r7, #0]
 800044c:	4413      	add	r3, r2
 800044e:	b2ca      	uxtb	r2, r1
 8000450:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<size; i++)
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	3301      	adds	r3, #1
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	79bb      	ldrb	r3, [r7, #6]
 800045a:	68fa      	ldr	r2, [r7, #12]
 800045c:	429a      	cmp	r2, r3
 800045e:	dbef      	blt.n	8000440 <LIS_ReadIO+0x2a>
	// disable slave
	SPI_CS_Disable();
 8000460:	f000 f9de 	bl	8000820 <SPI_CS_Disable>
}
 8000464:	bf00      	nop
 8000466:	3710      	adds	r7, #16
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}

0800046c <LIS_Init>:

// Accel Init
void LIS_Init(void) {
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
	// Initialize SPI
	SPI_Init();
 8000472:	f000 f913 	bl	800069c <SPI_Init>
	DelayMs(3);
 8000476:	2003      	movs	r0, #3
 8000478:	f7ff ff80 	bl	800037c <DelayMs>
	// Set Data rate and Enable axes
	uint8_t config = (LIS_DATARATE_25 | LIS_XYZ_ENABLE);
 800047c:	2347      	movs	r3, #71	@ 0x47
 800047e:	71fb      	strb	r3, [r7, #7]
	LIS_WriteIO(LIS_CTRL_REG4_ADDR, &config, 1);
 8000480:	1dfb      	adds	r3, r7, #7
 8000482:	2201      	movs	r2, #1
 8000484:	4619      	mov	r1, r3
 8000486:	2020      	movs	r0, #32
 8000488:	f7ff ffa0 	bl	80003cc <LIS_WriteIO>
	DelayMs(3);
 800048c:	2003      	movs	r0, #3
 800048e:	f7ff ff75 	bl	800037c <DelayMs>
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <LIS_GetData>:

// Accel Get Raw Data
LIS_Data LIS_GetData(void) {
 800049a:	b580      	push	{r7, lr}
 800049c:	b086      	sub	sp, #24
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	uint16_t x, y, z;
	// read x low and x high and combine to 16-bit x reading
	LIS_ReadIO(LIS_OUT_X_L_ADDR, data, 2);
 80004a2:	f107 0310 	add.w	r3, r7, #16
 80004a6:	2202      	movs	r2, #2
 80004a8:	4619      	mov	r1, r3
 80004aa:	2028      	movs	r0, #40	@ 0x28
 80004ac:	f7ff ffb3 	bl	8000416 <LIS_ReadIO>
	x = ((uint16_t)data[1] << 8) | data[0];
 80004b0:	7c7b      	ldrb	r3, [r7, #17]
 80004b2:	021b      	lsls	r3, r3, #8
 80004b4:	b21a      	sxth	r2, r3
 80004b6:	7c3b      	ldrb	r3, [r7, #16]
 80004b8:	b21b      	sxth	r3, r3
 80004ba:	4313      	orrs	r3, r2
 80004bc:	b21b      	sxth	r3, r3
 80004be:	82fb      	strh	r3, [r7, #22]
	// read y low and y high and combine to 16-bit y reading
	LIS_ReadIO(LIS_OUT_Y_L_ADDR, data, 2);
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	2202      	movs	r2, #2
 80004c6:	4619      	mov	r1, r3
 80004c8:	202a      	movs	r0, #42	@ 0x2a
 80004ca:	f7ff ffa4 	bl	8000416 <LIS_ReadIO>
	y = ((uint16_t)data[1] << 8) | data[0];
 80004ce:	7c7b      	ldrb	r3, [r7, #17]
 80004d0:	021b      	lsls	r3, r3, #8
 80004d2:	b21a      	sxth	r2, r3
 80004d4:	7c3b      	ldrb	r3, [r7, #16]
 80004d6:	b21b      	sxth	r3, r3
 80004d8:	4313      	orrs	r3, r2
 80004da:	b21b      	sxth	r3, r3
 80004dc:	82bb      	strh	r3, [r7, #20]
	// read z low and z high and combine to 16-bit z reading
	LIS_ReadIO(LIS_OUT_Z_L_ADDR, data, 2);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	2202      	movs	r2, #2
 80004e4:	4619      	mov	r1, r3
 80004e6:	202c      	movs	r0, #44	@ 0x2c
 80004e8:	f7ff ff95 	bl	8000416 <LIS_ReadIO>
	z = ((uint16_t)data[1] << 8) | data[0];
 80004ec:	7c7b      	ldrb	r3, [r7, #17]
 80004ee:	021b      	lsls	r3, r3, #8
 80004f0:	b21a      	sxth	r2, r3
 80004f2:	7c3b      	ldrb	r3, [r7, #16]
 80004f4:	b21b      	sxth	r3, r3
 80004f6:	4313      	orrs	r3, r2
 80004f8:	b21b      	sxth	r3, r3
 80004fa:	827b      	strh	r3, [r7, #18]
	// fill readings in struct and return
	LIS_Data val;
	val.x = x;
 80004fc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000500:	813b      	strh	r3, [r7, #8]
	val.y = y;
 8000502:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000506:	817b      	strh	r3, [r7, #10]
	val.z = z;
 8000508:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800050c:	81bb      	strh	r3, [r7, #12]
	return val;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	461a      	mov	r2, r3
 8000512:	f107 0308 	add.w	r3, r7, #8
 8000516:	6818      	ldr	r0, [r3, #0]
 8000518:	6010      	str	r0, [r2, #0]
 800051a:	889b      	ldrh	r3, [r3, #4]
 800051c:	8093      	strh	r3, [r2, #4]
}
 800051e:	6878      	ldr	r0, [r7, #4]
 8000520:	3718      	adds	r7, #24
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}

08000526 <LIS_DRdy>:

// Accel if Ready
int LIS_DRdy(void) {
 8000526:	b580      	push	{r7, lr}
 8000528:	b082      	sub	sp, #8
 800052a:	af00      	add	r7, sp, #0
	uint8_t status;
	do {
		LIS_ReadIO(LIS_STATUS_ADDR, &status, 1);
 800052c:	1dfb      	adds	r3, r7, #7
 800052e:	2201      	movs	r2, #1
 8000530:	4619      	mov	r1, r3
 8000532:	2027      	movs	r0, #39	@ 0x27
 8000534:	f7ff ff6f 	bl	8000416 <LIS_ReadIO>
	} while( (status & LIS_STATUS_XYZ_Msk) == 0 );
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	f003 0307 	and.w	r3, r3, #7
 800053e:	2b00      	cmp	r3, #0
 8000540:	d0f4      	beq.n	800052c <LIS_DRdy+0x6>
	return 1;
 8000542:	2301      	movs	r3, #1
}
 8000544:	4618      	mov	r0, r3
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}

0800054c <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000554:	4b0e      	ldr	r3, [pc, #56]	@ (8000590 <DelayMs+0x44>)
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800055a:	4b0e      	ldr	r3, [pc, #56]	@ (8000594 <DelayMs+0x48>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a0e      	ldr	r2, [pc, #56]	@ (8000598 <DelayMs+0x4c>)
 8000560:	fba2 2303 	umull	r2, r3, r2, r3
 8000564:	099b      	lsrs	r3, r3, #6
 8000566:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	fb02 f303 	mul.w	r3, r2, r3
 8000570:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000572:	bf00      	nop
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <DelayMs+0x44>)
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	1ad2      	subs	r2, r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	429a      	cmp	r2, r3
 8000580:	d3f8      	bcc.n	8000574 <DelayMs+0x28>
}
 8000582:	bf00      	nop
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e0001000 	.word	0xe0001000
 8000594:	20000000 	.word	0x20000000
 8000598:	10624dd3 	.word	0x10624dd3

0800059c <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
#warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08c      	sub	sp, #48	@ 0x30
 80005a0:	af00      	add	r7, sp, #0
	char str[32];
	int ret;
	LIS_Data val;
	SystemInit();
 80005a2:	f000 f97f 	bl	80008a4 <SystemInit>
	UartInit(BAUD_9600);
 80005a6:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80005aa:	f000 f9b1 	bl	8000910 <UartInit>
  UartPuts("lis3dsh Accel Demo!");
 80005ae:	4836      	ldr	r0, [pc, #216]	@ (8000688 <main+0xec>)
 80005b0:	f000 fa32 	bl	8000a18 <UartPuts>

	LIS_Init();
 80005b4:	f7ff ff5a 	bl	800046c <LIS_Init>
	DelayMs(1000);
 80005b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005bc:	f7ff ffc6 	bl	800054c <DelayMs>
	LedInit(LED_GREEN);
 80005c0:	200c      	movs	r0, #12
 80005c2:	f7ff fe55 	bl	8000270 <LedInit>
	LedInit(LED_ORANGE);
 80005c6:	200d      	movs	r0, #13
 80005c8:	f7ff fe52 	bl	8000270 <LedInit>
	LedInit(LED_RED);
 80005cc:	200e      	movs	r0, #14
 80005ce:	f7ff fe4f 	bl	8000270 <LedInit>
	LedInit(LED_BLUE);
 80005d2:	200f      	movs	r0, #15
 80005d4:	f7ff fe4c 	bl	8000270 <LedInit>

	while(1) {

		ret = LIS_DRdy();
 80005d8:	f7ff ffa5 	bl	8000526 <LIS_DRdy>
 80005dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if(ret){
 80005de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d0f9      	beq.n	80005d8 <main+0x3c>
			val = LIS_GetData();
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff ff57 	bl	800049a <LIS_GetData>
			sprintf(str,"X = %d, Y = %d ",val.x,val.y);
 80005ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80005f0:	461a      	mov	r2, r3
 80005f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005f6:	f107 000c 	add.w	r0, r7, #12
 80005fa:	4924      	ldr	r1, [pc, #144]	@ (800068c <main+0xf0>)
 80005fc:	f000 fa52 	bl	8000aa4 <siprintf>
			UartPuts(str);
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	4618      	mov	r0, r3
 8000606:	f000 fa07 	bl	8000a18 <UartPuts>
			DelayMs(1000);
 800060a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800060e:	f7ff ff9d 	bl	800054c <DelayMs>
			sprintf(str,"Z = %d",val.z);
 8000612:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000616:	461a      	mov	r2, r3
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	491c      	ldr	r1, [pc, #112]	@ (8000690 <main+0xf4>)
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fa40 	bl	8000aa4 <siprintf>
			if(val.x > 1000)
 8000624:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000628:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800062c:	dd03      	ble.n	8000636 <main+0x9a>
				LedOn(LED_RED);
 800062e:	200e      	movs	r0, #14
 8000630:	f7ff fe78 	bl	8000324 <LedOn>
 8000634:	e002      	b.n	800063c <main+0xa0>
			else
				LedOff(LED_RED);
 8000636:	200e      	movs	r0, #14
 8000638:	f7ff fe8a 	bl	8000350 <LedOff>

			if(val.x < -2500)
 800063c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000640:	4a14      	ldr	r2, [pc, #80]	@ (8000694 <main+0xf8>)
 8000642:	4293      	cmp	r3, r2
 8000644:	da03      	bge.n	800064e <main+0xb2>
				LedOn(LED_GREEN);
 8000646:	200c      	movs	r0, #12
 8000648:	f7ff fe6c 	bl	8000324 <LedOn>
 800064c:	e002      	b.n	8000654 <main+0xb8>
			else
				LedOff(LED_GREEN);
 800064e:	200c      	movs	r0, #12
 8000650:	f7ff fe7e 	bl	8000350 <LedOff>

			if(val.y > 2500)
 8000654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000658:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800065c:	4293      	cmp	r3, r2
 800065e:	dd03      	ble.n	8000668 <main+0xcc>
				LedOn(LED_ORANGE);
 8000660:	200d      	movs	r0, #13
 8000662:	f7ff fe5f 	bl	8000324 <LedOn>
 8000666:	e002      	b.n	800066e <main+0xd2>
			else
				LedOff(LED_ORANGE);
 8000668:	200d      	movs	r0, #13
 800066a:	f7ff fe71 	bl	8000350 <LedOff>

			if(val.y < -3000)
 800066e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000672:	4a09      	ldr	r2, [pc, #36]	@ (8000698 <main+0xfc>)
 8000674:	4293      	cmp	r3, r2
 8000676:	da03      	bge.n	8000680 <main+0xe4>
				LedOn(LED_BLUE);
 8000678:	200f      	movs	r0, #15
 800067a:	f7ff fe53 	bl	8000324 <LedOn>
 800067e:	e7ab      	b.n	80005d8 <main+0x3c>
			else
				LedOff(LED_BLUE);
 8000680:	200f      	movs	r0, #15
 8000682:	f7ff fe65 	bl	8000350 <LedOff>
		ret = LIS_DRdy();
 8000686:	e7a7      	b.n	80005d8 <main+0x3c>
 8000688:	080013ec 	.word	0x080013ec
 800068c:	08001400 	.word	0x08001400
 8000690:	08001410 	.word	0x08001410
 8000694:	fffff63c 	.word	0xfffff63c
 8000698:	fffff448 	.word	0xfffff448

0800069c <SPI_Init>:
 */


#include "spi.h"

void SPI_Init(void) {
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	// SPI GPIO CS pin config
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80006a0:	4b3c      	ldr	r3, [pc, #240]	@ (8000794 <SPI_Init+0xf8>)
 80006a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a4:	4a3b      	ldr	r2, [pc, #236]	@ (8000794 <SPI_Init+0xf8>)
 80006a6:	f043 0310 	orr.w	r3, r3, #16
 80006aa:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOE->MODER &= ~BV(SPI_CS_PIN*2+1); // GPIO mode=OUTPUT(0b01)
 80006ac:	4b3a      	ldr	r3, [pc, #232]	@ (8000798 <SPI_Init+0xfc>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a39      	ldr	r2, [pc, #228]	@ (8000798 <SPI_Init+0xfc>)
 80006b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006b6:	6013      	str	r3, [r2, #0]
	GPIOE->MODER |= BV(SPI_CS_PIN*2);
 80006b8:	4b37      	ldr	r3, [pc, #220]	@ (8000798 <SPI_Init+0xfc>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a36      	ldr	r2, [pc, #216]	@ (8000798 <SPI_Init+0xfc>)
 80006be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006c2:	6013      	str	r3, [r2, #0]
	GPIOE->OSPEEDR &= ~BV(SPI_CS_PIN*2+1); // GPIO speed=Medium(0b01)
 80006c4:	4b34      	ldr	r3, [pc, #208]	@ (8000798 <SPI_Init+0xfc>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	4a33      	ldr	r2, [pc, #204]	@ (8000798 <SPI_Init+0xfc>)
 80006ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006ce:	6093      	str	r3, [r2, #8]
	GPIOE->OSPEEDR |= BV(SPI_CS_PIN*2);
 80006d0:	4b31      	ldr	r3, [pc, #196]	@ (8000798 <SPI_Init+0xfc>)
 80006d2:	689b      	ldr	r3, [r3, #8]
 80006d4:	4a30      	ldr	r2, [pc, #192]	@ (8000798 <SPI_Init+0xfc>)
 80006d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006da:	6093      	str	r3, [r2, #8]
	GPIOE->PUPDR &= ~(BV(SPI_CS_PIN*2+1) | BV(SPI_CS_PIN*2)); // GPIO No Pull-up/down (0b00)
 80006dc:	4b2e      	ldr	r3, [pc, #184]	@ (8000798 <SPI_Init+0xfc>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	4a2d      	ldr	r2, [pc, #180]	@ (8000798 <SPI_Init+0xfc>)
 80006e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80006e6:	60d3      	str	r3, [r2, #12]
	GPIOE->OTYPER &= ~BV(SPI_CS_PIN);	// GPIO push-pull
 80006e8:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <SPI_Init+0xfc>)
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	4a2a      	ldr	r2, [pc, #168]	@ (8000798 <SPI_Init+0xfc>)
 80006ee:	f023 0308 	bic.w	r3, r3, #8
 80006f2:	6053      	str	r3, [r2, #4]
	// Disable slave initially
	SPI_CS_Disable();
 80006f4:	f000 f894 	bl	8000820 <SPI_CS_Disable>

	// SPI GPIO MOSI, MISO, SCLK pin config
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80006f8:	4b26      	ldr	r3, [pc, #152]	@ (8000794 <SPI_Init+0xf8>)
 80006fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fc:	4a25      	ldr	r2, [pc, #148]	@ (8000794 <SPI_Init+0xf8>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO mode=AltFn(0b10)
 8000704:	4b25      	ldr	r3, [pc, #148]	@ (800079c <SPI_Init+0x100>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a24      	ldr	r2, [pc, #144]	@ (800079c <SPI_Init+0x100>)
 800070a:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 800070e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 8000710:	4b22      	ldr	r3, [pc, #136]	@ (800079c <SPI_Init+0x100>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a21      	ldr	r2, [pc, #132]	@ (800079c <SPI_Init+0x100>)
 8000716:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800071a:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1)); // GPIO speed=Medium(0b01)
 800071c:	4b1f      	ldr	r3, [pc, #124]	@ (800079c <SPI_Init+0x100>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	4a1e      	ldr	r2, [pc, #120]	@ (800079c <SPI_Init+0x100>)
 8000722:	f423 4328 	bic.w	r3, r3, #43008	@ 0xa800
 8000726:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2));
 8000728:	4b1c      	ldr	r3, [pc, #112]	@ (800079c <SPI_Init+0x100>)
 800072a:	689b      	ldr	r3, [r3, #8]
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <SPI_Init+0x100>)
 800072e:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 8000732:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO Pull-Down (0b10)
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <SPI_Init+0x100>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	4a18      	ldr	r2, [pc, #96]	@ (800079c <SPI_Init+0x100>)
 800073a:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 800073e:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 8000740:	4b16      	ldr	r3, [pc, #88]	@ (800079c <SPI_Init+0x100>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4a15      	ldr	r2, [pc, #84]	@ (800079c <SPI_Init+0x100>)
 8000746:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800074a:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(SPI_MOSI_PIN)|BV(SPI_MISO_PIN)|BV(SPI_SCLK_PIN));	// GPIO push-pull
 800074c:	4b13      	ldr	r3, [pc, #76]	@ (800079c <SPI_Init+0x100>)
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	4a12      	ldr	r2, [pc, #72]	@ (800079c <SPI_Init+0x100>)
 8000752:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8000756:	6053      	str	r3, [r2, #4]
	GPIOA->AFR[0] |= (SPI_ALT_FN << GPIO_AFRL_AFSEL5_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL6_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL7_Pos); /* BUG FIXED |= */
 8000758:	4b10      	ldr	r3, [pc, #64]	@ (800079c <SPI_Init+0x100>)
 800075a:	6a1b      	ldr	r3, [r3, #32]
 800075c:	4a0f      	ldr	r2, [pc, #60]	@ (800079c <SPI_Init+0x100>)
 800075e:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000762:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000766:	6213      	str	r3, [r2, #32]

	// SPI bus config
	// Enable SPI clock
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <SPI_Init+0xf8>)
 800076a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076c:	4a09      	ldr	r2, [pc, #36]	@ (8000794 <SPI_Init+0xf8>)
 800076e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000772:	6453      	str	r3, [r2, #68]	@ 0x44
	// CR1: Master=1, BR=0x02(010), LSBF=0, DFF=0 (8-bit), CRCEN=0,
	//		SSM=1 & SSI=1 (Soft Slave Manage), BIDI=0 and RXONLY=0 for Full Duplex,
	//		CPOL=0 and CPHA=0 for LIS3DSH
	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (0x02 << SPI_CR1_BR_Pos);
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <SPI_Init+0x104>)
 8000776:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800077a:	601a      	str	r2, [r3, #0]

	// CR2 = Motorola Frame, No intr enabled, No dma enabled, No SS output
	SPI1->CR2 = 0x0000;
 800077c:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <SPI_Init+0x104>)
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]
	// Enable SPI
	SPI1->CR1 |= SPI_CR1_SPE; /*bug fixed |= */
 8000782:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <SPI_Init+0x104>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a06      	ldr	r2, [pc, #24]	@ (80007a0 <SPI_Init+0x104>)
 8000788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800078c:	6013      	str	r3, [r2, #0]
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800
 8000798:	40021000 	.word	0x40021000
 800079c:	40020000 	.word	0x40020000
 80007a0:	40013000 	.word	0x40013000

080007a4 <SPI_Transmit>:

uint16_t SPI_Transmit(uint8_t dataW) {
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
	// wait while tx regr is not empty
	while(!(SPI1->SR & SPI_SR_TXE))
 80007ae:	bf00      	nop
 80007b0:	4b0d      	ldr	r3, [pc, #52]	@ (80007e8 <SPI_Transmit+0x44>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	f003 0302 	and.w	r3, r3, #2
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d0f9      	beq.n	80007b0 <SPI_Transmit+0xc>
		;
	// write given data into spi data regr
	uint32_t frame = dataW;
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	60fb      	str	r3, [r7, #12]
	SPI1->DR = frame;
 80007c0:	4a09      	ldr	r2, [pc, #36]	@ (80007e8 <SPI_Transmit+0x44>)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	60d3      	str	r3, [r2, #12]
	// wait while rx regr is empty
	while(!(SPI1->SR & SPI_SR_RXNE))
 80007c6:	bf00      	nop
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <SPI_Transmit+0x44>)
 80007ca:	689b      	ldr	r3, [r3, #8]
 80007cc:	f003 0301 	and.w	r3, r3, #1
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d0f9      	beq.n	80007c8 <SPI_Transmit+0x24>
		;
	// read data from spi data regr
	frame = SPI1->DR;
 80007d4:	4b04      	ldr	r3, [pc, #16]	@ (80007e8 <SPI_Transmit+0x44>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	60fb      	str	r3, [r7, #12]
	return frame;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	b29b      	uxth	r3, r3
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3714      	adds	r7, #20
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr
 80007e8:	40013000 	.word	0x40013000

080007ec <SPI_Receive>:

uint16_t SPI_Receive(void) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	// send dummy data (0x00) and receive data from slave
	uint32_t val = SPI_Transmit(0x00);
 80007f2:	2000      	movs	r0, #0
 80007f4:	f7ff ffd6 	bl	80007a4 <SPI_Transmit>
 80007f8:	4603      	mov	r3, r0
 80007fa:	607b      	str	r3, [r7, #4]
	// return received data
	return val;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	b29b      	uxth	r3, r3
}
 8000800:	4618      	mov	r0, r3
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <SPI_CS_Enable>:

void SPI_CS_Enable(void) {
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
	// PE.3 = 0 (active low)
	GPIOE->BSRR = BV(SPI_CS_CLR_BIT);
 800080c:	4b03      	ldr	r3, [pc, #12]	@ (800081c <SPI_CS_Enable+0x14>)
 800080e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000812:	619a      	str	r2, [r3, #24]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr
 800081c:	40021000 	.word	0x40021000

08000820 <SPI_CS_Disable>:

void SPI_CS_Disable(void) {
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
	// PE.3 = 1 (active low)
	GPIOE->BSRR = BV(SPI_CS_SET_BIT);
 8000824:	4b03      	ldr	r3, [pc, #12]	@ (8000834 <SPI_CS_Disable+0x14>)
 8000826:	2208      	movs	r2, #8
 8000828:	619a      	str	r2, [r3, #24]
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	40021000 	.word	0x40021000

08000838 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b086      	sub	sp, #24
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000840:	4a14      	ldr	r2, [pc, #80]	@ (8000894 <_sbrk+0x5c>)
 8000842:	4b15      	ldr	r3, [pc, #84]	@ (8000898 <_sbrk+0x60>)
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <_sbrk+0x64>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d102      	bne.n	800085a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000854:	4b11      	ldr	r3, [pc, #68]	@ (800089c <_sbrk+0x64>)
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <_sbrk+0x68>)
 8000858:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800085a:	4b10      	ldr	r3, [pc, #64]	@ (800089c <_sbrk+0x64>)
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4413      	add	r3, r2
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	429a      	cmp	r2, r3
 8000866:	d207      	bcs.n	8000878 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000868:	f000 f93c 	bl	8000ae4 <__errno>
 800086c:	4603      	mov	r3, r0
 800086e:	220c      	movs	r2, #12
 8000870:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000872:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000876:	e009      	b.n	800088c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <_sbrk+0x64>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800087e:	4b07      	ldr	r3, [pc, #28]	@ (800089c <_sbrk+0x64>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4413      	add	r3, r2
 8000886:	4a05      	ldr	r2, [pc, #20]	@ (800089c <_sbrk+0x64>)
 8000888:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800088a:	68fb      	ldr	r3, [r7, #12]
}
 800088c:	4618      	mov	r0, r3
 800088e:	3718      	adds	r7, #24
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20020000 	.word	0x20020000
 8000898:	00000400 	.word	0x00000400
 800089c:	20000070 	.word	0x20000070
 80008a0:	200001c0 	.word	0x200001c0

080008a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  DWT_Init();
 80008a8:	f000 f802 	bl	80008b0 <DWT_Init>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <DWT_Init+0x58>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	4a13      	ldr	r2, [pc, #76]	@ (8000908 <DWT_Init+0x58>)
 80008ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80008be:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <DWT_Init+0x58>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <DWT_Init+0x58>)
 80008c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008ca:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <DWT_Init+0x5c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <DWT_Init+0x5c>)
 80008d2:	f023 0301 	bic.w	r3, r3, #1
 80008d6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <DWT_Init+0x5c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a0b      	ldr	r2, [pc, #44]	@ (800090c <DWT_Init+0x5c>)
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008e4:	4b09      	ldr	r3, [pc, #36]	@ (800090c <DWT_Init+0x5c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008ea:	bf00      	nop
    __ASM volatile ("NOP");
 80008ec:	bf00      	nop
    __ASM volatile ("NOP");
 80008ee:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <DWT_Init+0x5c>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	bf0c      	ite	eq
 80008f8:	2301      	moveq	r3, #1
 80008fa:	2300      	movne	r3, #0
 80008fc:	b2db      	uxtb	r3, r3
}
 80008fe:	4618      	mov	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	bc80      	pop	{r7}
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	e000edf0 	.word	0xe000edf0
 800090c:	e0001000 	.word	0xe0001000

08000910 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000918:	4b31      	ldr	r3, [pc, #196]	@ (80009e0 <UartInit+0xd0>)
 800091a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091c:	4a30      	ldr	r2, [pc, #192]	@ (80009e0 <UartInit+0xd0>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000924:	4b2f      	ldr	r3, [pc, #188]	@ (80009e4 <UartInit+0xd4>)
 8000926:	6a1b      	ldr	r3, [r3, #32]
 8000928:	4a2e      	ldr	r2, [pc, #184]	@ (80009e4 <UartInit+0xd4>)
 800092a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800092e:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000930:	4b2c      	ldr	r3, [pc, #176]	@ (80009e4 <UartInit+0xd4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a2b      	ldr	r2, [pc, #172]	@ (80009e4 <UartInit+0xd4>)
 8000936:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800093a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 800093c:	4b29      	ldr	r3, [pc, #164]	@ (80009e4 <UartInit+0xd4>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a28      	ldr	r2, [pc, #160]	@ (80009e4 <UartInit+0xd4>)
 8000942:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000946:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000948:	4b26      	ldr	r3, [pc, #152]	@ (80009e4 <UartInit+0xd4>)
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	4a25      	ldr	r2, [pc, #148]	@ (80009e4 <UartInit+0xd4>)
 800094e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000952:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000954:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <UartInit+0xd4>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	4a22      	ldr	r2, [pc, #136]	@ (80009e4 <UartInit+0xd4>)
 800095a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800095e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000960:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <UartInit+0xd4>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	4a1f      	ldr	r2, [pc, #124]	@ (80009e4 <UartInit+0xd4>)
 8000966:	f023 030c 	bic.w	r3, r3, #12
 800096a:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 800096c:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <UartInit+0xd0>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000970:	4a1b      	ldr	r2, [pc, #108]	@ (80009e0 <UartInit+0xd0>)
 8000972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000976:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000978:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <UartInit+0xd8>)
 800097a:	220c      	movs	r2, #12
 800097c:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 800097e:	4b1a      	ldr	r3, [pc, #104]	@ (80009e8 <UartInit+0xd8>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000984:	4b18      	ldr	r3, [pc, #96]	@ (80009e8 <UartInit+0xd8>)
 8000986:	2200      	movs	r2, #0
 8000988:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000990:	d016      	beq.n	80009c0 <UartInit+0xb0>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000998:	d816      	bhi.n	80009c8 <UartInit+0xb8>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80009a0:	d004      	beq.n	80009ac <UartInit+0x9c>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80009a8:	d005      	beq.n	80009b6 <UartInit+0xa6>
 80009aa:	e00d      	b.n	80009c8 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80009ac:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <UartInit+0xd8>)
 80009ae:	f240 6283 	movw	r2, #1667	@ 0x683
 80009b2:	609a      	str	r2, [r3, #8]
			break;
 80009b4:	e008      	b.n	80009c8 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <UartInit+0xd8>)
 80009b8:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80009bc:	609a      	str	r2, [r3, #8]
			break;
 80009be:	e003      	b.n	80009c8 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80009c0:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <UartInit+0xd8>)
 80009c2:	228b      	movs	r2, #139	@ 0x8b
 80009c4:	609a      	str	r2, [r3, #8]
			break;
 80009c6:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80009c8:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <UartInit+0xd8>)
 80009ca:	68db      	ldr	r3, [r3, #12]
 80009cc:	4a06      	ldr	r2, [pc, #24]	@ (80009e8 <UartInit+0xd8>)
 80009ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009d2:	60d3      	str	r3, [r2, #12]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020000 	.word	0x40020000
 80009e8:	40004400 	.word	0x40004400

080009ec <UartPutch>:

void UartPutch(uint8_t ch) {
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 80009f6:	bf00      	nop
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <UartPutch+0x28>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d0f9      	beq.n	80009f8 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000a04:	4a03      	ldr	r2, [pc, #12]	@ (8000a14 <UartPutch+0x28>)
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	6053      	str	r3, [r2, #4]
}
 8000a0a:	bf00      	nop
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr
 8000a14:	40004400 	.word	0x40004400

08000a18 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	e009      	b.n	8000a3a <UartPuts+0x22>
		UartPutch(str[i]);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff ffdc 	bl	80009ec <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	3301      	adds	r3, #1
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	687a      	ldr	r2, [r7, #4]
 8000a3e:	4413      	add	r3, r2
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d1ef      	bne.n	8000a26 <UartPuts+0xe>
}
 8000a46:	bf00      	nop
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a50:	480d      	ldr	r0, [pc, #52]	@ (8000a88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a52:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a54:	f7ff ff26 	bl	80008a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a58:	480c      	ldr	r0, [pc, #48]	@ (8000a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a5a:	490d      	ldr	r1, [pc, #52]	@ (8000a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <LoopForever+0xe>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a60:	e002      	b.n	8000a68 <LoopCopyDataInit>

08000a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a66:	3304      	adds	r3, #4

08000a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a6c:	d3f9      	bcc.n	8000a62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a70:	4c0a      	ldr	r4, [pc, #40]	@ (8000a9c <LoopForever+0x16>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a74:	e001      	b.n	8000a7a <LoopFillZerobss>

08000a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a78:	3204      	adds	r2, #4

08000a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a7c:	d3fb      	bcc.n	8000a76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a7e:	f000 f837 	bl	8000af0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a82:	f7ff fd8b 	bl	800059c <main>

08000a86 <LoopForever>:

LoopForever:
  b LoopForever
 8000a86:	e7fe      	b.n	8000a86 <LoopForever>
  ldr   r0, =_estack
 8000a88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a90:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000a94:	0800145c 	.word	0x0800145c
  ldr r2, =_sbss
 8000a98:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000a9c:	200001bc 	.word	0x200001bc

08000aa0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aa0:	e7fe      	b.n	8000aa0 <ADC_IRQHandler>
	...

08000aa4 <siprintf>:
 8000aa4:	b40e      	push	{r1, r2, r3}
 8000aa6:	b500      	push	{lr}
 8000aa8:	b09c      	sub	sp, #112	@ 0x70
 8000aaa:	ab1d      	add	r3, sp, #116	@ 0x74
 8000aac:	9002      	str	r0, [sp, #8]
 8000aae:	9006      	str	r0, [sp, #24]
 8000ab0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000ab4:	4809      	ldr	r0, [pc, #36]	@ (8000adc <siprintf+0x38>)
 8000ab6:	9107      	str	r1, [sp, #28]
 8000ab8:	9104      	str	r1, [sp, #16]
 8000aba:	4909      	ldr	r1, [pc, #36]	@ (8000ae0 <siprintf+0x3c>)
 8000abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ac0:	9105      	str	r1, [sp, #20]
 8000ac2:	6800      	ldr	r0, [r0, #0]
 8000ac4:	9301      	str	r3, [sp, #4]
 8000ac6:	a902      	add	r1, sp, #8
 8000ac8:	f000 f98c 	bl	8000de4 <_svfiprintf_r>
 8000acc:	9b02      	ldr	r3, [sp, #8]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	b01c      	add	sp, #112	@ 0x70
 8000ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8000ad8:	b003      	add	sp, #12
 8000ada:	4770      	bx	lr
 8000adc:	20000004 	.word	0x20000004
 8000ae0:	ffff0208 	.word	0xffff0208

08000ae4 <__errno>:
 8000ae4:	4b01      	ldr	r3, [pc, #4]	@ (8000aec <__errno+0x8>)
 8000ae6:	6818      	ldr	r0, [r3, #0]
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	20000004 	.word	0x20000004

08000af0 <__libc_init_array>:
 8000af0:	b570      	push	{r4, r5, r6, lr}
 8000af2:	4d0d      	ldr	r5, [pc, #52]	@ (8000b28 <__libc_init_array+0x38>)
 8000af4:	4c0d      	ldr	r4, [pc, #52]	@ (8000b2c <__libc_init_array+0x3c>)
 8000af6:	1b64      	subs	r4, r4, r5
 8000af8:	10a4      	asrs	r4, r4, #2
 8000afa:	2600      	movs	r6, #0
 8000afc:	42a6      	cmp	r6, r4
 8000afe:	d109      	bne.n	8000b14 <__libc_init_array+0x24>
 8000b00:	4d0b      	ldr	r5, [pc, #44]	@ (8000b30 <__libc_init_array+0x40>)
 8000b02:	4c0c      	ldr	r4, [pc, #48]	@ (8000b34 <__libc_init_array+0x44>)
 8000b04:	f000 fc66 	bl	80013d4 <_init>
 8000b08:	1b64      	subs	r4, r4, r5
 8000b0a:	10a4      	asrs	r4, r4, #2
 8000b0c:	2600      	movs	r6, #0
 8000b0e:	42a6      	cmp	r6, r4
 8000b10:	d105      	bne.n	8000b1e <__libc_init_array+0x2e>
 8000b12:	bd70      	pop	{r4, r5, r6, pc}
 8000b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b18:	4798      	blx	r3
 8000b1a:	3601      	adds	r6, #1
 8000b1c:	e7ee      	b.n	8000afc <__libc_init_array+0xc>
 8000b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b22:	4798      	blx	r3
 8000b24:	3601      	adds	r6, #1
 8000b26:	e7f2      	b.n	8000b0e <__libc_init_array+0x1e>
 8000b28:	08001454 	.word	0x08001454
 8000b2c:	08001454 	.word	0x08001454
 8000b30:	08001454 	.word	0x08001454
 8000b34:	08001458 	.word	0x08001458

08000b38 <__retarget_lock_acquire_recursive>:
 8000b38:	4770      	bx	lr

08000b3a <__retarget_lock_release_recursive>:
 8000b3a:	4770      	bx	lr

08000b3c <_free_r>:
 8000b3c:	b538      	push	{r3, r4, r5, lr}
 8000b3e:	4605      	mov	r5, r0
 8000b40:	2900      	cmp	r1, #0
 8000b42:	d041      	beq.n	8000bc8 <_free_r+0x8c>
 8000b44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000b48:	1f0c      	subs	r4, r1, #4
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	bfb8      	it	lt
 8000b4e:	18e4      	addlt	r4, r4, r3
 8000b50:	f000 f8e0 	bl	8000d14 <__malloc_lock>
 8000b54:	4a1d      	ldr	r2, [pc, #116]	@ (8000bcc <_free_r+0x90>)
 8000b56:	6813      	ldr	r3, [r2, #0]
 8000b58:	b933      	cbnz	r3, 8000b68 <_free_r+0x2c>
 8000b5a:	6063      	str	r3, [r4, #4]
 8000b5c:	6014      	str	r4, [r2, #0]
 8000b5e:	4628      	mov	r0, r5
 8000b60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b64:	f000 b8dc 	b.w	8000d20 <__malloc_unlock>
 8000b68:	42a3      	cmp	r3, r4
 8000b6a:	d908      	bls.n	8000b7e <_free_r+0x42>
 8000b6c:	6820      	ldr	r0, [r4, #0]
 8000b6e:	1821      	adds	r1, r4, r0
 8000b70:	428b      	cmp	r3, r1
 8000b72:	bf01      	itttt	eq
 8000b74:	6819      	ldreq	r1, [r3, #0]
 8000b76:	685b      	ldreq	r3, [r3, #4]
 8000b78:	1809      	addeq	r1, r1, r0
 8000b7a:	6021      	streq	r1, [r4, #0]
 8000b7c:	e7ed      	b.n	8000b5a <_free_r+0x1e>
 8000b7e:	461a      	mov	r2, r3
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	b10b      	cbz	r3, 8000b88 <_free_r+0x4c>
 8000b84:	42a3      	cmp	r3, r4
 8000b86:	d9fa      	bls.n	8000b7e <_free_r+0x42>
 8000b88:	6811      	ldr	r1, [r2, #0]
 8000b8a:	1850      	adds	r0, r2, r1
 8000b8c:	42a0      	cmp	r0, r4
 8000b8e:	d10b      	bne.n	8000ba8 <_free_r+0x6c>
 8000b90:	6820      	ldr	r0, [r4, #0]
 8000b92:	4401      	add	r1, r0
 8000b94:	1850      	adds	r0, r2, r1
 8000b96:	4283      	cmp	r3, r0
 8000b98:	6011      	str	r1, [r2, #0]
 8000b9a:	d1e0      	bne.n	8000b5e <_free_r+0x22>
 8000b9c:	6818      	ldr	r0, [r3, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	6053      	str	r3, [r2, #4]
 8000ba2:	4408      	add	r0, r1
 8000ba4:	6010      	str	r0, [r2, #0]
 8000ba6:	e7da      	b.n	8000b5e <_free_r+0x22>
 8000ba8:	d902      	bls.n	8000bb0 <_free_r+0x74>
 8000baa:	230c      	movs	r3, #12
 8000bac:	602b      	str	r3, [r5, #0]
 8000bae:	e7d6      	b.n	8000b5e <_free_r+0x22>
 8000bb0:	6820      	ldr	r0, [r4, #0]
 8000bb2:	1821      	adds	r1, r4, r0
 8000bb4:	428b      	cmp	r3, r1
 8000bb6:	bf04      	itt	eq
 8000bb8:	6819      	ldreq	r1, [r3, #0]
 8000bba:	685b      	ldreq	r3, [r3, #4]
 8000bbc:	6063      	str	r3, [r4, #4]
 8000bbe:	bf04      	itt	eq
 8000bc0:	1809      	addeq	r1, r1, r0
 8000bc2:	6021      	streq	r1, [r4, #0]
 8000bc4:	6054      	str	r4, [r2, #4]
 8000bc6:	e7ca      	b.n	8000b5e <_free_r+0x22>
 8000bc8:	bd38      	pop	{r3, r4, r5, pc}
 8000bca:	bf00      	nop
 8000bcc:	200001b8 	.word	0x200001b8

08000bd0 <sbrk_aligned>:
 8000bd0:	b570      	push	{r4, r5, r6, lr}
 8000bd2:	4e0f      	ldr	r6, [pc, #60]	@ (8000c10 <sbrk_aligned+0x40>)
 8000bd4:	460c      	mov	r4, r1
 8000bd6:	6831      	ldr	r1, [r6, #0]
 8000bd8:	4605      	mov	r5, r0
 8000bda:	b911      	cbnz	r1, 8000be2 <sbrk_aligned+0x12>
 8000bdc:	f000 fba6 	bl	800132c <_sbrk_r>
 8000be0:	6030      	str	r0, [r6, #0]
 8000be2:	4621      	mov	r1, r4
 8000be4:	4628      	mov	r0, r5
 8000be6:	f000 fba1 	bl	800132c <_sbrk_r>
 8000bea:	1c43      	adds	r3, r0, #1
 8000bec:	d103      	bne.n	8000bf6 <sbrk_aligned+0x26>
 8000bee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000bf2:	4620      	mov	r0, r4
 8000bf4:	bd70      	pop	{r4, r5, r6, pc}
 8000bf6:	1cc4      	adds	r4, r0, #3
 8000bf8:	f024 0403 	bic.w	r4, r4, #3
 8000bfc:	42a0      	cmp	r0, r4
 8000bfe:	d0f8      	beq.n	8000bf2 <sbrk_aligned+0x22>
 8000c00:	1a21      	subs	r1, r4, r0
 8000c02:	4628      	mov	r0, r5
 8000c04:	f000 fb92 	bl	800132c <_sbrk_r>
 8000c08:	3001      	adds	r0, #1
 8000c0a:	d1f2      	bne.n	8000bf2 <sbrk_aligned+0x22>
 8000c0c:	e7ef      	b.n	8000bee <sbrk_aligned+0x1e>
 8000c0e:	bf00      	nop
 8000c10:	200001b4 	.word	0x200001b4

08000c14 <_malloc_r>:
 8000c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c18:	1ccd      	adds	r5, r1, #3
 8000c1a:	f025 0503 	bic.w	r5, r5, #3
 8000c1e:	3508      	adds	r5, #8
 8000c20:	2d0c      	cmp	r5, #12
 8000c22:	bf38      	it	cc
 8000c24:	250c      	movcc	r5, #12
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	4606      	mov	r6, r0
 8000c2a:	db01      	blt.n	8000c30 <_malloc_r+0x1c>
 8000c2c:	42a9      	cmp	r1, r5
 8000c2e:	d904      	bls.n	8000c3a <_malloc_r+0x26>
 8000c30:	230c      	movs	r3, #12
 8000c32:	6033      	str	r3, [r6, #0]
 8000c34:	2000      	movs	r0, #0
 8000c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000d10 <_malloc_r+0xfc>
 8000c3e:	f000 f869 	bl	8000d14 <__malloc_lock>
 8000c42:	f8d8 3000 	ldr.w	r3, [r8]
 8000c46:	461c      	mov	r4, r3
 8000c48:	bb44      	cbnz	r4, 8000c9c <_malloc_r+0x88>
 8000c4a:	4629      	mov	r1, r5
 8000c4c:	4630      	mov	r0, r6
 8000c4e:	f7ff ffbf 	bl	8000bd0 <sbrk_aligned>
 8000c52:	1c43      	adds	r3, r0, #1
 8000c54:	4604      	mov	r4, r0
 8000c56:	d158      	bne.n	8000d0a <_malloc_r+0xf6>
 8000c58:	f8d8 4000 	ldr.w	r4, [r8]
 8000c5c:	4627      	mov	r7, r4
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d143      	bne.n	8000cea <_malloc_r+0xd6>
 8000c62:	2c00      	cmp	r4, #0
 8000c64:	d04b      	beq.n	8000cfe <_malloc_r+0xea>
 8000c66:	6823      	ldr	r3, [r4, #0]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	4630      	mov	r0, r6
 8000c6c:	eb04 0903 	add.w	r9, r4, r3
 8000c70:	f000 fb5c 	bl	800132c <_sbrk_r>
 8000c74:	4581      	cmp	r9, r0
 8000c76:	d142      	bne.n	8000cfe <_malloc_r+0xea>
 8000c78:	6821      	ldr	r1, [r4, #0]
 8000c7a:	1a6d      	subs	r5, r5, r1
 8000c7c:	4629      	mov	r1, r5
 8000c7e:	4630      	mov	r0, r6
 8000c80:	f7ff ffa6 	bl	8000bd0 <sbrk_aligned>
 8000c84:	3001      	adds	r0, #1
 8000c86:	d03a      	beq.n	8000cfe <_malloc_r+0xea>
 8000c88:	6823      	ldr	r3, [r4, #0]
 8000c8a:	442b      	add	r3, r5
 8000c8c:	6023      	str	r3, [r4, #0]
 8000c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8000c92:	685a      	ldr	r2, [r3, #4]
 8000c94:	bb62      	cbnz	r2, 8000cf0 <_malloc_r+0xdc>
 8000c96:	f8c8 7000 	str.w	r7, [r8]
 8000c9a:	e00f      	b.n	8000cbc <_malloc_r+0xa8>
 8000c9c:	6822      	ldr	r2, [r4, #0]
 8000c9e:	1b52      	subs	r2, r2, r5
 8000ca0:	d420      	bmi.n	8000ce4 <_malloc_r+0xd0>
 8000ca2:	2a0b      	cmp	r2, #11
 8000ca4:	d917      	bls.n	8000cd6 <_malloc_r+0xc2>
 8000ca6:	1961      	adds	r1, r4, r5
 8000ca8:	42a3      	cmp	r3, r4
 8000caa:	6025      	str	r5, [r4, #0]
 8000cac:	bf18      	it	ne
 8000cae:	6059      	strne	r1, [r3, #4]
 8000cb0:	6863      	ldr	r3, [r4, #4]
 8000cb2:	bf08      	it	eq
 8000cb4:	f8c8 1000 	streq.w	r1, [r8]
 8000cb8:	5162      	str	r2, [r4, r5]
 8000cba:	604b      	str	r3, [r1, #4]
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	f000 f82f 	bl	8000d20 <__malloc_unlock>
 8000cc2:	f104 000b 	add.w	r0, r4, #11
 8000cc6:	1d23      	adds	r3, r4, #4
 8000cc8:	f020 0007 	bic.w	r0, r0, #7
 8000ccc:	1ac2      	subs	r2, r0, r3
 8000cce:	bf1c      	itt	ne
 8000cd0:	1a1b      	subne	r3, r3, r0
 8000cd2:	50a3      	strne	r3, [r4, r2]
 8000cd4:	e7af      	b.n	8000c36 <_malloc_r+0x22>
 8000cd6:	6862      	ldr	r2, [r4, #4]
 8000cd8:	42a3      	cmp	r3, r4
 8000cda:	bf0c      	ite	eq
 8000cdc:	f8c8 2000 	streq.w	r2, [r8]
 8000ce0:	605a      	strne	r2, [r3, #4]
 8000ce2:	e7eb      	b.n	8000cbc <_malloc_r+0xa8>
 8000ce4:	4623      	mov	r3, r4
 8000ce6:	6864      	ldr	r4, [r4, #4]
 8000ce8:	e7ae      	b.n	8000c48 <_malloc_r+0x34>
 8000cea:	463c      	mov	r4, r7
 8000cec:	687f      	ldr	r7, [r7, #4]
 8000cee:	e7b6      	b.n	8000c5e <_malloc_r+0x4a>
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	42a3      	cmp	r3, r4
 8000cf6:	d1fb      	bne.n	8000cf0 <_malloc_r+0xdc>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	6053      	str	r3, [r2, #4]
 8000cfc:	e7de      	b.n	8000cbc <_malloc_r+0xa8>
 8000cfe:	230c      	movs	r3, #12
 8000d00:	6033      	str	r3, [r6, #0]
 8000d02:	4630      	mov	r0, r6
 8000d04:	f000 f80c 	bl	8000d20 <__malloc_unlock>
 8000d08:	e794      	b.n	8000c34 <_malloc_r+0x20>
 8000d0a:	6005      	str	r5, [r0, #0]
 8000d0c:	e7d6      	b.n	8000cbc <_malloc_r+0xa8>
 8000d0e:	bf00      	nop
 8000d10:	200001b8 	.word	0x200001b8

08000d14 <__malloc_lock>:
 8000d14:	4801      	ldr	r0, [pc, #4]	@ (8000d1c <__malloc_lock+0x8>)
 8000d16:	f7ff bf0f 	b.w	8000b38 <__retarget_lock_acquire_recursive>
 8000d1a:	bf00      	nop
 8000d1c:	200001b0 	.word	0x200001b0

08000d20 <__malloc_unlock>:
 8000d20:	4801      	ldr	r0, [pc, #4]	@ (8000d28 <__malloc_unlock+0x8>)
 8000d22:	f7ff bf0a 	b.w	8000b3a <__retarget_lock_release_recursive>
 8000d26:	bf00      	nop
 8000d28:	200001b0 	.word	0x200001b0

08000d2c <__ssputs_r>:
 8000d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d30:	688e      	ldr	r6, [r1, #8]
 8000d32:	461f      	mov	r7, r3
 8000d34:	42be      	cmp	r6, r7
 8000d36:	680b      	ldr	r3, [r1, #0]
 8000d38:	4682      	mov	sl, r0
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	4690      	mov	r8, r2
 8000d3e:	d82d      	bhi.n	8000d9c <__ssputs_r+0x70>
 8000d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000d44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000d48:	d026      	beq.n	8000d98 <__ssputs_r+0x6c>
 8000d4a:	6965      	ldr	r5, [r4, #20]
 8000d4c:	6909      	ldr	r1, [r1, #16]
 8000d4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000d52:	eba3 0901 	sub.w	r9, r3, r1
 8000d56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000d5a:	1c7b      	adds	r3, r7, #1
 8000d5c:	444b      	add	r3, r9
 8000d5e:	106d      	asrs	r5, r5, #1
 8000d60:	429d      	cmp	r5, r3
 8000d62:	bf38      	it	cc
 8000d64:	461d      	movcc	r5, r3
 8000d66:	0553      	lsls	r3, r2, #21
 8000d68:	d527      	bpl.n	8000dba <__ssputs_r+0x8e>
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	f7ff ff52 	bl	8000c14 <_malloc_r>
 8000d70:	4606      	mov	r6, r0
 8000d72:	b360      	cbz	r0, 8000dce <__ssputs_r+0xa2>
 8000d74:	6921      	ldr	r1, [r4, #16]
 8000d76:	464a      	mov	r2, r9
 8000d78:	f000 fae8 	bl	800134c <memcpy>
 8000d7c:	89a3      	ldrh	r3, [r4, #12]
 8000d7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d86:	81a3      	strh	r3, [r4, #12]
 8000d88:	6126      	str	r6, [r4, #16]
 8000d8a:	6165      	str	r5, [r4, #20]
 8000d8c:	444e      	add	r6, r9
 8000d8e:	eba5 0509 	sub.w	r5, r5, r9
 8000d92:	6026      	str	r6, [r4, #0]
 8000d94:	60a5      	str	r5, [r4, #8]
 8000d96:	463e      	mov	r6, r7
 8000d98:	42be      	cmp	r6, r7
 8000d9a:	d900      	bls.n	8000d9e <__ssputs_r+0x72>
 8000d9c:	463e      	mov	r6, r7
 8000d9e:	6820      	ldr	r0, [r4, #0]
 8000da0:	4632      	mov	r2, r6
 8000da2:	4641      	mov	r1, r8
 8000da4:	f000 faa8 	bl	80012f8 <memmove>
 8000da8:	68a3      	ldr	r3, [r4, #8]
 8000daa:	1b9b      	subs	r3, r3, r6
 8000dac:	60a3      	str	r3, [r4, #8]
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	4433      	add	r3, r6
 8000db2:	6023      	str	r3, [r4, #0]
 8000db4:	2000      	movs	r0, #0
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	462a      	mov	r2, r5
 8000dbc:	f000 fad4 	bl	8001368 <_realloc_r>
 8000dc0:	4606      	mov	r6, r0
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	d1e0      	bne.n	8000d88 <__ssputs_r+0x5c>
 8000dc6:	6921      	ldr	r1, [r4, #16]
 8000dc8:	4650      	mov	r0, sl
 8000dca:	f7ff feb7 	bl	8000b3c <_free_r>
 8000dce:	230c      	movs	r3, #12
 8000dd0:	f8ca 3000 	str.w	r3, [sl]
 8000dd4:	89a3      	ldrh	r3, [r4, #12]
 8000dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dda:	81a3      	strh	r3, [r4, #12]
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000de0:	e7e9      	b.n	8000db6 <__ssputs_r+0x8a>
	...

08000de4 <_svfiprintf_r>:
 8000de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000de8:	4698      	mov	r8, r3
 8000dea:	898b      	ldrh	r3, [r1, #12]
 8000dec:	061b      	lsls	r3, r3, #24
 8000dee:	b09d      	sub	sp, #116	@ 0x74
 8000df0:	4607      	mov	r7, r0
 8000df2:	460d      	mov	r5, r1
 8000df4:	4614      	mov	r4, r2
 8000df6:	d510      	bpl.n	8000e1a <_svfiprintf_r+0x36>
 8000df8:	690b      	ldr	r3, [r1, #16]
 8000dfa:	b973      	cbnz	r3, 8000e1a <_svfiprintf_r+0x36>
 8000dfc:	2140      	movs	r1, #64	@ 0x40
 8000dfe:	f7ff ff09 	bl	8000c14 <_malloc_r>
 8000e02:	6028      	str	r0, [r5, #0]
 8000e04:	6128      	str	r0, [r5, #16]
 8000e06:	b930      	cbnz	r0, 8000e16 <_svfiprintf_r+0x32>
 8000e08:	230c      	movs	r3, #12
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e10:	b01d      	add	sp, #116	@ 0x74
 8000e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e16:	2340      	movs	r3, #64	@ 0x40
 8000e18:	616b      	str	r3, [r5, #20]
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e1e:	2320      	movs	r3, #32
 8000e20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000e24:	f8cd 800c 	str.w	r8, [sp, #12]
 8000e28:	2330      	movs	r3, #48	@ 0x30
 8000e2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000fc8 <_svfiprintf_r+0x1e4>
 8000e2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000e32:	f04f 0901 	mov.w	r9, #1
 8000e36:	4623      	mov	r3, r4
 8000e38:	469a      	mov	sl, r3
 8000e3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e3e:	b10a      	cbz	r2, 8000e44 <_svfiprintf_r+0x60>
 8000e40:	2a25      	cmp	r2, #37	@ 0x25
 8000e42:	d1f9      	bne.n	8000e38 <_svfiprintf_r+0x54>
 8000e44:	ebba 0b04 	subs.w	fp, sl, r4
 8000e48:	d00b      	beq.n	8000e62 <_svfiprintf_r+0x7e>
 8000e4a:	465b      	mov	r3, fp
 8000e4c:	4622      	mov	r2, r4
 8000e4e:	4629      	mov	r1, r5
 8000e50:	4638      	mov	r0, r7
 8000e52:	f7ff ff6b 	bl	8000d2c <__ssputs_r>
 8000e56:	3001      	adds	r0, #1
 8000e58:	f000 80a7 	beq.w	8000faa <_svfiprintf_r+0x1c6>
 8000e5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000e5e:	445a      	add	r2, fp
 8000e60:	9209      	str	r2, [sp, #36]	@ 0x24
 8000e62:	f89a 3000 	ldrb.w	r3, [sl]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f000 809f 	beq.w	8000faa <_svfiprintf_r+0x1c6>
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000e76:	f10a 0a01 	add.w	sl, sl, #1
 8000e7a:	9304      	str	r3, [sp, #16]
 8000e7c:	9307      	str	r3, [sp, #28]
 8000e7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000e82:	931a      	str	r3, [sp, #104]	@ 0x68
 8000e84:	4654      	mov	r4, sl
 8000e86:	2205      	movs	r2, #5
 8000e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e8c:	484e      	ldr	r0, [pc, #312]	@ (8000fc8 <_svfiprintf_r+0x1e4>)
 8000e8e:	f7ff f99f 	bl	80001d0 <memchr>
 8000e92:	9a04      	ldr	r2, [sp, #16]
 8000e94:	b9d8      	cbnz	r0, 8000ece <_svfiprintf_r+0xea>
 8000e96:	06d0      	lsls	r0, r2, #27
 8000e98:	bf44      	itt	mi
 8000e9a:	2320      	movmi	r3, #32
 8000e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000ea0:	0711      	lsls	r1, r2, #28
 8000ea2:	bf44      	itt	mi
 8000ea4:	232b      	movmi	r3, #43	@ 0x2b
 8000ea6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8000eae:	2b2a      	cmp	r3, #42	@ 0x2a
 8000eb0:	d015      	beq.n	8000ede <_svfiprintf_r+0xfa>
 8000eb2:	9a07      	ldr	r2, [sp, #28]
 8000eb4:	4654      	mov	r4, sl
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f04f 0c0a 	mov.w	ip, #10
 8000ebc:	4621      	mov	r1, r4
 8000ebe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000ec2:	3b30      	subs	r3, #48	@ 0x30
 8000ec4:	2b09      	cmp	r3, #9
 8000ec6:	d94b      	bls.n	8000f60 <_svfiprintf_r+0x17c>
 8000ec8:	b1b0      	cbz	r0, 8000ef8 <_svfiprintf_r+0x114>
 8000eca:	9207      	str	r2, [sp, #28]
 8000ecc:	e014      	b.n	8000ef8 <_svfiprintf_r+0x114>
 8000ece:	eba0 0308 	sub.w	r3, r0, r8
 8000ed2:	fa09 f303 	lsl.w	r3, r9, r3
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	9304      	str	r3, [sp, #16]
 8000eda:	46a2      	mov	sl, r4
 8000edc:	e7d2      	b.n	8000e84 <_svfiprintf_r+0xa0>
 8000ede:	9b03      	ldr	r3, [sp, #12]
 8000ee0:	1d19      	adds	r1, r3, #4
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	9103      	str	r1, [sp, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	bfbb      	ittet	lt
 8000eea:	425b      	neglt	r3, r3
 8000eec:	f042 0202 	orrlt.w	r2, r2, #2
 8000ef0:	9307      	strge	r3, [sp, #28]
 8000ef2:	9307      	strlt	r3, [sp, #28]
 8000ef4:	bfb8      	it	lt
 8000ef6:	9204      	strlt	r2, [sp, #16]
 8000ef8:	7823      	ldrb	r3, [r4, #0]
 8000efa:	2b2e      	cmp	r3, #46	@ 0x2e
 8000efc:	d10a      	bne.n	8000f14 <_svfiprintf_r+0x130>
 8000efe:	7863      	ldrb	r3, [r4, #1]
 8000f00:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f02:	d132      	bne.n	8000f6a <_svfiprintf_r+0x186>
 8000f04:	9b03      	ldr	r3, [sp, #12]
 8000f06:	1d1a      	adds	r2, r3, #4
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	9203      	str	r2, [sp, #12]
 8000f0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000f10:	3402      	adds	r4, #2
 8000f12:	9305      	str	r3, [sp, #20]
 8000f14:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000fcc <_svfiprintf_r+0x1e8>
 8000f18:	7821      	ldrb	r1, [r4, #0]
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	4650      	mov	r0, sl
 8000f1e:	f7ff f957 	bl	80001d0 <memchr>
 8000f22:	b138      	cbz	r0, 8000f34 <_svfiprintf_r+0x150>
 8000f24:	9b04      	ldr	r3, [sp, #16]
 8000f26:	eba0 000a 	sub.w	r0, r0, sl
 8000f2a:	2240      	movs	r2, #64	@ 0x40
 8000f2c:	4082      	lsls	r2, r0
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	3401      	adds	r4, #1
 8000f32:	9304      	str	r3, [sp, #16]
 8000f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f38:	4825      	ldr	r0, [pc, #148]	@ (8000fd0 <_svfiprintf_r+0x1ec>)
 8000f3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000f3e:	2206      	movs	r2, #6
 8000f40:	f7ff f946 	bl	80001d0 <memchr>
 8000f44:	2800      	cmp	r0, #0
 8000f46:	d036      	beq.n	8000fb6 <_svfiprintf_r+0x1d2>
 8000f48:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <_svfiprintf_r+0x1f0>)
 8000f4a:	bb1b      	cbnz	r3, 8000f94 <_svfiprintf_r+0x1b0>
 8000f4c:	9b03      	ldr	r3, [sp, #12]
 8000f4e:	3307      	adds	r3, #7
 8000f50:	f023 0307 	bic.w	r3, r3, #7
 8000f54:	3308      	adds	r3, #8
 8000f56:	9303      	str	r3, [sp, #12]
 8000f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f5a:	4433      	add	r3, r6
 8000f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f5e:	e76a      	b.n	8000e36 <_svfiprintf_r+0x52>
 8000f60:	fb0c 3202 	mla	r2, ip, r2, r3
 8000f64:	460c      	mov	r4, r1
 8000f66:	2001      	movs	r0, #1
 8000f68:	e7a8      	b.n	8000ebc <_svfiprintf_r+0xd8>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	3401      	adds	r4, #1
 8000f6e:	9305      	str	r3, [sp, #20]
 8000f70:	4619      	mov	r1, r3
 8000f72:	f04f 0c0a 	mov.w	ip, #10
 8000f76:	4620      	mov	r0, r4
 8000f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000f7c:	3a30      	subs	r2, #48	@ 0x30
 8000f7e:	2a09      	cmp	r2, #9
 8000f80:	d903      	bls.n	8000f8a <_svfiprintf_r+0x1a6>
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0c6      	beq.n	8000f14 <_svfiprintf_r+0x130>
 8000f86:	9105      	str	r1, [sp, #20]
 8000f88:	e7c4      	b.n	8000f14 <_svfiprintf_r+0x130>
 8000f8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8000f8e:	4604      	mov	r4, r0
 8000f90:	2301      	movs	r3, #1
 8000f92:	e7f0      	b.n	8000f76 <_svfiprintf_r+0x192>
 8000f94:	ab03      	add	r3, sp, #12
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	462a      	mov	r2, r5
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <_svfiprintf_r+0x1f4>)
 8000f9c:	a904      	add	r1, sp, #16
 8000f9e:	4638      	mov	r0, r7
 8000fa0:	f3af 8000 	nop.w
 8000fa4:	1c42      	adds	r2, r0, #1
 8000fa6:	4606      	mov	r6, r0
 8000fa8:	d1d6      	bne.n	8000f58 <_svfiprintf_r+0x174>
 8000faa:	89ab      	ldrh	r3, [r5, #12]
 8000fac:	065b      	lsls	r3, r3, #25
 8000fae:	f53f af2d 	bmi.w	8000e0c <_svfiprintf_r+0x28>
 8000fb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000fb4:	e72c      	b.n	8000e10 <_svfiprintf_r+0x2c>
 8000fb6:	ab03      	add	r3, sp, #12
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	462a      	mov	r2, r5
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <_svfiprintf_r+0x1f4>)
 8000fbe:	a904      	add	r1, sp, #16
 8000fc0:	4638      	mov	r0, r7
 8000fc2:	f000 f879 	bl	80010b8 <_printf_i>
 8000fc6:	e7ed      	b.n	8000fa4 <_svfiprintf_r+0x1c0>
 8000fc8:	08001417 	.word	0x08001417
 8000fcc:	0800141d 	.word	0x0800141d
 8000fd0:	08001421 	.word	0x08001421
 8000fd4:	00000000 	.word	0x00000000
 8000fd8:	08000d2d 	.word	0x08000d2d

08000fdc <_printf_common>:
 8000fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe0:	4616      	mov	r6, r2
 8000fe2:	4698      	mov	r8, r3
 8000fe4:	688a      	ldr	r2, [r1, #8]
 8000fe6:	690b      	ldr	r3, [r1, #16]
 8000fe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000fec:	4293      	cmp	r3, r2
 8000fee:	bfb8      	it	lt
 8000ff0:	4613      	movlt	r3, r2
 8000ff2:	6033      	str	r3, [r6, #0]
 8000ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000ff8:	4607      	mov	r7, r0
 8000ffa:	460c      	mov	r4, r1
 8000ffc:	b10a      	cbz	r2, 8001002 <_printf_common+0x26>
 8000ffe:	3301      	adds	r3, #1
 8001000:	6033      	str	r3, [r6, #0]
 8001002:	6823      	ldr	r3, [r4, #0]
 8001004:	0699      	lsls	r1, r3, #26
 8001006:	bf42      	ittt	mi
 8001008:	6833      	ldrmi	r3, [r6, #0]
 800100a:	3302      	addmi	r3, #2
 800100c:	6033      	strmi	r3, [r6, #0]
 800100e:	6825      	ldr	r5, [r4, #0]
 8001010:	f015 0506 	ands.w	r5, r5, #6
 8001014:	d106      	bne.n	8001024 <_printf_common+0x48>
 8001016:	f104 0a19 	add.w	sl, r4, #25
 800101a:	68e3      	ldr	r3, [r4, #12]
 800101c:	6832      	ldr	r2, [r6, #0]
 800101e:	1a9b      	subs	r3, r3, r2
 8001020:	42ab      	cmp	r3, r5
 8001022:	dc26      	bgt.n	8001072 <_printf_common+0x96>
 8001024:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001028:	6822      	ldr	r2, [r4, #0]
 800102a:	3b00      	subs	r3, #0
 800102c:	bf18      	it	ne
 800102e:	2301      	movne	r3, #1
 8001030:	0692      	lsls	r2, r2, #26
 8001032:	d42b      	bmi.n	800108c <_printf_common+0xb0>
 8001034:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001038:	4641      	mov	r1, r8
 800103a:	4638      	mov	r0, r7
 800103c:	47c8      	blx	r9
 800103e:	3001      	adds	r0, #1
 8001040:	d01e      	beq.n	8001080 <_printf_common+0xa4>
 8001042:	6823      	ldr	r3, [r4, #0]
 8001044:	6922      	ldr	r2, [r4, #16]
 8001046:	f003 0306 	and.w	r3, r3, #6
 800104a:	2b04      	cmp	r3, #4
 800104c:	bf02      	ittt	eq
 800104e:	68e5      	ldreq	r5, [r4, #12]
 8001050:	6833      	ldreq	r3, [r6, #0]
 8001052:	1aed      	subeq	r5, r5, r3
 8001054:	68a3      	ldr	r3, [r4, #8]
 8001056:	bf0c      	ite	eq
 8001058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800105c:	2500      	movne	r5, #0
 800105e:	4293      	cmp	r3, r2
 8001060:	bfc4      	itt	gt
 8001062:	1a9b      	subgt	r3, r3, r2
 8001064:	18ed      	addgt	r5, r5, r3
 8001066:	2600      	movs	r6, #0
 8001068:	341a      	adds	r4, #26
 800106a:	42b5      	cmp	r5, r6
 800106c:	d11a      	bne.n	80010a4 <_printf_common+0xc8>
 800106e:	2000      	movs	r0, #0
 8001070:	e008      	b.n	8001084 <_printf_common+0xa8>
 8001072:	2301      	movs	r3, #1
 8001074:	4652      	mov	r2, sl
 8001076:	4641      	mov	r1, r8
 8001078:	4638      	mov	r0, r7
 800107a:	47c8      	blx	r9
 800107c:	3001      	adds	r0, #1
 800107e:	d103      	bne.n	8001088 <_printf_common+0xac>
 8001080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001088:	3501      	adds	r5, #1
 800108a:	e7c6      	b.n	800101a <_printf_common+0x3e>
 800108c:	18e1      	adds	r1, r4, r3
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	2030      	movs	r0, #48	@ 0x30
 8001092:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001096:	4422      	add	r2, r4
 8001098:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800109c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80010a0:	3302      	adds	r3, #2
 80010a2:	e7c7      	b.n	8001034 <_printf_common+0x58>
 80010a4:	2301      	movs	r3, #1
 80010a6:	4622      	mov	r2, r4
 80010a8:	4641      	mov	r1, r8
 80010aa:	4638      	mov	r0, r7
 80010ac:	47c8      	blx	r9
 80010ae:	3001      	adds	r0, #1
 80010b0:	d0e6      	beq.n	8001080 <_printf_common+0xa4>
 80010b2:	3601      	adds	r6, #1
 80010b4:	e7d9      	b.n	800106a <_printf_common+0x8e>
	...

080010b8 <_printf_i>:
 80010b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80010bc:	7e0f      	ldrb	r7, [r1, #24]
 80010be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80010c0:	2f78      	cmp	r7, #120	@ 0x78
 80010c2:	4691      	mov	r9, r2
 80010c4:	4680      	mov	r8, r0
 80010c6:	460c      	mov	r4, r1
 80010c8:	469a      	mov	sl, r3
 80010ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80010ce:	d807      	bhi.n	80010e0 <_printf_i+0x28>
 80010d0:	2f62      	cmp	r7, #98	@ 0x62
 80010d2:	d80a      	bhi.n	80010ea <_printf_i+0x32>
 80010d4:	2f00      	cmp	r7, #0
 80010d6:	f000 80d2 	beq.w	800127e <_printf_i+0x1c6>
 80010da:	2f58      	cmp	r7, #88	@ 0x58
 80010dc:	f000 80b9 	beq.w	8001252 <_printf_i+0x19a>
 80010e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80010e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80010e8:	e03a      	b.n	8001160 <_printf_i+0xa8>
 80010ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80010ee:	2b15      	cmp	r3, #21
 80010f0:	d8f6      	bhi.n	80010e0 <_printf_i+0x28>
 80010f2:	a101      	add	r1, pc, #4	@ (adr r1, 80010f8 <_printf_i+0x40>)
 80010f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80010f8:	08001151 	.word	0x08001151
 80010fc:	08001165 	.word	0x08001165
 8001100:	080010e1 	.word	0x080010e1
 8001104:	080010e1 	.word	0x080010e1
 8001108:	080010e1 	.word	0x080010e1
 800110c:	080010e1 	.word	0x080010e1
 8001110:	08001165 	.word	0x08001165
 8001114:	080010e1 	.word	0x080010e1
 8001118:	080010e1 	.word	0x080010e1
 800111c:	080010e1 	.word	0x080010e1
 8001120:	080010e1 	.word	0x080010e1
 8001124:	08001265 	.word	0x08001265
 8001128:	0800118f 	.word	0x0800118f
 800112c:	0800121f 	.word	0x0800121f
 8001130:	080010e1 	.word	0x080010e1
 8001134:	080010e1 	.word	0x080010e1
 8001138:	08001287 	.word	0x08001287
 800113c:	080010e1 	.word	0x080010e1
 8001140:	0800118f 	.word	0x0800118f
 8001144:	080010e1 	.word	0x080010e1
 8001148:	080010e1 	.word	0x080010e1
 800114c:	08001227 	.word	0x08001227
 8001150:	6833      	ldr	r3, [r6, #0]
 8001152:	1d1a      	adds	r2, r3, #4
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6032      	str	r2, [r6, #0]
 8001158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800115c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001160:	2301      	movs	r3, #1
 8001162:	e09d      	b.n	80012a0 <_printf_i+0x1e8>
 8001164:	6833      	ldr	r3, [r6, #0]
 8001166:	6820      	ldr	r0, [r4, #0]
 8001168:	1d19      	adds	r1, r3, #4
 800116a:	6031      	str	r1, [r6, #0]
 800116c:	0606      	lsls	r6, r0, #24
 800116e:	d501      	bpl.n	8001174 <_printf_i+0xbc>
 8001170:	681d      	ldr	r5, [r3, #0]
 8001172:	e003      	b.n	800117c <_printf_i+0xc4>
 8001174:	0645      	lsls	r5, r0, #25
 8001176:	d5fb      	bpl.n	8001170 <_printf_i+0xb8>
 8001178:	f9b3 5000 	ldrsh.w	r5, [r3]
 800117c:	2d00      	cmp	r5, #0
 800117e:	da03      	bge.n	8001188 <_printf_i+0xd0>
 8001180:	232d      	movs	r3, #45	@ 0x2d
 8001182:	426d      	negs	r5, r5
 8001184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001188:	4859      	ldr	r0, [pc, #356]	@ (80012f0 <_printf_i+0x238>)
 800118a:	230a      	movs	r3, #10
 800118c:	e011      	b.n	80011b2 <_printf_i+0xfa>
 800118e:	6821      	ldr	r1, [r4, #0]
 8001190:	6833      	ldr	r3, [r6, #0]
 8001192:	0608      	lsls	r0, r1, #24
 8001194:	f853 5b04 	ldr.w	r5, [r3], #4
 8001198:	d402      	bmi.n	80011a0 <_printf_i+0xe8>
 800119a:	0649      	lsls	r1, r1, #25
 800119c:	bf48      	it	mi
 800119e:	b2ad      	uxthmi	r5, r5
 80011a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80011a2:	4853      	ldr	r0, [pc, #332]	@ (80012f0 <_printf_i+0x238>)
 80011a4:	6033      	str	r3, [r6, #0]
 80011a6:	bf14      	ite	ne
 80011a8:	230a      	movne	r3, #10
 80011aa:	2308      	moveq	r3, #8
 80011ac:	2100      	movs	r1, #0
 80011ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80011b2:	6866      	ldr	r6, [r4, #4]
 80011b4:	60a6      	str	r6, [r4, #8]
 80011b6:	2e00      	cmp	r6, #0
 80011b8:	bfa2      	ittt	ge
 80011ba:	6821      	ldrge	r1, [r4, #0]
 80011bc:	f021 0104 	bicge.w	r1, r1, #4
 80011c0:	6021      	strge	r1, [r4, #0]
 80011c2:	b90d      	cbnz	r5, 80011c8 <_printf_i+0x110>
 80011c4:	2e00      	cmp	r6, #0
 80011c6:	d04b      	beq.n	8001260 <_printf_i+0x1a8>
 80011c8:	4616      	mov	r6, r2
 80011ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80011ce:	fb03 5711 	mls	r7, r3, r1, r5
 80011d2:	5dc7      	ldrb	r7, [r0, r7]
 80011d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80011d8:	462f      	mov	r7, r5
 80011da:	42bb      	cmp	r3, r7
 80011dc:	460d      	mov	r5, r1
 80011de:	d9f4      	bls.n	80011ca <_printf_i+0x112>
 80011e0:	2b08      	cmp	r3, #8
 80011e2:	d10b      	bne.n	80011fc <_printf_i+0x144>
 80011e4:	6823      	ldr	r3, [r4, #0]
 80011e6:	07df      	lsls	r7, r3, #31
 80011e8:	d508      	bpl.n	80011fc <_printf_i+0x144>
 80011ea:	6923      	ldr	r3, [r4, #16]
 80011ec:	6861      	ldr	r1, [r4, #4]
 80011ee:	4299      	cmp	r1, r3
 80011f0:	bfde      	ittt	le
 80011f2:	2330      	movle	r3, #48	@ 0x30
 80011f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80011f8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80011fc:	1b92      	subs	r2, r2, r6
 80011fe:	6122      	str	r2, [r4, #16]
 8001200:	f8cd a000 	str.w	sl, [sp]
 8001204:	464b      	mov	r3, r9
 8001206:	aa03      	add	r2, sp, #12
 8001208:	4621      	mov	r1, r4
 800120a:	4640      	mov	r0, r8
 800120c:	f7ff fee6 	bl	8000fdc <_printf_common>
 8001210:	3001      	adds	r0, #1
 8001212:	d14a      	bne.n	80012aa <_printf_i+0x1f2>
 8001214:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001218:	b004      	add	sp, #16
 800121a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800121e:	6823      	ldr	r3, [r4, #0]
 8001220:	f043 0320 	orr.w	r3, r3, #32
 8001224:	6023      	str	r3, [r4, #0]
 8001226:	4833      	ldr	r0, [pc, #204]	@ (80012f4 <_printf_i+0x23c>)
 8001228:	2778      	movs	r7, #120	@ 0x78
 800122a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800122e:	6823      	ldr	r3, [r4, #0]
 8001230:	6831      	ldr	r1, [r6, #0]
 8001232:	061f      	lsls	r7, r3, #24
 8001234:	f851 5b04 	ldr.w	r5, [r1], #4
 8001238:	d402      	bmi.n	8001240 <_printf_i+0x188>
 800123a:	065f      	lsls	r7, r3, #25
 800123c:	bf48      	it	mi
 800123e:	b2ad      	uxthmi	r5, r5
 8001240:	6031      	str	r1, [r6, #0]
 8001242:	07d9      	lsls	r1, r3, #31
 8001244:	bf44      	itt	mi
 8001246:	f043 0320 	orrmi.w	r3, r3, #32
 800124a:	6023      	strmi	r3, [r4, #0]
 800124c:	b11d      	cbz	r5, 8001256 <_printf_i+0x19e>
 800124e:	2310      	movs	r3, #16
 8001250:	e7ac      	b.n	80011ac <_printf_i+0xf4>
 8001252:	4827      	ldr	r0, [pc, #156]	@ (80012f0 <_printf_i+0x238>)
 8001254:	e7e9      	b.n	800122a <_printf_i+0x172>
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	f023 0320 	bic.w	r3, r3, #32
 800125c:	6023      	str	r3, [r4, #0]
 800125e:	e7f6      	b.n	800124e <_printf_i+0x196>
 8001260:	4616      	mov	r6, r2
 8001262:	e7bd      	b.n	80011e0 <_printf_i+0x128>
 8001264:	6833      	ldr	r3, [r6, #0]
 8001266:	6825      	ldr	r5, [r4, #0]
 8001268:	6961      	ldr	r1, [r4, #20]
 800126a:	1d18      	adds	r0, r3, #4
 800126c:	6030      	str	r0, [r6, #0]
 800126e:	062e      	lsls	r6, r5, #24
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	d501      	bpl.n	8001278 <_printf_i+0x1c0>
 8001274:	6019      	str	r1, [r3, #0]
 8001276:	e002      	b.n	800127e <_printf_i+0x1c6>
 8001278:	0668      	lsls	r0, r5, #25
 800127a:	d5fb      	bpl.n	8001274 <_printf_i+0x1bc>
 800127c:	8019      	strh	r1, [r3, #0]
 800127e:	2300      	movs	r3, #0
 8001280:	6123      	str	r3, [r4, #16]
 8001282:	4616      	mov	r6, r2
 8001284:	e7bc      	b.n	8001200 <_printf_i+0x148>
 8001286:	6833      	ldr	r3, [r6, #0]
 8001288:	1d1a      	adds	r2, r3, #4
 800128a:	6032      	str	r2, [r6, #0]
 800128c:	681e      	ldr	r6, [r3, #0]
 800128e:	6862      	ldr	r2, [r4, #4]
 8001290:	2100      	movs	r1, #0
 8001292:	4630      	mov	r0, r6
 8001294:	f7fe ff9c 	bl	80001d0 <memchr>
 8001298:	b108      	cbz	r0, 800129e <_printf_i+0x1e6>
 800129a:	1b80      	subs	r0, r0, r6
 800129c:	6060      	str	r0, [r4, #4]
 800129e:	6863      	ldr	r3, [r4, #4]
 80012a0:	6123      	str	r3, [r4, #16]
 80012a2:	2300      	movs	r3, #0
 80012a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80012a8:	e7aa      	b.n	8001200 <_printf_i+0x148>
 80012aa:	6923      	ldr	r3, [r4, #16]
 80012ac:	4632      	mov	r2, r6
 80012ae:	4649      	mov	r1, r9
 80012b0:	4640      	mov	r0, r8
 80012b2:	47d0      	blx	sl
 80012b4:	3001      	adds	r0, #1
 80012b6:	d0ad      	beq.n	8001214 <_printf_i+0x15c>
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	079b      	lsls	r3, r3, #30
 80012bc:	d413      	bmi.n	80012e6 <_printf_i+0x22e>
 80012be:	68e0      	ldr	r0, [r4, #12]
 80012c0:	9b03      	ldr	r3, [sp, #12]
 80012c2:	4298      	cmp	r0, r3
 80012c4:	bfb8      	it	lt
 80012c6:	4618      	movlt	r0, r3
 80012c8:	e7a6      	b.n	8001218 <_printf_i+0x160>
 80012ca:	2301      	movs	r3, #1
 80012cc:	4632      	mov	r2, r6
 80012ce:	4649      	mov	r1, r9
 80012d0:	4640      	mov	r0, r8
 80012d2:	47d0      	blx	sl
 80012d4:	3001      	adds	r0, #1
 80012d6:	d09d      	beq.n	8001214 <_printf_i+0x15c>
 80012d8:	3501      	adds	r5, #1
 80012da:	68e3      	ldr	r3, [r4, #12]
 80012dc:	9903      	ldr	r1, [sp, #12]
 80012de:	1a5b      	subs	r3, r3, r1
 80012e0:	42ab      	cmp	r3, r5
 80012e2:	dcf2      	bgt.n	80012ca <_printf_i+0x212>
 80012e4:	e7eb      	b.n	80012be <_printf_i+0x206>
 80012e6:	2500      	movs	r5, #0
 80012e8:	f104 0619 	add.w	r6, r4, #25
 80012ec:	e7f5      	b.n	80012da <_printf_i+0x222>
 80012ee:	bf00      	nop
 80012f0:	08001428 	.word	0x08001428
 80012f4:	08001439 	.word	0x08001439

080012f8 <memmove>:
 80012f8:	4288      	cmp	r0, r1
 80012fa:	b510      	push	{r4, lr}
 80012fc:	eb01 0402 	add.w	r4, r1, r2
 8001300:	d902      	bls.n	8001308 <memmove+0x10>
 8001302:	4284      	cmp	r4, r0
 8001304:	4623      	mov	r3, r4
 8001306:	d807      	bhi.n	8001318 <memmove+0x20>
 8001308:	1e43      	subs	r3, r0, #1
 800130a:	42a1      	cmp	r1, r4
 800130c:	d008      	beq.n	8001320 <memmove+0x28>
 800130e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001312:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001316:	e7f8      	b.n	800130a <memmove+0x12>
 8001318:	4402      	add	r2, r0
 800131a:	4601      	mov	r1, r0
 800131c:	428a      	cmp	r2, r1
 800131e:	d100      	bne.n	8001322 <memmove+0x2a>
 8001320:	bd10      	pop	{r4, pc}
 8001322:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001326:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800132a:	e7f7      	b.n	800131c <memmove+0x24>

0800132c <_sbrk_r>:
 800132c:	b538      	push	{r3, r4, r5, lr}
 800132e:	4d06      	ldr	r5, [pc, #24]	@ (8001348 <_sbrk_r+0x1c>)
 8001330:	2300      	movs	r3, #0
 8001332:	4604      	mov	r4, r0
 8001334:	4608      	mov	r0, r1
 8001336:	602b      	str	r3, [r5, #0]
 8001338:	f7ff fa7e 	bl	8000838 <_sbrk>
 800133c:	1c43      	adds	r3, r0, #1
 800133e:	d102      	bne.n	8001346 <_sbrk_r+0x1a>
 8001340:	682b      	ldr	r3, [r5, #0]
 8001342:	b103      	cbz	r3, 8001346 <_sbrk_r+0x1a>
 8001344:	6023      	str	r3, [r4, #0]
 8001346:	bd38      	pop	{r3, r4, r5, pc}
 8001348:	200001ac 	.word	0x200001ac

0800134c <memcpy>:
 800134c:	440a      	add	r2, r1
 800134e:	4291      	cmp	r1, r2
 8001350:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001354:	d100      	bne.n	8001358 <memcpy+0xc>
 8001356:	4770      	bx	lr
 8001358:	b510      	push	{r4, lr}
 800135a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800135e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001362:	4291      	cmp	r1, r2
 8001364:	d1f9      	bne.n	800135a <memcpy+0xe>
 8001366:	bd10      	pop	{r4, pc}

08001368 <_realloc_r>:
 8001368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800136c:	4680      	mov	r8, r0
 800136e:	4615      	mov	r5, r2
 8001370:	460c      	mov	r4, r1
 8001372:	b921      	cbnz	r1, 800137e <_realloc_r+0x16>
 8001374:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001378:	4611      	mov	r1, r2
 800137a:	f7ff bc4b 	b.w	8000c14 <_malloc_r>
 800137e:	b92a      	cbnz	r2, 800138c <_realloc_r+0x24>
 8001380:	f7ff fbdc 	bl	8000b3c <_free_r>
 8001384:	2400      	movs	r4, #0
 8001386:	4620      	mov	r0, r4
 8001388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800138c:	f000 f81a 	bl	80013c4 <_malloc_usable_size_r>
 8001390:	4285      	cmp	r5, r0
 8001392:	4606      	mov	r6, r0
 8001394:	d802      	bhi.n	800139c <_realloc_r+0x34>
 8001396:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800139a:	d8f4      	bhi.n	8001386 <_realloc_r+0x1e>
 800139c:	4629      	mov	r1, r5
 800139e:	4640      	mov	r0, r8
 80013a0:	f7ff fc38 	bl	8000c14 <_malloc_r>
 80013a4:	4607      	mov	r7, r0
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d0ec      	beq.n	8001384 <_realloc_r+0x1c>
 80013aa:	42b5      	cmp	r5, r6
 80013ac:	462a      	mov	r2, r5
 80013ae:	4621      	mov	r1, r4
 80013b0:	bf28      	it	cs
 80013b2:	4632      	movcs	r2, r6
 80013b4:	f7ff ffca 	bl	800134c <memcpy>
 80013b8:	4621      	mov	r1, r4
 80013ba:	4640      	mov	r0, r8
 80013bc:	f7ff fbbe 	bl	8000b3c <_free_r>
 80013c0:	463c      	mov	r4, r7
 80013c2:	e7e0      	b.n	8001386 <_realloc_r+0x1e>

080013c4 <_malloc_usable_size_r>:
 80013c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80013c8:	1f18      	subs	r0, r3, #4
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	bfbc      	itt	lt
 80013ce:	580b      	ldrlt	r3, [r1, r0]
 80013d0:	18c0      	addlt	r0, r0, r3
 80013d2:	4770      	bx	lr

080013d4 <_init>:
 80013d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013d6:	bf00      	nop
 80013d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013da:	bc08      	pop	{r3}
 80013dc:	469e      	mov	lr, r3
 80013de:	4770      	bx	lr

080013e0 <_fini>:
 80013e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013e2:	bf00      	nop
 80013e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013e6:	bc08      	pop	{r3}
 80013e8:	469e      	mov	lr, r3
 80013ea:	4770      	bx	lr
