Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  8 20:48:51 2022
| Host         : fuck running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file inoutlab_timing_summary_routed.rpt -pb inoutlab_timing_summary_routed.pb -rpx inoutlab_timing_summary_routed.rpx -warn_on_violation
| Design       : inoutlab
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (180)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kbscancode/debounce/O0_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: kbscancode/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (180)
--------------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.588        0.000                      0                   20        0.250        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.588        0.000                      0                   20        0.250        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.169ns (47.373%)  route 1.299ns (52.628%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.717     5.320    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  sevenSeg/clkdiv_reg[12]/Q
                         net (fo=20, routed)          0.704     6.480    sevenSeg/s[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.149     6.629 r  sevenSeg/digit[2]_i_4/O
                         net (fo=1, routed)           0.595     7.223    sevenSeg/digit[2]_i_4_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.355     7.578 r  sevenSeg/digit[2]_i_2/O
                         net (fo=1, routed)           0.000     7.578    sevenSeg/digit[2]_i_2_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I0_O)      0.209     7.787 r  sevenSeg/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.787    sevenSeg/digit_0[2]
    SLICE_X2Y83          FDRE                                         r  sevenSeg/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    sevenSeg/CLK
    SLICE_X2Y83          FDRE                                         r  sevenSeg/digit_reg[2]/C
                         clock pessimism              0.277    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.113    15.375    sevenSeg/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.913ns (39.924%)  route 1.374ns (60.076%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.717     5.320    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  sevenSeg/clkdiv_reg[12]/Q
                         net (fo=20, routed)          0.704     6.480    sevenSeg/s[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  sevenSeg/digit[1]_i_4/O
                         net (fo=1, routed)           0.670     7.274    sevenSeg/digit[1]_i_4_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  sevenSeg/digit[1]_i_2/O
                         net (fo=1, routed)           0.000     7.398    sevenSeg/digit[1]_i_2_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.607 r  sevenSeg/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.607    sevenSeg/digit_0[1]
    SLICE_X2Y82          FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    sevenSeg/CLK
    SLICE_X2Y82          FDRE                                         r  sevenSeg/digit_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)        0.113    15.372    sevenSeg/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  sevenSeg/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.488    sevenSeg/clkdiv_reg[12]_i_1_n_6
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[13]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    sevenSeg/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.115ns (52.817%)  route 0.996ns (47.183%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.717     5.320    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  sevenSeg/clkdiv_reg[12]/Q
                         net (fo=20, routed)          0.495     6.271    sevenSeg/s[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.120     6.391 r  sevenSeg/digit[0]_i_4/O
                         net (fo=1, routed)           0.501     6.892    sevenSeg/digit[0]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.327     7.219 r  sevenSeg/digit[0]_i_2/O
                         net (fo=1, routed)           0.000     7.219    sevenSeg/digit[0]_i_2_n_0
    SLICE_X1Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     7.431 r  sevenSeg/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.431    sevenSeg/digit_0[0]
    SLICE_X1Y83          FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    sevenSeg/CLK
    SLICE_X1Y83          FDRE                                         r  sevenSeg/digit_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.064    15.324    sevenSeg/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.393 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.393    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.377 r  sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.377    sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.374 r  sevenSeg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.374    sevenSeg/clkdiv_reg[8]_i_1_n_6
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    sevenSeg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.353 r  sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.353    sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.279 r  sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.279    sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.252    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.263 r  sevenSeg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.263    sevenSeg/clkdiv_reg[8]_i_1_n_7
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[8]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    sevenSeg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  8.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.250ns (63.002%)  route 0.147ns (36.998%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[12]/Q
                         net (fo=20, routed)          0.147     1.806    sevenSeg/s[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  sevenSeg/digit[2]_i_3/O
                         net (fo=1, routed)           0.000     1.851    sevenSeg/digit[2]_i_3_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I1_O)      0.064     1.915 r  sevenSeg/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    sevenSeg/digit_0[2]
    SLICE_X2Y83          FDRE                                         r  sevenSeg/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.870     2.035    sevenSeg/CLK
    SLICE_X2Y83          FDRE                                         r  sevenSeg/digit_reg[2]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.665    sevenSeg/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.767    sevenSeg/clkdiv_reg_n_0_[11]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sevenSeg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.765    sevenSeg/clkdiv_reg_n_0_[3]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  sevenSeg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    sevenSeg/clkdiv_reg[0]_i_1_n_4
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    sevenSeg/CLK
    SLICE_X3Y80          FDRE                                         r  sevenSeg/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    sevenSeg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    sevenSeg/CLK
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.766    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  sevenSeg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    sevenSeg/clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    sevenSeg/CLK
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    sevenSeg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.764    sevenSeg/clkdiv_reg_n_0_[8]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  sevenSeg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    sevenSeg/clkdiv_reg[8]_i_1_n_7
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    sevenSeg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    sevenSeg/CLK
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sevenSeg/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.763    sevenSeg/clkdiv_reg_n_0_[4]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  sevenSeg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    sevenSeg/clkdiv_reg[4]_i_1_n_7
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    sevenSeg/CLK
    SLICE_X3Y81          FDRE                                         r  sevenSeg/clkdiv_reg[4]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    sevenSeg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.109     1.768    sevenSeg/clkdiv_reg_n_0_[10]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    sevenSeg/CLK
    SLICE_X3Y82          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.231ns (54.442%)  route 0.193ns (45.558%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[14]/Q
                         net (fo=13, routed)          0.193     1.853    sevenSeg/s[2]
    SLICE_X2Y82          MUXF7 (Prop_muxf7_S_O)       0.090     1.943 r  sevenSeg/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    sevenSeg/digit_0[1]
    SLICE_X2Y82          FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    sevenSeg/CLK
    SLICE_X2Y82          FDRE                                         r  sevenSeg/digit_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.665    sevenSeg/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.809    CLK50MHZ
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.854    CLK50MHZ_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK50MHZ_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.489%)  route 0.145ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[14]/Q
                         net (fo=13, routed)          0.145     1.804    sevenSeg/s[2]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.870     2.035    sevenSeg/CLK
    SLICE_X3Y83          FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     sevenSeg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     sevenSeg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     sevenSeg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     sevenSeg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     sevenSeg/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     sevenSeg/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     sevenSeg/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     sevenSeg/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     sevenSeg/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     sevenSeg/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     sevenSeg/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     sevenSeg/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     sevenSeg/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     sevenSeg/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     sevenSeg/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     sevenSeg/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     sevenSeg/digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     sevenSeg/digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     sevenSeg/digit_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     sevenSeg/clkdiv_reg[10]/C



