INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/Executer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/Nbitfulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nbitfulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/PCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/dataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
