// Seed: 1107341682
module module_0;
  reg id_1 = 1 == 1 == ~id_1;
  reg id_3;
  reg id_4;
  assign id_3 = 1;
  always begin
    id_3 = #1 1;
    if (1) id_4 <= id_1;
  end
  wire id_5;
endmodule
module module_1 (
    input logic id_0,
    input wor   id_1,
    input logic id_2
);
  id_4 :
  assert property (@(negedge 1 & id_2) 1'b0 == 1'b0)
    fork
      id_4 = id_0 == id_2;
      begin
        id_4.id_2 <= 1;
        id_4 = 1;
      end
    join
  else id_4 = (~1'b0);
  always_latch id_4 = id_0;
  wire id_5;
  module_0(); id_6(
      .id_0(1), .id_1(id_2)
  );
  uwire id_7;
  wire  id_8;
  assign id_7 = 1;
  uwire id_9, id_10, id_11, id_12 = 1;
  assign id_5 = id_8;
endmodule
