
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001293                       # Number of seconds simulated
sim_ticks                                  1293285900                       # Number of ticks simulated
final_tick                                 1293285900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229934                       # Simulator instruction rate (inst/s)
host_op_rate                                   229934                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141885556                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694964                       # Number of bytes of host memory used
host_seconds                                     9.12                       # Real time elapsed on the host
sim_insts                                     2095839                       # Number of instructions simulated
sim_ops                                       2095839                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             616896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        71168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           71168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95063280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        292563307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9006516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5146581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           742295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3513531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           544350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5097094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           395891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4503258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           148459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3810449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           494864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4305313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1286645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4453772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          2226886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4255826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          1138186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4305313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1385618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4305313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           445377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4651717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          2474318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4552744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1237159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4948635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           494864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4305313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           890754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4305313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             476998937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95063280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9006516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       742295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       544350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       395891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       148459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       494864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1286645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      2226886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      1138186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1385618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       445377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      2474318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1237159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       494864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       890754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117975461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55028822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55028822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55028822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95063280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       292563307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9006516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5146581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          742295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3513531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          544350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5097094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          395891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4503258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          148459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3810449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          494864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4305313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1286645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4453772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         2226886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4255826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         1138186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4305313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1385618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4305313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          445377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4651717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         2474318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4552744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1237159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4948635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          494864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4305313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          890754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4305313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532027760                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132319                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73738                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5646                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86668                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66268                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.461901                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26414                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               85                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3642                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2885                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            757                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180215                       # DTB read hits
system.cpu00.dtb.read_misses                      628                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180843                       # DTB read accesses
system.cpu00.dtb.write_hits                    127993                       # DTB write hits
system.cpu00.dtb.write_misses                    1120                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129113                       # DTB write accesses
system.cpu00.dtb.data_hits                     308208                       # DTB hits
system.cpu00.dtb.data_misses                     1748                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309956                       # DTB accesses
system.cpu00.itb.fetch_hits                    148951                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149106                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1834                       # Number of system calls
system.cpu00.numCycles                        1025076                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            87194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188197                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132319                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95567                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      718452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12660                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                393                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6300                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          600                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148951                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2666                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           819269                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.450314                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.719988                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 601971     73.48%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16340      1.99%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17348      2.12%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16836      2.06%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37913      4.63%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15726      1.92%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18728      2.29%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11253      1.37%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83154     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             819269                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.129082                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.159131                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  93068                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              558705                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129900                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32992                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4604                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26431                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1758                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124286                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7306                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4604                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108836                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 89885                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       219356                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147289                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              249299                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105182                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2731                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22260                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2660                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               214055                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757597                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368617                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210501                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155829                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668956                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88641                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4024                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1660                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  147798                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179337                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135359                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32055                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12277                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2741                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  951930                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1571                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       819269                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.161926                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.933739                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            521640     63.67%     63.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73594      8.98%     72.65% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60619      7.40%     80.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45172      5.51%     85.57% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43311      5.29%     90.85% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28569      3.49%     94.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26885      3.28%     97.62% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11649      1.42%     99.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7830      0.96%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        819269                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4940     16.12%     16.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.37%     29.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  62      0.20%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5911     19.29%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9494     30.98%     79.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6145     20.05%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551653     57.95%     57.95% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.29% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35722      3.75%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37105      3.90%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             184021     19.33%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130616     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               951930                       # Type of FU issued
system.cpu00.iq.rate                         0.928643                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30649                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032197                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2512194                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949747                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814400                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243155                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123302                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116955                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               857680                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124899                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21076                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18331                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          427                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15832                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          208                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4604                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22117                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               60581                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078875                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1362                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179337                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135359                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1576                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  105                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               60372                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          427                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1576                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3155                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4731                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              944466                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180861                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7464                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107529                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309981                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110489                       # Number of branches executed
system.cpu00.iew.exec_stores                   129120                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.921362                       # Inst execution rate
system.cpu00.iew.wb_sent                       934999                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931355                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545984                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777621                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.908572                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702121                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105525                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3920                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       802760                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.206737                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.303380                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       554296     69.05%     69.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51478      6.41%     75.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51357      6.40%     81.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30183      3.76%     85.62% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35450      4.42%     90.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8894      1.11%     91.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        13024      1.62%     92.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5059      0.63%     93.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53019      6.60%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       802760                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968720                       # Number of instructions committed
system.cpu00.commit.committedOps               968720                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280533                       # Number of memory references committed
system.cpu00.commit.loads                      161006                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100158                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792187                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98661     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503361     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162044     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968720                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53019                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1819995                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2165111                       # The number of ROB writes
system.cpu00.timesIdled                          1441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        205807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      70930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870059                       # Number of Instructions Simulated
system.cpu00.committedOps                      870059                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.178168                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.178168                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.848775                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.848775                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141113                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613134                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151803                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102907                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4992                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2254                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12001                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.921954                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228398                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12128                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.832289                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        90944960                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.921954                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.968140                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.968140                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          554901                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         554901                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141648                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141648                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84582                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84582                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226230                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226230                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226230                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226230                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8898                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8898                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33821                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33821                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          267                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42719                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42719                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42719                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42719                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    413861400                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    413861400                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5474230796                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5474230796                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3040860                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3040860                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       474360                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       474360                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5888092196                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5888092196                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5888092196                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5888092196                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150546                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150546                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268949                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268949                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268949                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268949                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.059105                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.059105                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285643                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285643                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158837                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158837                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158837                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158837                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 46511.732974                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 46511.732974                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 161858.927767                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 161858.927767                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11388.988764                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11388.988764                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 20624.347826                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 20624.347826                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 137833.099932                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 137833.099932                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 137833.099932                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 137833.099932                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       158062                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2741                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    57.665815                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8923                       # number of writebacks
system.cpu00.dcache.writebacks::total            8923                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3070                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3070                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27321                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27321                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30391                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30391                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30391                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30391                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5828                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5828                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6500                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6500                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12328                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12328                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12328                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12328                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    242915980                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    242915980                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1159548140                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1159548140                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1268500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1268500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       448400                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       448400                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1402464120                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1402464120                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1402464120                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1402464120                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038712                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038712                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054897                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054897                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045838                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045838                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045838                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045838                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 41680.847632                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 41680.847632                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 178392.021538                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 178392.021538                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10659.663866                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10659.663866                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 20381.818182                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 20381.818182                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 113762.501622                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 113762.501622                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 113762.501622                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 113762.501622                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7329                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.496438                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140039                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7841                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.859839                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       793472120                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.496438                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920891                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920891                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305733                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305733                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140039                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140039                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140039                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140039                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140039                       # number of overall hits
system.cpu00.icache.overall_hits::total        140039                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8907                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8907                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8907                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8907                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8907                       # number of overall misses
system.cpu00.icache.overall_misses::total         8907                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    684641886                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    684641886                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    684641886                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    684641886                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    684641886                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    684641886                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148946                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148946                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148946                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148946                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148946                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148946                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059800                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059800                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059800                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059800                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059800                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059800                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 76865.598518                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 76865.598518                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 76865.598518                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 76865.598518                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 76865.598518                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 76865.598518                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    50.217391                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7329                       # number of writebacks
system.cpu00.icache.writebacks::total            7329                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1066                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1066                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1066                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1066                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1066                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7841                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7841                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7841                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7841                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7841                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7841                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    497814846                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    497814846                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    497814846                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    497814846                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    497814846                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    497814846                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052643                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052643                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052643                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052643                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052643                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052643                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63488.693534                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63488.693534                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63488.693534                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63488.693534                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63488.693534                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63488.693534                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 32224                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24783                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1323                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              23175                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 16014                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           69.100324                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3270                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      25211                       # DTB read hits
system.cpu01.dtb.read_misses                      434                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  25645                       # DTB read accesses
system.cpu01.dtb.write_hits                      8247                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8273                       # DTB write accesses
system.cpu01.dtb.data_hits                      33458                       # DTB hits
system.cpu01.dtb.data_misses                      460                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  33918                       # DTB accesses
system.cpu01.itb.fetch_hits                     28236                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 28303                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         146548                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       184873                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     32224                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            19289                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       57703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2919                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        48811                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1758                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   28236                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 554                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           121642                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.519812                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.635805                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  85137     69.99%     69.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1943      1.60%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3171      2.61%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5054      4.15%     78.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   8648      7.11%     85.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1034      0.85%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4729      3.89%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2118      1.74%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   9808      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             121642                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.219887                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.261518                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13398                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               27514                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   28618                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2304                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  997                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3484                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 472                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               169232                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1995                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  997                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14894                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7360                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        16366                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   29323                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3891                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               164796                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 271                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  577                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 2065                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  285                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            109934                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              200922                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         188143                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12772                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               87589                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  22345                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              489                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          467                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7948                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              26405                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10037                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2507                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2208                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   141523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               856                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  136188                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             464                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         24987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       121642                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.119580                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.002864                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             84548     69.51%     69.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5447      4.48%     73.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7523      6.18%     80.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              6363      5.23%     85.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4493      3.69%     89.09% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4363      3.59%     92.68% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6529      5.37%     98.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1363      1.12%     99.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1013      0.83%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        121642                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1159     29.79%     29.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     29.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     29.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  69      1.77%     31.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     31.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     31.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                325      8.35%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1504     38.66%     78.59% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 833     21.41%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               96157     70.61%     70.61% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                191      0.14%     70.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2928      2.15%     72.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1924      1.41%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.31% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              26341     19.34%     93.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8643      6.35%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               136188                       # Type of FU issued
system.cpu01.iq.rate                         0.929306                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3890                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.028563                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           374986                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          153869                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       122264                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23386                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13532                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               128055                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12019                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            827                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4417                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2904                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          662                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  997                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3589                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1088                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            158972                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               26405                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10037                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              447                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1044                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          284                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          732                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1016                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              134464                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               25645                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1724                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       16593                       # number of nop insts executed
system.cpu01.iew.exec_refs                      33918                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  26906                       # Number of branches executed
system.cpu01.iew.exec_stores                     8273                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.917542                       # Inst execution rate
system.cpu01.iew.wb_sent                       133507                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      132650                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   75477                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   94201                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.905164                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.801234                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         25892                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             861                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        68986                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.908663                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.804224                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        38723     56.13%     56.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7202     10.44%     66.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3980      5.77%     72.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1775      2.57%     74.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2684      3.89%     78.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3702      5.37%     84.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          825      1.20%     85.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3772      5.47%     90.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6323      9.17%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        68986                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             131671                       # Number of instructions committed
system.cpu01.commit.committedOps               131671                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        29121                       # Number of memory references committed
system.cpu01.commit.loads                       21988                       # Number of loads committed
system.cpu01.commit.membars                       323                       # Number of memory barriers committed
system.cpu01.commit.branches                    23964                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  112182                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2217                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        14283     10.85%     10.85% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          83021     63.05%     73.90% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.09%     73.99% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.19%     76.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.46%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.63% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         22311     16.94%     94.58% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7143      5.42%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          131671                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6323                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     218887                       # The number of ROB reads
system.cpu01.rob.rob_writes                    318960                       # The number of ROB writes
system.cpu01.timesIdled                           244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     949457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    117392                       # Number of Instructions Simulated
system.cpu01.committedOps                      117392                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.248364                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.248364                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.801048                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.801048                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 171073                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 92201                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8157                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   745                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  278                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             763                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          33.743630                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             27556                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             874                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           31.528604                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    33.743630                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.263622                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.263622                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           63113                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          63113                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        21329                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         21329                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6030                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6030                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          112                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           76                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        27359                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          27359                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        27359                       # number of overall hits
system.cpu01.dcache.overall_hits::total         27359                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2328                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2328                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          978                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          978                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           40                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           47                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3306                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3306                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3306                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3306                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    112986180                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    112986180                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     81234680                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     81234680                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       424800                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       424800                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       484980                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       484980                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        63720                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        63720                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    194220860                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    194220860                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    194220860                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    194220860                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        23657                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        23657                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7008                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7008                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        30665                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        30665                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        30665                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        30665                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.098406                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.098406                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.139555                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.139555                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.382114                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.382114                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.107810                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.107810                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.107810                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.107810                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 48533.582474                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 48533.582474                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 83062.044990                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 83062.044990                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        10620                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        10620                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10318.723404                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10318.723404                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 58747.991531                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 58747.991531                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 58747.991531                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 58747.991531                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2167                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.348214                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          307                       # number of writebacks
system.cpu01.dcache.writebacks::total             307                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1247                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1247                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          578                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            8                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1825                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1825                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1825                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1825                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1081                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          400                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          400                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           32                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           46                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1481                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1481                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1481                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1481                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     35197040                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     35197040                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     24473188                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     24473188                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       212400                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       212400                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       433060                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       433060                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        61360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        61360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     59670228                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     59670228                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     59670228                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     59670228                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.045695                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.045695                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.057078                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.057078                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.373984                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.373984                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.048296                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.048296                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.048296                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.048296                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 32559.703978                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 32559.703978                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 61182.970000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 61182.970000                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6637.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6637.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9414.347826                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9414.347826                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 40290.498312                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 40290.498312                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 40290.498312                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 40290.498312                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             506                       # number of replacements
system.cpu01.icache.tags.tagsinuse         120.723815                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             27039                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             984                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           27.478659                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   120.723815                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.235789                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.235789                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           57452                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          57452                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        27039                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         27039                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        27039                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          27039                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        27039                       # number of overall hits
system.cpu01.icache.overall_hits::total         27039                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1195                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1195                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1195                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1195                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1195                       # number of overall misses
system.cpu01.icache.overall_misses::total         1195                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     84079720                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     84079720                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     84079720                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     84079720                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     84079720                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     84079720                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        28234                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        28234                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        28234                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        28234                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        28234                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        28234                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.042325                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.042325                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.042325                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.042325                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.042325                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.042325                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 70359.598326                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 70359.598326                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 70359.598326                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 70359.598326                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 70359.598326                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 70359.598326                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          506                       # number of writebacks
system.cpu01.icache.writebacks::total             506                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          211                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          211                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          211                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          211                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          211                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          984                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          984                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          984                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          984                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     61644380                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     61644380                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     61644380                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     61644380                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     61644380                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     61644380                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.034852                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.034852                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.034852                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.034852                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.034852                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.034852                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 62646.727642                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 62646.727642                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 62646.727642                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 62646.727642                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 62646.727642                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 62646.727642                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7155                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5708                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             658                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5859                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  1936                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           33.043181                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   528                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            62                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             62                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6124                       # DTB read hits
system.cpu02.dtb.read_misses                      330                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6454                       # DTB read accesses
system.cpu02.dtb.write_hits                      3208                       # DTB write hits
system.cpu02.dtb.write_misses                      20                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3228                       # DTB write accesses
system.cpu02.dtb.data_hits                       9332                       # DTB hits
system.cpu02.dtb.data_misses                      350                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                   9682                       # DTB accesses
system.cpu02.itb.fetch_hits                      5914                       # ITB hits
system.cpu02.itb.fetch_misses                      67                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  5981                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          84954                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             4710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        55895                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7155                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             2464                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1475                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        50410                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1992                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    5914                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 289                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            76912                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.726740                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.142345                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  67658     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    528      0.69%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    660      0.86%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    737      0.96%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1173      1.53%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    299      0.39%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    414      0.54%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    379      0.49%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5064      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              76912                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.084222                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.657944                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6864                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               11932                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    6050                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1152                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  504                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                596                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 241                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47936                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 961                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  504                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7549                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  5968                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         4147                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    6449                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1885                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45859                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  371                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  870                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  117                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             33804                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               65502                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          52615                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12883                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               22264                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11540                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              101                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4117                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6250                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              4030                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             247                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             97                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    41150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   38861                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             232                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         12314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        76912                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.505266                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.549502                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             67258     87.45%     87.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1794      2.33%     89.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1358      1.77%     91.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1044      1.36%     92.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1318      1.71%     94.62% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               925      1.20%     95.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              1835      2.39%     98.21% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               728      0.95%     99.15% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               652      0.85%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         76912                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   959     49.56%     49.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     49.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     49.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  73      3.77%     53.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                366     18.91%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     72.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  427     22.07%     94.32% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 110      5.68%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23756     61.13%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                182      0.47%     61.61% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.61% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2949      7.59%     69.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     69.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     69.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1929      4.96%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6684     17.20%     91.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3357      8.64%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                38861                       # Type of FU issued
system.cpu02.iq.rate                         0.457436                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1935                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.049793                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           132904                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           39937                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        26055                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23897                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13646                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10409                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                28484                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12308                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1781                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1215                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  504                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1603                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1454                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             42747                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             177                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6250                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               4030                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1434                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          111                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          392                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                503                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               37945                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6454                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             916                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        1497                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9682                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   4915                       # Number of branches executed
system.cpu02.iew.exec_stores                     3228                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.446653                       # Inst execution rate
system.cpu02.iew.wb_sent                        37016                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       36464                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   21608                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30614                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.429221                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.705821                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         12344                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             425                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        24632                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.212041                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.515524                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        18388     74.65%     74.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          914      3.71%     78.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1121      4.55%     82.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          627      2.55%     85.46% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          626      2.54%     88.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          232      0.94%     88.94% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          212      0.86%     89.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          214      0.87%     90.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2298      9.33%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        24632                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              29855                       # Number of instructions committed
system.cpu02.commit.committedOps                29855                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7284                       # Number of memory references committed
system.cpu02.commit.loads                        4469                       # Number of loads committed
system.cpu02.commit.membars                        16                       # Number of memory barriers committed
system.cpu02.commit.branches                     3548                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   24288                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                219                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          923      3.09%      3.09% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          16720     56.00%     59.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.38%     59.47% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      9.64%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      6.43%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4485     15.02%     90.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2816      9.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           29855                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2298                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      63701                       # The number of ROB reads
system.cpu02.rob.rob_writes                     86254                       # The number of ROB writes
system.cpu02.timesIdled                           115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1011051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     28936                       # Number of Instructions Simulated
system.cpu02.committedOps                       28936                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.935928                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.935928                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.340608                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.340608                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  44508                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20317                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   107                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             322                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          31.844038                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6221                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.569087                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    31.844038                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.248782                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.248782                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           16491                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          16491                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3929                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3929                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2295                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2295                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           23                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           12                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6224                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6224                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6224                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6224                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1240                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1240                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          498                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          498                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           10                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1738                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1738                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1738                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1738                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     87445080                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     87445080                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     64947144                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     64947144                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       181720                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       181720                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        99120                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        99120                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    152392224                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    152392224                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    152392224                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    152392224                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5169                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5169                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7962                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7962                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7962                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7962                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.239892                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.239892                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.178303                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.178303                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.218287                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.218287                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.218287                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.218287                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 70520.225806                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 70520.225806                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 130415.951807                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 130415.951807                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        45430                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        45430                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         9912                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         9912                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 87682.522440                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 87682.522440                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 87682.522440                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 87682.522440                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2173                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.173469                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu02.dcache.writebacks::total             211                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          866                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          379                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          379                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1245                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1245                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1245                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1245                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          374                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          119                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          493                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          493                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     24403580                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     24403580                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     16114070                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     16114070                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        15340                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        15340                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        87320                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        87320                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     40517650                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     40517650                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     40517650                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     40517650                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.072354                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.072354                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.042607                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.042607                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.061919                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.061919                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.061919                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.061919                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 65250.213904                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 65250.213904                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 135412.352941                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 135412.352941                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  5113.333333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5113.333333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         8732                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         8732                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 82185.902637                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 82185.902637                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 82185.902637                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 82185.902637                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              85                       # number of replacements
system.cpu02.icache.tags.tagsinuse         108.244867                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              5350                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           11.122661                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   108.244867                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.211416                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.211416                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           12301                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          12301                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         5350                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          5350                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         5350                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           5350                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         5350                       # number of overall hits
system.cpu02.icache.overall_hits::total          5350                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          560                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          560                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          560                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          560                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          560                       # number of overall misses
system.cpu02.icache.overall_misses::total          560                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     28985520                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     28985520                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     28985520                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     28985520                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     28985520                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     28985520                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         5910                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         5910                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         5910                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         5910                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         5910                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         5910                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.094755                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.094755                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.094755                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.094755                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.094755                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.094755                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 51759.857143                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 51759.857143                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 51759.857143                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 51759.857143                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 51759.857143                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 51759.857143                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu02.icache.writebacks::total              85                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           79                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           79                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           79                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          481                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          481                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          481                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     22493160                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     22493160                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     22493160                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     22493160                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     22493160                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     22493160                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.081387                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.081387                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.081387                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.081387                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.081387                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.081387                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 46763.326403                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 46763.326403                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 46763.326403                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 46763.326403                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 46763.326403                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 46763.326403                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 26564                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           20921                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1173                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              18561                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 12643                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           68.115942                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2448                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           117                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            115                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      20068                       # DTB read hits
system.cpu03.dtb.read_misses                      419                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  20487                       # DTB read accesses
system.cpu03.dtb.write_hits                      6804                       # DTB write hits
system.cpu03.dtb.write_misses                      38                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6842                       # DTB write accesses
system.cpu03.dtb.data_hits                      26872                       # DTB hits
system.cpu03.dtb.data_misses                      457                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  27329                       # DTB accesses
system.cpu03.itb.fetch_hits                     22794                       # ITB hits
system.cpu03.itb.fetch_misses                      75                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 22869                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          69400                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       154802                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     26564                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            15093                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       50326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2611                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2311                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   22794                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 514                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            62560                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.474457                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.035306                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  32652     52.19%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1502      2.40%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2548      4.07%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3946      6.31%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   6856     10.96%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    703      1.12%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3648      5.83%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2101      3.36%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   8604     13.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              62560                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.382767                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.230576                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  10917                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               25738                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   22969                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2032                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  894                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2562                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 424                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               140539                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1747                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  894                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12187                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7796                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        14843                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   23638                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3192                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               136677                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 274                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  672                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1536                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  277                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             92280                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              170719                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         157951                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12761                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               72214                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  20066                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              452                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          426                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7356                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              21121                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              8231                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2030                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2110                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   118627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               734                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  113725                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             309                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         22680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        11218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        62560                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.817855                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.309773                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             32193     51.46%     51.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4373      6.99%     58.45% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              5834      9.33%     67.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              4648      7.43%     75.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4032      6.45%     81.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3964      6.34%     87.99% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5677      9.07%     97.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               982      1.57%     98.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               857      1.37%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         62560                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1070     30.11%     30.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     30.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     30.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  72      2.03%     32.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     32.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     32.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                331      9.31%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     41.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1391     39.14%     80.59% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 690     19.41%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               80513     70.80%     70.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                186      0.16%     70.96% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2925      2.57%     73.54% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.54% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.54% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1935      1.70%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.24% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              21105     18.56%     93.79% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              7057      6.21%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               113725                       # Type of FU issued
system.cpu03.iq.rate                         1.638689                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3554                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.031251                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           270432                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          128519                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       100164                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23441                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13554                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               105233                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12042                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            376                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         3947                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2423                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  894                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3263                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1567                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            132125                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             253                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               21121                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               8231                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              403                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1545                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          224                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          660                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                884                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              112326                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               20487                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1399                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       12764                       # number of nop insts executed
system.cpu03.iew.exec_refs                      27329                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  21874                       # Number of branches executed
system.cpu03.iew.exec_stores                     6842                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.618530                       # Inst execution rate
system.cpu03.iew.wb_sent                       111367                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      110570                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   62959                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   79337                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.593228                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.793564                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         23025                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           578                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             762                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        59042                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.821652                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.731809                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        33759     57.18%     57.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6097     10.33%     67.50% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3415      5.78%     73.29% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1555      2.63%     75.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2523      4.27%     80.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2956      5.01%     85.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          719      1.22%     86.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3368      5.70%     92.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4650      7.88%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        59042                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             107554                       # Number of instructions committed
system.cpu03.commit.committedOps               107554                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        22982                       # Number of memory references committed
system.cpu03.commit.loads                       17174                       # Number of loads committed
system.cpu03.commit.membars                       266                       # Number of memory barriers committed
system.cpu03.commit.branches                    19198                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   91522                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1485                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        10877     10.11%     10.11% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          68511     63.70%     73.81% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.11%     73.92% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.68%     76.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.79%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         17440     16.22%     94.60% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5813      5.40%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          107554                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4650                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     183580                       # The number of ROB reads
system.cpu03.rob.rob_writes                    264665                       # The number of ROB writes
system.cpu03.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     977983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     96681                       # Number of Instructions Simulated
system.cpu03.committedOps                       96681                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.717825                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.717825                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.393098                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.393098                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 144089                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 75697                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   554                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  145                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             530                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          30.563708                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             21899                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             639                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           34.270736                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    30.563708                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.238779                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.238779                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           50805                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          50805                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        17100                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         17100                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4740                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4740                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           68                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           35                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        21840                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          21840                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        21840                       # number of overall hits
system.cpu03.dcache.overall_hits::total         21840                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1918                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1918                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1004                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1004                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           28                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2922                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2922                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2922                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2922                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    125294760                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    125294760                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     85033096                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     85033096                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       370520                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       370520                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       246620                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       246620                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        57820                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        57820                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    210327856                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    210327856                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    210327856                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    210327856                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        19018                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        19018                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5744                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5744                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        24762                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        24762                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        24762                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        24762                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.100852                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.100852                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.174791                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.174791                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.118003                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.118003                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.118003                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.118003                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 65325.735141                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 65325.735141                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 84694.318725                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 84694.318725                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 16109.565217                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 16109.565217                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  8807.857143                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  8807.857143                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 71980.785763                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 71980.785763                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 71980.785763                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 71980.785763                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2099                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    19.801887                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          305                       # number of writebacks
system.cpu03.dcache.writebacks::total             305                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1107                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1107                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          631                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            6                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1738                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1738                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1738                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1738                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          811                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          811                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          373                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          373                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           28                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1184                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1184                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1184                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1184                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     33854200                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     33854200                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     23797048                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     23797048                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       215940                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       215940                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     57651248                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     57651248                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     57651248                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     57651248                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.042644                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.042644                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.064937                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.064937                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.186813                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.186813                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.047815                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.047815                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.047815                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.047815                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 41743.773120                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 41743.773120                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 63799.056300                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 63799.056300                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6941.176471                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6941.176471                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7712.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7712.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 48691.932432                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 48691.932432                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 48691.932432                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 48691.932432                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             425                       # number of replacements
system.cpu03.icache.tags.tagsinuse         113.304673                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             21748                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             903                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           24.084164                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   113.304673                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.221298                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.221298                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           46485                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          46485                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        21748                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         21748                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        21748                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          21748                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        21748                       # number of overall hits
system.cpu03.icache.overall_hits::total         21748                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1043                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1043                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1043                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1043                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1043                       # number of overall misses
system.cpu03.icache.overall_misses::total         1043                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     32136120                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     32136120                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     32136120                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     32136120                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     32136120                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     32136120                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        22791                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        22791                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        22791                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        22791                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        22791                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        22791                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.045764                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.045764                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.045764                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.045764                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.045764                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.045764                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 30811.236817                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 30811.236817                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 30811.236817                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 30811.236817                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 30811.236817                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 30811.236817                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          425                       # number of writebacks
system.cpu03.icache.writebacks::total             425                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          140                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          140                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          140                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          903                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          903                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          903                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          903                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     26642040                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     26642040                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     26642040                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     26642040                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     26642040                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     26642040                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.039621                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.039621                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.039621                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.039621                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.039621                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.039621                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 29503.920266                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 29503.920266                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 29503.920266                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 29503.920266                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 29503.920266                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 29503.920266                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  9714                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            7593                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             681                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               8012                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3178                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           39.665502                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   874                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            83                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             82                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6511                       # DTB read hits
system.cpu04.dtb.read_misses                      313                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6824                       # DTB read accesses
system.cpu04.dtb.write_hits                      3402                       # DTB write hits
system.cpu04.dtb.write_misses                      27                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3429                       # DTB write accesses
system.cpu04.dtb.data_hits                       9913                       # DTB hits
system.cpu04.dtb.data_misses                      340                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  10253                       # DTB accesses
system.cpu04.itb.fetch_hits                      7277                       # ITB hits
system.cpu04.itb.fetch_misses                      64                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  7341                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          86630                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             5130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        66284                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      9714                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             4053                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       22309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1531                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        48328                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2056                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    7277                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 282                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            78809                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.841071                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.251074                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  67311     85.41%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    846      1.07%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    939      1.19%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    847      1.07%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1759      2.23%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    333      0.42%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    488      0.62%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    898      1.14%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5388      6.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              78809                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.112132                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.765139                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   7396                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               13270                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    8124                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1171                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  520                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                900                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                57961                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1001                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  520                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   8102                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6574                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4728                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    8522                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2035                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                55919                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 274                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  698                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1019                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   79                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             40574                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               78420                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          65689                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12726                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               28451                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  12123                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4479                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6704                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              4199                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             323                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    50196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               138                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   47595                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             291                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         13185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        78809                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.603928                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.658209                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             67020     85.04%     85.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1818      2.31%     87.35% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1939      2.46%     89.81% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1188      1.51%     91.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1587      2.01%     93.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1680      2.13%     95.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              2144      2.72%     98.18% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               741      0.94%     99.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               692      0.88%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         78809                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1046     50.97%     50.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     50.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     50.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  91      4.43%     55.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     55.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     55.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                342     16.67%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     72.08% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  439     21.39%     93.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 134      6.53%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               31962     67.15%     67.16% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                188      0.39%     67.56% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     67.56% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2916      6.13%     73.68% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.68% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.68% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      4.05%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.73% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               7059     14.83%     92.56% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3539      7.44%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                47595                       # Type of FU issued
system.cpu04.iq.rate                         0.549406                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      2052                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.043114                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           152686                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           49999                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        35003                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23656                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                37469                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12174                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            213                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1820                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1237                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          758                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  520                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1954                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1322                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             52990                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6704                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               4199                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              102                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1302                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          402                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                525                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               46788                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6824                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             807                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        2656                       # number of nop insts executed
system.cpu04.iew.exec_refs                      10253                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   7238                       # Number of branches executed
system.cpu04.iew.exec_stores                     3429                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.540090                       # Inst execution rate
system.cpu04.iew.wb_sent                        45901                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       45392                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   27061                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   37778                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.523976                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.716316                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         13199                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            97                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             436                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        28482                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.374271                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.582580                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        20138     70.70%     70.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          974      3.42%     74.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1784      6.26%     80.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          654      2.30%     82.68% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1155      4.06%     86.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          263      0.92%     87.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          470      1.65%     89.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          469      1.65%     90.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2575      9.04%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        28482                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              39142                       # Number of instructions committed
system.cpu04.commit.committedOps                39142                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7846                       # Number of memory references committed
system.cpu04.commit.loads                        4884                       # Number of loads committed
system.cpu04.commit.membars                        25                       # Number of memory barriers committed
system.cpu04.commit.branches                     5717                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   32488                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                504                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         1997      5.10%      5.10% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          24363     62.24%     67.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.29%     67.63% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     67.63% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      7.35%     74.99% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.99% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.99% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      4.91%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.89% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4909     12.54%     92.43% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2962      7.57%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           39142                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2575                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      77390                       # The number of ROB reads
system.cpu04.rob.rob_writes                    106669                       # The number of ROB writes
system.cpu04.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1009375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     37149                       # Number of Instructions Simulated
system.cpu04.committedOps                       37149                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.331960                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.331960                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.428824                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.428824                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  57523                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 27029                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11113                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   137                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   78                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             331                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          28.441493                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6802                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             440                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.459091                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    28.441493                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.222199                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.222199                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           17658                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          17658                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4344                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4344                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2436                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2436                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           43                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           22                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6780                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6780                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6780                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6780                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1233                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          491                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          491                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            6                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           12                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1724                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1724                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1724                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1724                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    118630120                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    118630120                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     68457645                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     68457645                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       197060                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       197060                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       108560                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       108560                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        48380                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        48380                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    187087765                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    187087765                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    187087765                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    187087765                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5577                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5577                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2927                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2927                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         8504                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         8504                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         8504                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         8504                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.221087                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.221087                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.167749                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.167749                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.122449                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.122449                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.352941                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.352941                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.202728                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.202728                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.202728                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.202728                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 96212.587186                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 96212.587186                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139424.938900                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139424.938900                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 32843.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 32843.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  9046.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  9046.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 108519.585267                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 108519.585267                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 108519.585267                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 108519.585267                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         1817                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              90                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.188889                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          160                       # number of writebacks
system.cpu04.dcache.writebacks::total             160                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          858                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          367                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          367                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            3                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1225                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1225                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1225                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1225                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          375                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          124                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           12                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          499                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          499                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     28616180                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     28616180                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17640988                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17640988                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        20060                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        20060                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        97940                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        97940                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        44840                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        44840                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     46257168                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     46257168                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     46257168                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     46257168                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.067240                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.067240                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.042364                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.042364                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.058678                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.058678                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.058678                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.058678                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 76309.813333                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 76309.813333                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 142266.032258                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 142266.032258                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6686.666667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6686.666667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  8161.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  8161.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 92699.735471                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 92699.735471                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 92699.735471                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 92699.735471                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              99                       # number of replacements
system.cpu04.icache.tags.tagsinuse          98.649341                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              6699                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             497                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           13.478873                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    98.649341                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.192674                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.192674                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           15043                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          15043                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         6699                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          6699                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         6699                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           6699                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         6699                       # number of overall hits
system.cpu04.icache.overall_hits::total          6699                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          574                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          574                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          574                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          574                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          574                       # number of overall misses
system.cpu04.icache.overall_misses::total          574                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     26280959                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     26280959                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     26280959                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     26280959                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     26280959                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     26280959                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         7273                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         7273                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         7273                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         7273                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         7273                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         7273                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.078922                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.078922                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.078922                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.078922                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.078922                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.078922                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 45785.642857                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 45785.642857                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 45785.642857                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 45785.642857                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 45785.642857                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 45785.642857                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           99                       # number of writebacks
system.cpu04.icache.writebacks::total              99                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           77                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           77                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           77                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          497                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          497                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          497                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          497                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     20848239                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     20848239                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     20848239                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     20848239                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     20848239                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     20848239                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.068335                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.068335                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.068335                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.068335                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.068335                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.068335                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 41948.167002                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 41948.167002                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 41948.167002                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 41948.167002                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 41948.167002                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 41948.167002                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7135                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5678                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             622                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5787                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1919                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           33.160532                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   557                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       5907                       # DTB read hits
system.cpu05.dtb.read_misses                      303                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6210                       # DTB read accesses
system.cpu05.dtb.write_hits                      3169                       # DTB write hits
system.cpu05.dtb.write_misses                      25                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3194                       # DTB write accesses
system.cpu05.dtb.data_hits                       9076                       # DTB hits
system.cpu05.dtb.data_misses                      328                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9404                       # DTB accesses
system.cpu05.itb.fetch_hits                      5908                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  5977                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          81650                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        55133                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7135                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2476                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1401                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        48178                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1815                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    5908                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 250                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            75264                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.732528                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.147419                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  66102     87.83%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    556      0.74%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    616      0.82%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    752      1.00%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1157      1.54%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    318      0.42%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    434      0.58%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    365      0.48%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   4964      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              75264                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.087385                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.675236                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6358                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13194                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    5894                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1153                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  487                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                588                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47173                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 889                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  487                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7031                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6193                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4757                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6301                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2317                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45191                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  688                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1281                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   64                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33472                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               64640                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          51987                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12649                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11386                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4365                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6079                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3899                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             267                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            144                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38170                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        75264                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.507148                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.550363                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             65761     87.37%     87.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1762      2.34%     89.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1312      1.74%     91.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1093      1.45%     92.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1323      1.76%     94.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               868      1.15%     95.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1786      2.37%     98.19% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               715      0.95%     99.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               644      0.86%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         75264                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   955     50.34%     50.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  81      4.27%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                355     18.71%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  398     20.98%     94.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 108      5.69%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23411     61.33%     61.34% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                191      0.50%     61.84% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.84% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2909      7.62%     69.47% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     69.47% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.47% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      5.05%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6441     16.87%     91.39% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3287      8.61%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38170                       # Type of FU issued
system.cpu05.iq.rate                         0.467483                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1897                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049699                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           130185                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           39525                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25679                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23588                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13252                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10358                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                27925                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12138                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1666                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1109                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  487                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1704                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 969                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42175                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6079                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3899                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 945                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          120                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                487                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               37375                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6210                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             795                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1453                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9404                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4859                       # Number of branches executed
system.cpu05.iew.exec_stores                     3194                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.457746                       # Inst execution rate
system.cpu05.iew.wb_sent                        36550                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36037                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21360                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30358                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.441359                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.703604                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12303                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             409                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        25220                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.172006                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.476695                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19004     75.35%     75.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          889      3.52%     78.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1163      4.61%     83.49% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          627      2.49%     85.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          618      2.45%     88.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          245      0.97%     89.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          204      0.81%     90.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          219      0.87%     91.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2251      8.93%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        25220                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29558                       # Number of instructions committed
system.cpu05.commit.committedOps                29558                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7203                       # Number of memory references committed
system.cpu05.commit.loads                        4413                       # Number of loads committed
system.cpu05.commit.membars                        17                       # Number of memory barriers committed
system.cpu05.commit.branches                     3498                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                216                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          875      2.96%      2.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16552     56.00%     58.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29558                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2251                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      64024                       # The number of ROB reads
system.cpu05.rob.rob_writes                     85574                       # The number of ROB writes
system.cpu05.timesIdled                            97                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1014355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu05.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.846237                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.846237                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.351341                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.351341                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  43898                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 20029                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11104                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8120                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   109                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             311                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          26.582004                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6125                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             415                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.759036                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    26.582004                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.207672                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.207672                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           16098                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          16098                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3851                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3851                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2281                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2281                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           23                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6132                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6132                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6132                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6132                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1156                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1156                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          487                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1643                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1643                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1643                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1643                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     99157760                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     99157760                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     67145481                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     67145481                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       207680                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       207680                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       306800                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       306800                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    166303241                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    166303241                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    166303241                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    166303241                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5007                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5007                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7775                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7775                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7775                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7775                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.230877                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.230877                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.175939                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.175939                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.211318                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.211318                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.211318                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.211318                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 85776.608997                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 85776.608997                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 137875.731006                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 137875.731006                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        51920                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        51920                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 34088.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 34088.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 101219.258065                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 101219.258065                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 101219.258065                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 101219.258065                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2139                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.990654                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          151                       # number of writebacks
system.cpu05.dcache.writebacks::total             151                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          807                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          807                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          367                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          367                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1174                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1174                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1174                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1174                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          349                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          120                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          469                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          469                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     25957640                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     25957640                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17261027                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17261027                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       296180                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       296180                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     43218667                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     43218667                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     43218667                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     43218667                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069702                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069702                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.043353                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.043353                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060322                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060322                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060322                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060322                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 74377.191977                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 74377.191977                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 143841.891667                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 143841.891667                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 32908.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 32908.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 92150.675906                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 92150.675906                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 92150.675906                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 92150.675906                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              54                       # number of replacements
system.cpu05.icache.tags.tagsinuse          90.724116                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5410                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.436782                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    90.724116                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.177196                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.177196                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12251                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12251                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5410                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5410                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5410                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5410                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5410                       # number of overall hits
system.cpu05.icache.overall_hits::total          5410                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          498                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          498                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          498                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          498                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          498                       # number of overall misses
system.cpu05.icache.overall_misses::total          498                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     20847060                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     20847060                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     20847060                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     20847060                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     20847060                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     20847060                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         5908                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         5908                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         5908                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         5908                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         5908                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         5908                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.084292                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.084292                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.084292                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.084292                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.084292                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.084292                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 41861.566265                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 41861.566265                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 41861.566265                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 41861.566265                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 41861.566265                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 41861.566265                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu05.icache.writebacks::total              54                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           63                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           63                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           63                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          435                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          435                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     17480520                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     17480520                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     17480520                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     17480520                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     17480520                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     17480520                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.073629                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.073629                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.073629                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.073629                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.073629                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.073629                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 40185.103448                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 40185.103448                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 40185.103448                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 40185.103448                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 40185.103448                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 40185.103448                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  8284                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            6607                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             706                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               6434                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2425                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           37.690395                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   610                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6720                       # DTB read hits
system.cpu06.dtb.read_misses                      321                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   7041                       # DTB read accesses
system.cpu06.dtb.write_hits                      3396                       # DTB write hits
system.cpu06.dtb.write_misses                      31                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3427                       # DTB write accesses
system.cpu06.dtb.data_hits                      10116                       # DTB hits
system.cpu06.dtb.data_misses                      352                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  10468                       # DTB accesses
system.cpu06.itb.fetch_hits                      6431                       # ITB hits
system.cpu06.itb.fetch_misses                      71                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  6502                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          85627                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             5232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        60491                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      8284                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3037                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       19208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1587                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        49906                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2193                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    6431                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 303                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            77536                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.780167                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.209251                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  67488     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    602      0.78%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    710      0.92%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    830      1.07%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1223      1.58%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    363      0.47%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    455      0.59%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    378      0.49%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5487      7.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              77536                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.096745                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.706448                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   7576                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               11673                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    6674                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1157                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  550                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                693                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                52101                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1031                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  550                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   8281                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  5877                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3768                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    7052                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2102                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                49929                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 275                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  337                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1159                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   74                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             36580                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               70083                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          57361                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12717                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               24234                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  12346                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              113                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4085                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6869                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4180                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             321                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            188                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    44843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               122                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   42190                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             269                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         13252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        77536                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.544134                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.609722                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             67261     86.75%     86.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1804      2.33%     89.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1346      1.74%     90.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1155      1.49%     92.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1444      1.86%     94.16% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1017      1.31%     95.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1869      2.41%     97.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               966      1.25%     99.13% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               674      0.87%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         77536                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   989     49.87%     49.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     49.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     49.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  70      3.53%     53.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     53.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     53.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                326     16.44%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     69.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  456     23.00%     92.84% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 142      7.16%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               26301     62.34%     62.35% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                183      0.43%     62.78% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     62.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2926      6.94%     69.72% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     69.72% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     69.72% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      4.57%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.29% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7307     17.32%     91.61% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3541      8.39%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                42190                       # Type of FU issued
system.cpu06.iq.rate                         0.492718                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      1983                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.047002                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           140371                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           44821                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        29351                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23797                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13420                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10376                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                31931                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12238                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1926                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1218                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  550                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1766                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1193                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             46772                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6869                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4180                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               91                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1174                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          126                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          420                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                546                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               41275                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                7041                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             915                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        1807                       # number of nop insts executed
system.cpu06.iew.exec_refs                      10468                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5722                       # Number of branches executed
system.cpu06.iew.exec_stores                     3427                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.482033                       # Inst execution rate
system.cpu06.iew.wb_sent                        40283                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       39727                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   23603                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   33273                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.463954                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.709374                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         13367                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             463                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        25592                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.285245                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.589658                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        18842     73.62%     73.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          963      3.76%     77.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1197      4.68%     82.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          611      2.39%     84.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          667      2.61%     87.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          247      0.97%     88.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          227      0.89%     88.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          267      1.04%     89.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2571     10.05%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        25592                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              32892                       # Number of instructions committed
system.cpu06.commit.committedOps                32892                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7905                       # Number of memory references committed
system.cpu06.commit.loads                        4943                       # Number of loads committed
system.cpu06.commit.membars                        21                       # Number of memory barriers committed
system.cpu06.commit.branches                     4229                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   27040                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                243                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1183      3.60%      3.60% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          18872     57.38%     60.97% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.34%     61.32% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     61.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      8.75%     70.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     70.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      5.84%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4964     15.09%     90.99% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2962      9.01%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           32892                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2571                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      68383                       # The number of ROB reads
system.cpu06.rob.rob_writes                     94546                       # The number of ROB writes
system.cpu06.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1010378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     31713                       # Number of Instructions Simulated
system.cpu06.committedOps                       31713                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.700060                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.700060                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.370362                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.370362                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  48692                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 22663                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11114                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8138                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   129                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             304                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          25.674794                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6639                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             408                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           16.272059                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    25.674794                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.200584                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.200584                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           17901                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          17901                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4491                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4491                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2414                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2414                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           30                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           14                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6905                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6905                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6905                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6905                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1235                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1235                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          524                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          524                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           10                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1759                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1759                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1759                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1759                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    102511320                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    102511320                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     70063620                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     70063620                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       145140                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       145140                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       128620                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       128620                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    172574940                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    172574940                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    172574940                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    172574940                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2938                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2938                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8664                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8664                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8664                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8664                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.215683                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.215683                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.178353                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.178353                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.203024                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.203024                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.203024                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.203024                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 83005.117409                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 83005.117409                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 133709.198473                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 133709.198473                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        36285                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        36285                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12862                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12862                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 98109.687322                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 98109.687322                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 98109.687322                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 98109.687322                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3236                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    32.360000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          158                       # number of writebacks
system.cpu06.dcache.writebacks::total             158                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          873                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          399                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          399                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1272                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1272                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1272                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1272                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          362                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          125                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           10                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          487                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          487                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     28383720                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     28383720                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     16676928                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     16676928                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       116820                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       116820                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     45060648                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     45060648                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     45060648                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     45060648                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.063220                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.063220                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.042546                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.042546                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.056210                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.056210                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.056210                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.056210                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 78408.066298                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 78408.066298                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 133415.424000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 133415.424000                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        11682                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        11682                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 92526.997947                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 92526.997947                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 92526.997947                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 92526.997947                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             108                       # number of replacements
system.cpu06.icache.tags.tagsinuse          90.515239                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              5830                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           11.364522                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    90.515239                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.176788                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.176788                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           13369                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          13369                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         5830                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          5830                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         5830                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           5830                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         5830                       # number of overall hits
system.cpu06.icache.overall_hits::total          5830                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          598                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          598                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          598                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          598                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          598                       # number of overall misses
system.cpu06.icache.overall_misses::total          598                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     25502157                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     25502157                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     25502157                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     25502157                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     25502157                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     25502157                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         6428                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         6428                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         6428                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         6428                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         6428                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         6428                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.093030                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.093030                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.093030                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.093030                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.093030                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.093030                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 42645.747492                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 42645.747492                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 42645.747492                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 42645.747492                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 42645.747492                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 42645.747492                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu06.icache.writebacks::total             108                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           85                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           85                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           85                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          513                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          513                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          513                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     20300717                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     20300717                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     20300717                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     20300717                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     20300717                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     20300717                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.079807                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.079807                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.079807                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.079807                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.079807                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.079807                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 39572.547758                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 39572.547758                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 39572.547758                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 39572.547758                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 39572.547758                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 39572.547758                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 21794                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           18186                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             888                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              16424                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 10615                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           64.631028                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1559                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      17719                       # DTB read hits
system.cpu07.dtb.read_misses                      355                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  18074                       # DTB read accesses
system.cpu07.dtb.write_hits                      6046                       # DTB write hits
system.cpu07.dtb.write_misses                      41                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  6087                       # DTB write accesses
system.cpu07.dtb.data_hits                      23765                       # DTB hits
system.cpu07.dtb.data_misses                      396                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  24161                       # DTB accesses
system.cpu07.itb.fetch_hits                     18586                       # ITB hits
system.cpu07.itb.fetch_misses                      75                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 18661                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          63147                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             7113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       130606                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     21794                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            12175                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       44476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1973                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2101                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   18586                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 404                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            54928                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.377767                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.016088                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  29851     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1058      1.93%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1803      3.28%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   4056      7.38%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   5556     10.12%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    527      0.96%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2976      5.42%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1749      3.18%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   7352     13.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              54928                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.345131                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.068285                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   9461                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               23928                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   19084                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1784                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  661                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1600                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 334                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               120177                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1336                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  661                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  10527                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6485                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14807                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   19742                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2696                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               117545                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  317                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  982                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  351                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             79746                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              148852                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         136079                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12767                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               65625                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  14121                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              402                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          378                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6588                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              18053                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              6948                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            1957                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2049                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   102619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               684                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  100003                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             294                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         15329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         7539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        54928                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.820620                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.334225                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             28967     52.74%     52.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              3250      5.92%     58.65% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4464      8.13%     66.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              4853      8.84%     75.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3245      5.91%     81.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              2896      5.27%     86.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              5659     10.30%     97.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               900      1.64%     98.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               694      1.26%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         54928                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1004     28.05%     28.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  70      1.96%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                330      9.22%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1486     41.52%     80.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 689     19.25%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               70110     70.11%     70.11% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                195      0.19%     70.31% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2933      2.93%     73.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1927      1.93%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.17% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              18610     18.61%     93.78% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              6224      6.22%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               100003                       # Type of FU issued
system.cpu07.iq.rate                         1.583654                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3579                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.035789                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           235064                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          105169                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        87010                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23743                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13486                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10388                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                91363                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12215                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2343                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1472                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  661                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1851                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1583                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            113968                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             190                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               18053                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               6948                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              369                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1567                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          536                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                691                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               98987                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               18074                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1016                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       10665                       # number of nop insts executed
system.cpu07.iew.exec_refs                      24161                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  18661                       # Number of branches executed
system.cpu07.iew.exec_stores                     6087                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.567565                       # Inst execution rate
system.cpu07.iew.wb_sent                        98040                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       97398                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   55347                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   68924                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.542401                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.803015                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         15690                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             563                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        52520                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.860682                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.735639                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        29727     56.60%     56.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5511     10.49%     67.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2573      4.90%     71.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1309      2.49%     74.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2621      4.99%     79.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2984      5.68%     85.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          622      1.18%     86.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3381      6.44%     92.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         3792      7.22%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        52520                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              97723                       # Number of instructions committed
system.cpu07.commit.committedOps                97723                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        21186                       # Number of memory references committed
system.cpu07.commit.loads                       15710                       # Number of loads committed
system.cpu07.commit.membars                       287                       # Number of memory barriers committed
system.cpu07.commit.branches                    16901                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   82776                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1066                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         9753      9.98%      9.98% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          61582     63.02%     73.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.12%     73.11% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.95%     76.06% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.96%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         15997     16.37%     94.39% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5478      5.61%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           97723                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                3792                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     161114                       # The number of ROB reads
system.cpu07.rob.rob_writes                    229212                       # The number of ROB writes
system.cpu07.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     982812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     87974                       # Number of Instructions Simulated
system.cpu07.committedOps                       87974                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.717792                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.717792                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.393162                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.393162                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 127355                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 65662                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   236                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   84                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             374                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          24.521771                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             20041                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             486                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           41.236626                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    24.521771                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.191576                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.191576                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           45019                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          45019                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        15359                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         15359                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4515                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4515                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           41                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           21                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        19874                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          19874                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        19874                       # number of overall hits
system.cpu07.dcache.overall_hits::total         19874                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1331                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1331                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          924                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          924                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           13                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           15                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2255                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2255                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2255                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2255                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     92553300                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     92553300                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     84019480                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     84019480                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       244260                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       244260                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       184080                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       184080                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        35400                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        35400                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    176572780                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    176572780                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    176572780                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    176572780                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        16690                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        16690                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5439                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5439                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        22129                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        22129                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        22129                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        22129                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.079748                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.079748                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.169884                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.169884                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.240741                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.240741                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.101902                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.101902                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.101902                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.101902                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 69536.664162                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 69536.664162                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 90930.173160                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 90930.173160                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 18789.230769                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 18789.230769                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12272                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12272                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 78302.784922                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 78302.784922                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 78302.784922                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 78302.784922                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2680                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    25.283019                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu07.dcache.writebacks::total             186                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          875                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          875                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          584                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          584                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1459                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1459                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          456                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          340                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          340                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            7                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          796                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          796                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     27373640                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     27373640                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     23358087                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     23358087                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        69620                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        69620                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       167560                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       167560                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        34220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        34220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     50731727                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     50731727                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     50731727                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     50731727                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.027322                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.027322                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.062511                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.062511                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.129630                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.129630                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.035971                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.035971                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.035971                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.035971                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 60029.912281                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 60029.912281                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 68700.255882                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 68700.255882                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9945.714286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9945.714286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 11170.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 11170.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 63733.325377                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 63733.325377                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 63733.325377                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 63733.325377                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             252                       # number of replacements
system.cpu07.icache.tags.tagsinuse          91.384352                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             17756                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             713                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           24.903226                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    91.384352                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.178485                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.178485                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           37869                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          37869                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        17756                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17756                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        17756                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17756                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        17756                       # number of overall hits
system.cpu07.icache.overall_hits::total         17756                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          822                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          822                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          822                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          822                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          822                       # number of overall misses
system.cpu07.icache.overall_misses::total          822                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     33568638                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     33568638                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     33568638                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     33568638                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     33568638                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     33568638                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        18578                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        18578                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        18578                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        18578                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        18578                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        18578                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.044246                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.044246                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.044246                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.044246                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.044246                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.044246                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 40837.759124                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 40837.759124                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 40837.759124                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 40837.759124                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 40837.759124                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 40837.759124                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          252                       # number of writebacks
system.cpu07.icache.writebacks::total             252                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          109                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          109                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          109                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          713                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          713                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          713                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          713                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          713                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          713                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     26788358                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     26788358                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     26788358                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     26788358                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     26788358                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     26788358                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.038379                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.038379                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.038379                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.038379                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.038379                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.038379                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 37571.329593                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 37571.329593                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 37571.329593                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 37571.329593                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 37571.329593                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 37571.329593                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 14109                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           11611                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             825                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              12190                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  5772                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           47.350287                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1037                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       9597                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                   9926                       # DTB read accesses
system.cpu08.dtb.write_hits                      3783                       # DTB write hits
system.cpu08.dtb.write_misses                      28                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3811                       # DTB write accesses
system.cpu08.dtb.data_hits                      13380                       # DTB hits
system.cpu08.dtb.data_misses                      357                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  13737                       # DTB accesses
system.cpu08.itb.fetch_hits                     11776                       # ITB hits
system.cpu08.itb.fetch_misses                      65                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 11841                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          48976                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        87137                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     14109                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             6810                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       27030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1829                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1970                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   11776                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 383                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            37067                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.350797                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.111230                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  21041     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    936      2.53%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1004      2.71%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2082      5.62%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   3086      8.33%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    385      1.04%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   1809      4.88%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    968      2.61%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5756     15.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              37067                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.288080                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.779178                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   9099                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               13771                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   12340                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1245                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  602                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1060                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                77510                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1274                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  602                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9903                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6745                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         5443                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   12715                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1649                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                75137                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  388                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  431                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  248                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             52570                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               99436                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          86646                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12784                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               39318                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13252                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              156                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4553                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               9760                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4640                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             401                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            262                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    66288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               183                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   63639                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             303                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         14338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        37067                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.716864                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.367024                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             20769     56.03%     56.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2132      5.75%     61.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              3270      8.82%     70.60% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2431      6.56%     77.16% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1767      4.77%     81.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1787      4.82%     86.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              3423      9.23%     95.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               771      2.08%     98.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               717      1.93%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         37067                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1049     48.61%     48.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     48.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     48.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  79      3.66%     52.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     52.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     52.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                350     16.22%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     68.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  497     23.03%     91.52% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 183      8.48%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               44430     69.82%     69.82% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                187      0.29%     70.12% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2931      4.61%     74.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      3.03%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.75% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              10215     16.05%     93.80% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3944      6.20%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                63639                       # Type of FU issued
system.cpu08.iq.rate                         1.299392                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2158                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.033910                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           142792                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           67280                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        50693                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24014                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13550                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                53427                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12366                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            246                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2084                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1394                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  602                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2073                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1586                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             71794                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                9760                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4640                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              123                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1563                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                614                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               62684                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                9926                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             955                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        5323                       # number of nop insts executed
system.cpu08.iew.exec_refs                      13737                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  11264                       # Number of branches executed
system.cpu08.iew.exec_stores                     3811                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.279892                       # Inst execution rate
system.cpu08.iew.wb_sent                        61669                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       61106                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   36384                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   47370                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.247672                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.768081                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         14594                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             513                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        34850                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.626428                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.685797                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        22315     64.03%     64.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         2346      6.73%     70.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1913      5.49%     76.25% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          742      2.13%     78.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1225      3.52%     81.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1484      4.26%     86.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          475      1.36%     87.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1687      4.84%     92.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2663      7.64%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        34850                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              56681                       # Number of instructions committed
system.cpu08.commit.committedOps                56681                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        10922                       # Number of memory references committed
system.cpu08.commit.loads                        7676                       # Number of loads committed
system.cpu08.commit.membars                        42                       # Number of memory barriers committed
system.cpu08.commit.branches                     9617                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   47441                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                578                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         4552      8.03%      8.03% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          36251     63.96%     71.99% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.20%     72.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      5.08%     77.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     77.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     77.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      3.39%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          7718     13.62%     94.27% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         3247      5.73%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           56681                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2663                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     102526                       # The number of ROB reads
system.cpu08.rob.rob_writes                    144745                       # The number of ROB writes
system.cpu08.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         11909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     998073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     52133                       # Number of Instructions Simulated
system.cpu08.committedOps                       52133                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.939443                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.939443                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.064460                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.064460                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  77700                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 38459                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   214                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  106                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             380                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          23.249656                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              9827                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             489                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           20.096115                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    23.249656                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.181638                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.181638                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           24183                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          24183                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         7155                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          7155                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2632                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2632                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           50                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           31                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         9787                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           9787                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         9787                       # number of overall hits
system.cpu08.dcache.overall_hits::total          9787                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1348                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1348                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          567                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          567                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           12                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           16                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1915                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1915                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1915                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1915                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     92848300                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     92848300                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     77794974                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     77794974                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       205320                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       205320                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       126260                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       126260                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        74340                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        74340                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    170643274                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    170643274                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    170643274                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    170643274                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         8503                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         8503                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        11702                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        11702                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        11702                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        11702                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.158532                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.158532                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.177243                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.177243                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.340426                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.340426                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.163647                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.163647                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.163647                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.163647                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 68878.560831                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 68878.560831                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 137204.539683                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 137204.539683                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        17110                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        17110                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  7891.250000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  7891.250000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 89108.759269                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 89108.759269                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 89108.759269                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 89108.759269                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2378                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.232143                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu08.dcache.writebacks::total             243                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          918                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          918                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          416                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          416                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            3                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1334                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1334                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1334                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1334                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          430                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          430                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          151                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           16                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          581                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          581                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     26850900                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     26850900                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     19154927                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     19154927                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        84960                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        84960                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       110920                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       110920                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        70800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        70800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     46005827                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     46005827                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     46005827                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     46005827                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.050570                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.050570                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047202                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047202                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.145161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.145161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.340426                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.340426                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.049650                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.049650                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.049650                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.049650                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 62443.953488                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 62443.953488                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 126853.821192                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 126853.821192                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         9440                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9440                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  6932.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  6932.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 79183.867470                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 79183.867470                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 79183.867470                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 79183.867470                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             193                       # number of replacements
system.cpu08.icache.tags.tagsinuse          86.328996                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             11008                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             641                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           17.173167                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    86.328996                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.168611                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.168611                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           24189                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          24189                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        11008                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         11008                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        11008                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          11008                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        11008                       # number of overall hits
system.cpu08.icache.overall_hits::total         11008                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          766                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          766                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          766                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          766                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          766                       # number of overall misses
system.cpu08.icache.overall_misses::total          766                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     45704938                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     45704938                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     45704938                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     45704938                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     45704938                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     45704938                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        11774                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        11774                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        11774                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        11774                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        11774                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        11774                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.065059                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.065059                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.065059                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.065059                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.065059                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.065059                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 59667.020888                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 59667.020888                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 59667.020888                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 59667.020888                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 59667.020888                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 59667.020888                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          193                       # number of writebacks
system.cpu08.icache.writebacks::total             193                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          125                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          125                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          125                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          641                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          641                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          641                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     32346158                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     32346158                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     32346158                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     32346158                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     32346158                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     32346158                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.054442                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.054442                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.054442                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.054442                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.054442                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.054442                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 50462.024961                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 50462.024961                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 50462.024961                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 50462.024961                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 50462.024961                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 50462.024961                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 34363                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           26233                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1429                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              23782                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 17233                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           72.462366                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3549                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            126                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      27079                       # DTB read hits
system.cpu09.dtb.read_misses                      406                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  27485                       # DTB read accesses
system.cpu09.dtb.write_hits                      8973                       # DTB write hits
system.cpu09.dtb.write_misses                      38                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  9011                       # DTB write accesses
system.cpu09.dtb.data_hits                      36052                       # DTB hits
system.cpu09.dtb.data_misses                      444                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  36496                       # DTB accesses
system.cpu09.itb.fetch_hits                     30726                       # ITB hits
system.cpu09.itb.fetch_misses                      74                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 30800                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          80152                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            10110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       194934                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     34363                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            20792                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       57633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3141                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2089                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   30726                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 564                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            71465                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.727685                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.002964                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  32606     45.63%     45.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2156      3.02%     48.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3112      4.35%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5701      7.98%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   9313     13.03%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1309      1.83%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5359      7.50%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1772      2.48%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  10137     14.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              71465                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.428723                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.432054                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  12544                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               24688                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   30901                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2260                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1062                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               3833                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 522                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               178315                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2225                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1062                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  14083                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7828                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        14605                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   31542                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2335                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               173637                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 321                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  304                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  571                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  369                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            115404                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              208913                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         196160                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12746                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               91700                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  23704                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              496                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          469                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    7418                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              28125                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             10644                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2560                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1964                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   148670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               842                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  143275                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         26418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        71465                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.004828                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.343541                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             32794     45.89%     45.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5398      7.55%     53.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              7907     11.06%     64.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              6970      9.75%     74.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4468      6.25%     80.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4255      5.95%     86.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6857      9.59%     96.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1664      2.33%     98.39% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1152      1.61%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         71465                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1196     30.92%     30.92% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    1      0.03%     30.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     30.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  82      2.12%     33.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                321      8.30%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1406     36.35%     77.71% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 862     22.29%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              100661     70.26%     70.26% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                180      0.13%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2922      2.04%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      1.35%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              28206     19.69%     93.46% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              9367      6.54%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               143275                       # Type of FU issued
system.cpu09.iq.rate                         1.787541                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3868                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.026997                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           338516                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          162570                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       129140                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23745                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13404                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               134931                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12208                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1074                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4547                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3059                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1062                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3249                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1755                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            167420                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             360                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               28125                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              10644                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              442                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1733                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          296                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1077                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              141525                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               27485                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1750                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       17908                       # number of nop insts executed
system.cpu09.iew.exec_refs                      36496                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  28558                       # Number of branches executed
system.cpu09.iew.exec_stores                     9011                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.765708                       # Inst execution rate
system.cpu09.iew.wb_sent                       140385                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      139535                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   79569                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   98521                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.740880                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.807635                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         27235                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             921                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        67411                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.053849                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.877962                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        35986     53.38%     53.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         7539     11.18%     64.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3922      5.82%     70.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1793      2.66%     73.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2449      3.63%     76.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4100      6.08%     82.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          784      1.16%     83.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4014      5.95%     89.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         6824     10.12%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        67411                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             138452                       # Number of instructions committed
system.cpu09.commit.committedOps               138452                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        31163                       # Number of memory references committed
system.cpu09.commit.loads                       23578                       # Number of loads committed
system.cpu09.commit.membars                       315                       # Number of memory barriers committed
system.cpu09.commit.branches                    25418                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  117938                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2427                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        15362     11.10%     11.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          86687     62.61%     73.71% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.08%     73.79% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.79% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.08%     75.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.39%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         23893     17.26%     94.51% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         7597      5.49%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          138452                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                6824                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     224948                       # The number of ROB reads
system.cpu09.rob.rob_writes                    335412                       # The number of ROB writes
system.cpu09.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     966111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    123094                       # Number of Instructions Simulated
system.cpu09.committedOps                      123094                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.651145                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.651145                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.535757                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.535757                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 178467                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 97011                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   818                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  364                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             815                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          21.750775                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             29463                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             926                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           31.817495                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    21.750775                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.169928                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.169928                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           67014                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          67014                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        22900                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         22900                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         6492                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         6492                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          153                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          105                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        29392                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          29392                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        29392                       # number of overall hits
system.cpu09.dcache.overall_hits::total         29392                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2196                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2196                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          926                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          926                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           52                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           60                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3122                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3122                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3122                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3122                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     94194680                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     94194680                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     82340339                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     82340339                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       594720                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       594720                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       695020                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       695020                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        54280                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        54280                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    176535019                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    176535019                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    176535019                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    176535019                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        25096                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        25096                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         7418                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         7418                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          165                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          165                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        32514                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        32514                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        32514                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        32514                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.087504                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.087504                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.124831                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.124831                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.253659                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.253659                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096020                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096020                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096020                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096020                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 42893.752277                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 42893.752277                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 88920.452484                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 88920.452484                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 11436.923077                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 11436.923077                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11583.666667                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11583.666667                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 56545.489750                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 56545.489750                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 56545.489750                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 56545.489750                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2271                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    18.925000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          351                       # number of writebacks
system.cpu09.dcache.writebacks::total             351                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1133                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1133                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          566                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          566                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           16                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1699                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1699                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1063                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          360                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           36                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           59                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1423                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1423                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1423                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1423                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     31471780                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     31471780                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     22167470                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     22167470                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       312700                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       312700                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       627760                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       627760                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     53639250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     53639250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     53639250                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     53639250                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.042357                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.042357                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.048531                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.048531                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.175610                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.175610                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.357576                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.357576                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.043766                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.043766                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.043766                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.043766                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 29606.566322                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 29606.566322                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 61576.305556                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 61576.305556                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  8686.111111                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8686.111111                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        10640                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        10640                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 37694.483486                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 37694.483486                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 37694.483486                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 37694.483486                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             568                       # number of replacements
system.cpu09.icache.tags.tagsinuse          84.959282                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             29503                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1053                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           28.018044                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    84.959282                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.165936                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.165936                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           62505                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          62505                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        29503                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         29503                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        29503                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          29503                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        29503                       # number of overall hits
system.cpu09.icache.overall_hits::total         29503                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1223                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1223                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1223                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1223                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1223                       # number of overall misses
system.cpu09.icache.overall_misses::total         1223                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     40548339                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     40548339                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     40548339                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     40548339                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     40548339                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     40548339                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        30726                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        30726                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        30726                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        30726                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        30726                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        30726                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.039803                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.039803                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.039803                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.039803                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.039803                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.039803                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 33154.815209                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 33154.815209                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 33154.815209                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 33154.815209                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 33154.815209                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 33154.815209                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          568                       # number of writebacks
system.cpu09.icache.writebacks::total             568                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          170                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          170                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          170                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1053                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1053                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1053                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1053                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1053                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     30995059                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     30995059                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     30995059                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     30995059                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     30995059                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     30995059                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.034271                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.034271                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.034271                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.034271                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.034271                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.034271                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29435.003799                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29435.003799                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29435.003799                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29435.003799                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29435.003799                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29435.003799                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 15311                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           12006                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             885                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              12554                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  6367                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           50.716903                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1386                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            81                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      10777                       # DTB read hits
system.cpu10.dtb.read_misses                      372                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  11149                       # DTB read accesses
system.cpu10.dtb.write_hits                      4139                       # DTB write hits
system.cpu10.dtb.write_misses                      27                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  4166                       # DTB write accesses
system.cpu10.dtb.data_hits                      14916                       # DTB hits
system.cpu10.dtb.data_misses                      399                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  15315                       # DTB accesses
system.cpu10.itb.fetch_hits                     12900                       # ITB hits
system.cpu10.itb.fetch_misses                      65                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 12965                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          98633                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             7046                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        94026                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     15311                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             7753                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       28747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1983                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        48480                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2236                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   12900                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 379                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            87689                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.072267                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.398945                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  70158     80.01%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1124      1.28%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1307      1.49%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   2106      2.40%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   3468      3.95%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    512      0.58%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   1790      2.04%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    994      1.13%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   6230      7.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              87689                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.155232                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.953291                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   9460                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               14387                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   13290                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1400                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  672                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1474                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 326                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                83644                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1343                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  672                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  10345                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  6915                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         5094                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   13713                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2470                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                80955                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 321                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  401                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1040                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  409                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             56379                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              105874                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          93058                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               40820                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  15559                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              157                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4938                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              10991                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              5151                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             460                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            304                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    70901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               178                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   67799                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             342                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         17068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         7977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        87689                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.773176                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.794624                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             70184     80.04%     80.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2356      2.69%     82.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              3517      4.01%     86.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              2444      2.79%     89.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2078      2.37%     91.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2192      2.50%     94.39% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              3350      3.82%     98.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               839      0.96%     99.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               729      0.83%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         87689                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1061     47.71%     47.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  93      4.18%     51.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     51.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     51.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                329     14.79%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     66.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  545     24.51%     91.19% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 196      8.81%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               46933     69.22%     69.23% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.27%     69.50% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.50% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2927      4.32%     73.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      2.84%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              11474     16.92%     93.59% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              4347      6.41%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                67799                       # Type of FU issued
system.cpu10.iq.rate                         0.687387                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2224                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.032803                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           201868                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           74520                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        54478                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23985                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13654                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                57670                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12349                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            343                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2678                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1648                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  672                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2510                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1370                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             77106                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             183                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               10991                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               5151                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              125                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1348                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          168                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          495                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                663                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               66645                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               11149                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1154                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        6027                       # number of nop insts executed
system.cpu10.iew.exec_refs                      15315                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  12045                       # Number of branches executed
system.cpu10.iew.exec_stores                     4166                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.675687                       # Inst execution rate
system.cpu10.iew.wb_sent                        65525                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       64886                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   38335                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   50199                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.657853                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.763661                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         17111                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             566                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        36629                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.603156                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.683464                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        23573     64.36%     64.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         2399      6.55%     70.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2220      6.06%     76.97% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          851      2.32%     79.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1254      3.42%     82.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1287      3.51%     86.23% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          528      1.44%     87.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1425      3.89%     91.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3092      8.44%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        36629                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              58722                       # Number of instructions committed
system.cpu10.commit.committedOps                58722                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        11816                       # Number of memory references committed
system.cpu10.commit.loads                        8313                       # Number of loads committed
system.cpu10.commit.membars                        37                       # Number of memory barriers committed
system.cpu10.commit.branches                     9929                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   49319                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                765                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         4715      8.03%      8.03% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          37240     63.42%     71.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.19%     71.64% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     71.64% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      4.90%     76.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      3.27%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          8350     14.22%     94.03% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         3506      5.97%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           58722                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3092                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     108291                       # The number of ROB reads
system.cpu10.rob.rob_writes                    154234                       # The number of ROB writes
system.cpu10.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         10944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     997372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     54011                       # Number of Instructions Simulated
system.cpu10.committedOps                       54011                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.826165                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.826165                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.547596                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.547596                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  82477                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 41480                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   235                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             459                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.290681                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             10928                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             572                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           19.104895                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.290681                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.166333                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.166333                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           26828                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          26828                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         8063                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          8063                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2834                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2834                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           52                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           31                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        10897                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          10897                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        10897                       # number of overall hits
system.cpu10.dcache.overall_hits::total         10897                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1455                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1455                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          619                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          619                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           16                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           18                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2074                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2074                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2074                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2074                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     99476360                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     99476360                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     80642310                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     80642310                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       265500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       265500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       132160                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       132160                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        63720                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        63720                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    180118670                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    180118670                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    180118670                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    180118670                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         9518                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         9518                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         3453                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         3453                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        12971                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        12971                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        12971                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        12971                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.152868                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.152868                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.179264                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.179264                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.367347                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.367347                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.159895                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.159895                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.159895                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.159895                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 68368.632302                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 68368.632302                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 130278.368336                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 130278.368336                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 16593.750000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 16593.750000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7342.222222                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7342.222222                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 86846.031823                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 86846.031823                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 86846.031823                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 86846.031823                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2565                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    19.730769                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          273                       # number of writebacks
system.cpu10.dcache.writebacks::total             273                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          948                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          948                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          450                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          450                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1398                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1398                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1398                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1398                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          507                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          169                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          169                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           13                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           17                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          676                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          676                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     29746620                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     29746620                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20343185                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20343185                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       114460                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       114460                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       114460                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       114460                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        61360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        61360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     50089805                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     50089805                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     50089805                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     50089805                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.053267                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.053267                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.048943                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.048943                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.191176                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.191176                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.346939                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.346939                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.052116                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.052116                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.052116                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.052116                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 58671.834320                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 58671.834320                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120373.875740                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120373.875740                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8804.615385                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8804.615385                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6732.941176                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6732.941176                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 74097.344675                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 74097.344675                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 74097.344675                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 74097.344675                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             245                       # number of replacements
system.cpu10.icache.tags.tagsinuse          76.211358                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             12108                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             679                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           17.832106                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    76.211358                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.148850                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.148850                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           26473                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          26473                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        12108                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         12108                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        12108                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          12108                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        12108                       # number of overall hits
system.cpu10.icache.overall_hits::total         12108                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          789                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          789                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          789                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          789                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          789                       # number of overall misses
system.cpu10.icache.overall_misses::total          789                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     38882178                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     38882178                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     38882178                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     38882178                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     38882178                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     38882178                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        12897                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        12897                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        12897                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        12897                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        12897                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        12897                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.061177                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.061177                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.061177                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.061177                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.061177                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.061177                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 49280.326996                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 49280.326996                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 49280.326996                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 49280.326996                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 49280.326996                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 49280.326996                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          245                       # number of writebacks
system.cpu10.icache.writebacks::total             245                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          110                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          110                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          110                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          679                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          679                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          679                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     29675818                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     29675818                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     29675818                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     29675818                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     29675818                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     29675818                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.052648                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.052648                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.052648                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.052648                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.052648                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.052648                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 43705.181149                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 43705.181149                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 43705.181149                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 43705.181149                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 43705.181149                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 43705.181149                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 45798                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           33808                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1553                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              32260                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 23708                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           73.490391                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  5389                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           145                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               24                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      37494                       # DTB read hits
system.cpu11.dtb.read_misses                      417                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  37911                       # DTB read accesses
system.cpu11.dtb.write_hits                     12587                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 12625                       # DTB write accesses
system.cpu11.dtb.data_hits                      50081                       # DTB hits
system.cpu11.dtb.data_misses                      455                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  50536                       # DTB accesses
system.cpu11.itb.fetch_hits                     41880                       # ITB hits
system.cpu11.itb.fetch_misses                      74                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 41954                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         142272                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       256192                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     45798                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            29121                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       70990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3445                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        49264                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2012                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   41880                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 551                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           135329                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.893105                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.749575                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  83109     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2798      2.07%     63.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3974      2.94%     66.42% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   8251      6.10%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  13302      9.83%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   2097      1.55%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7789      5.76%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1806      1.33%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  12203      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             135329                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.321905                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.800720                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13466                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               26067                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   42679                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2699                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1154                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               5825                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 581                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               237853                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2544                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1154                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  15287                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8207                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14898                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   43460                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3059                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               232442                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 280                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  549                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1430                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   83                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            152476                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              272769                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         259922                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12841                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              125436                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  27040                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              551                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          531                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8325                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              38806                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             14514                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3691                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1823                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   197863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1008                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  191778                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             442                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         30295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        14294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       135329                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.417124                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.170100                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             83845     61.96%     61.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              6301      4.66%     66.61% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             10856      8.02%     74.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             10279      7.60%     82.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5833      4.31%     86.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              5252      3.88%     90.42% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              9051      6.69%     97.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2266      1.67%     98.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1646      1.22%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        135329                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1398     30.74%     30.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     30.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     30.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  77      1.69%     32.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     32.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     32.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                315      6.93%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1555     34.19%     73.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1203     26.45%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              134796     70.29%     70.29% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                177      0.09%     70.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2933      1.53%     71.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     71.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     71.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1940      1.01%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.92% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              38800     20.23%     93.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             13128      6.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               191778                       # Type of FU issued
system.cpu11.iq.rate                         1.347967                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4548                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.023715                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           500122                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          215649                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       177116                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23753                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13584                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               184122                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12200                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2165                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5150                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3882                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1154                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3676                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1477                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            225047                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             317                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               38806                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              14514                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              499                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1446                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          354                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          807                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1161                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              189611                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               37911                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2167                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       26176                       # number of nop insts executed
system.cpu11.iew.exec_refs                      50536                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  39475                       # Number of branches executed
system.cpu11.iew.exec_stores                    12625                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.332736                       # Inst execution rate
system.cpu11.iew.wb_sent                       188503                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      187532                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  107299                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  131489                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.318123                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.816030                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         31716                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           825                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             985                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        81400                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.353366                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.998945                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        38890     47.78%     47.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         9985     12.27%     60.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         5084      6.25%     66.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2243      2.76%     69.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         3024      3.71%     72.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5792      7.12%     79.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         1103      1.36%     81.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5224      6.42%     87.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        10055     12.35%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        81400                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             191564                       # Number of instructions committed
system.cpu11.commit.committedOps               191564                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        44288                       # Number of memory references committed
system.cpu11.commit.loads                       33656                       # Number of loads committed
system.cpu11.commit.membars                       404                       # Number of memory barriers committed
system.cpu11.commit.branches                    35838                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  163347                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               4061                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        22992     12.00%     12.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         118949     62.09%     74.10% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.06%     74.15% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.50%     75.66% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.66% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         34060     17.78%     94.44% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10652      5.56%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          191564                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               10055                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     293234                       # The number of ROB reads
system.cpu11.rob.rob_writes                    451222                       # The number of ROB writes
system.cpu11.timesIdled                           127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     953733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    168576                       # Number of Instructions Simulated
system.cpu11.committedOps                      168576                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.843964                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.843964                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.184885                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.184885                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 238770                       # number of integer regfile reads
system.cpu11.int_regfile_writes                132366                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8178                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1146                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  613                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1047                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          19.167430                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             41058                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1160                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           35.394828                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    19.167430                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.149746                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.149746                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           92075                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          92075                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        32118                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         32118                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         9527                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9527                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          254                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          254                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          214                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        41645                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          41645                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        41645                       # number of overall hits
system.cpu11.dcache.overall_hits::total         41645                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2224                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2224                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          810                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          810                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           74                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           79                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3034                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3034                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3034                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3034                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    105433000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    105433000                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     79384443                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     79384443                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       700920                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       700920                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       803580                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       803580                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        31860                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        31860                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    184817443                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    184817443                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    184817443                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    184817443                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        34342                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        34342                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10337                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10337                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          293                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          293                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        44679                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        44679                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        44679                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        44679                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.064760                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.064760                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.078359                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.078359                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.225610                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.225610                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.269625                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.269625                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.067907                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.067907                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.067907                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.067907                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 47406.924460                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 47406.924460                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 98005.485185                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 98005.485185                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9471.891892                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9471.891892                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10171.898734                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10171.898734                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 60915.439354                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 60915.439354                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 60915.439354                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 60915.439354                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2099                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    21.202020                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu11.dcache.writebacks::total             262                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          985                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          985                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          514                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          514                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1499                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1499                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1499                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1499                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1239                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1239                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          296                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           62                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           79                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           79                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1535                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1535                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1535                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1535                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     33142660                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     33142660                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     20535528                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     20535528                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       444860                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       444860                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       711540                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       711540                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        30680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        30680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     53678188                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     53678188                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     53678188                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     53678188                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.036078                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.036078                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.028635                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.028635                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.189024                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.189024                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.269625                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.269625                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.034356                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.034356                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.034356                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.034356                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 26749.523810                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 26749.523810                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 69376.783784                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69376.783784                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7175.161290                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7175.161290                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9006.835443                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9006.835443                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 34969.503583                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 34969.503583                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 34969.503583                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 34969.503583                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             708                       # number of replacements
system.cpu11.icache.tags.tagsinuse          74.120356                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             40524                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1172                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           34.576792                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    74.120356                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.144766                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.144766                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           84928                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          84928                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        40524                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         40524                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        40524                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          40524                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        40524                       # number of overall hits
system.cpu11.icache.overall_hits::total         40524                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1354                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1354                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1354                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1354                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1354                       # number of overall misses
system.cpu11.icache.overall_misses::total         1354                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     34345079                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     34345079                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     34345079                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     34345079                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     34345079                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     34345079                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        41878                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        41878                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        41878                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        41878                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        41878                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        41878                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.032332                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.032332                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.032332                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.032332                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.032332                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.032332                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 25365.641802                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 25365.641802                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 25365.641802                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 25365.641802                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 25365.641802                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 25365.641802                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          708                       # number of writebacks
system.cpu11.icache.writebacks::total             708                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          182                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          182                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          182                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1172                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1172                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1172                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1172                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     28054499                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     28054499                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     28054499                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     28054499                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     28054499                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     28054499                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.027986                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.027986                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.027986                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.027986                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.027986                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.027986                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 23937.285836                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 23937.285836                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 23937.285836                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 23937.285836                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 23937.285836                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 23937.285836                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 33937                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           22975                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1632                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              22126                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 16273                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           73.546958                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  4898                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           117                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      29755                       # DTB read hits
system.cpu12.dtb.read_misses                      434                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  30189                       # DTB read accesses
system.cpu12.dtb.write_hits                     11650                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 11685                       # DTB write accesses
system.cpu12.dtb.data_hits                      41405                       # DTB hits
system.cpu12.dtb.data_misses                      469                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  41874                       # DTB accesses
system.cpu12.itb.fetch_hits                     31073                       # ITB hits
system.cpu12.itb.fetch_misses                      77                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 31150                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          92517                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            12858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       202772                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     33937                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            21192                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       59788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3591                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2185                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   31073                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 615                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            76767                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.641395                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.025655                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  36532     47.59%     47.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2536      3.30%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3529      4.60%     55.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   5256      6.85%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   9235     12.03%     74.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   2021      2.63%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   4747      6.18%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1405      1.83%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  11506     14.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              76767                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.366819                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.191727                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  15132                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               26642                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   31225                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2584                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1174                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               5217                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 637                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               184257                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2813                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1174                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  16977                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8325                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        14976                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   31882                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3423                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               179079                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  445                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1488                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  379                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            119356                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              213610                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         200755                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12848                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               93318                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  26038                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              531                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    8060                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              30955                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             13424                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            3177                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1491                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   152571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               952                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  147210                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             480                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         28829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        13116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        76767                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.917621                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.348422                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             36951     48.13%     48.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              6276      8.18%     56.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              7474      9.74%     66.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              6956      9.06%     75.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5157      6.72%     81.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              4454      5.80%     87.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              5835      7.60%     95.23% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2102      2.74%     97.97% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1562      2.03%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         76767                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1407     32.37%     32.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     32.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     32.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  64      1.47%     33.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                344      7.91%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     41.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1458     33.54%     75.29% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1074     24.71%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               98900     67.18%     67.19% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                219      0.15%     67.33% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     67.33% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2936      1.99%     69.33% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     69.33% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.33% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1939      1.32%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.65% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              31064     21.10%     91.75% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             12148      8.25%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               147210                       # Type of FU issued
system.cpu12.iq.rate                         1.591167                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4347                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.029529                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           352260                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          168940                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       132578                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23754                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13474                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               139327                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12226                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1902                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5059                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3604                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1174                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3622                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1409                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            171780                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             385                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               30955                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              13424                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              484                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1366                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          353                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          828                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1181                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              145148                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               30189                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2062                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       18257                       # number of nop insts executed
system.cpu12.iew.exec_refs                      41874                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  27840                       # Number of branches executed
system.cpu12.iew.exec_stores                    11685                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.568879                       # Inst execution rate
system.cpu12.iew.wb_sent                       144023                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      142997                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   79720                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  101746                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.545629                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.783520                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         30644                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           783                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1011                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        72285                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.937954                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.884220                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        40984     56.70%     56.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         6962      9.63%     66.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         4570      6.32%     72.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2254      3.12%     75.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2540      3.51%     79.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2945      4.07%     83.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          818      1.13%     84.49% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2268      3.14%     87.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         8944     12.37%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        72285                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             140085                       # Number of instructions committed
system.cpu12.commit.committedOps               140085                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        35716                       # Number of memory references committed
system.cpu12.commit.loads                       25896                       # Number of loads committed
system.cpu12.commit.membars                       377                       # Number of memory barriers committed
system.cpu12.commit.branches                    24324                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  119488                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               3519                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        15395     10.99%     10.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          83628     59.70%     70.69% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           155      0.11%     70.80% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     70.80% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.05%     72.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     72.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.37%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         26273     18.76%     92.98% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         9836      7.02%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          140085                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                8944                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     232666                       # The number of ROB reads
system.cpu12.rob.rob_writes                    345935                       # The number of ROB writes
system.cpu12.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         15750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     954385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    124694                       # Number of Instructions Simulated
system.cpu12.committedOps                      124694                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.741952                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.741952                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.347796                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.347796                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 181144                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 99926                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8179                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1044                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  565                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1007                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          17.871033                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             33152                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1120                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           29.600000                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    17.871033                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.139617                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.139617                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           75361                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          75361                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        24674                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         24674                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8685                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8685                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          219                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          219                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          180                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        33359                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          33359                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        33359                       # number of overall hits
system.cpu12.dcache.overall_hits::total         33359                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2184                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2184                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          871                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          871                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           73                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           80                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3055                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3055                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3055                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3055                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     94730400                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     94730400                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     83628893                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     83628893                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       687940                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       687940                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       918040                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       918040                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    178359293                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    178359293                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    178359293                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    178359293                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        26858                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        26858                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         9556                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9556                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        36414                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        36414                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        36414                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        36414                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.081317                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.081317                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.091147                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.091147                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.083896                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.083896                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.083896                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.083896                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 43374.725275                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 43374.725275                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 96014.802526                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 96014.802526                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9423.835616                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9423.835616                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11475.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11475.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 58382.747300                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 58382.747300                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 58382.747300                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 58382.747300                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2144                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    18.016807                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          337                       # number of writebacks
system.cpu12.dcache.writebacks::total             337                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1010                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1010                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          561                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          561                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1571                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1571                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1571                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1571                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1174                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1174                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          310                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          310                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           63                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           80                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1484                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1484                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1484                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1484                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     33841220                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     33841220                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     21202227                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     21202227                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       470820                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       470820                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       823640                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       823640                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     55043447                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     55043447                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     55043447                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     55043447                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.043711                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.043711                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.032440                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.032440                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.215753                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.215753                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.040754                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.040754                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.040754                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.040754                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 28825.570698                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 28825.570698                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 68394.280645                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 68394.280645                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7473.333333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7473.333333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10295.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10295.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 37091.271563                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 37091.271563                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 37091.271563                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 37091.271563                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             745                       # number of replacements
system.cpu12.icache.tags.tagsinuse          71.791699                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             29633                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           24.033252                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    71.791699                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.140218                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.140218                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           63375                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          63375                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        29633                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         29633                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        29633                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          29633                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        29633                       # number of overall hits
system.cpu12.icache.overall_hits::total         29633                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1438                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1438                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1438                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1438                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1438                       # number of overall misses
system.cpu12.icache.overall_misses::total         1438                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     58202320                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     58202320                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     58202320                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     58202320                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     58202320                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     58202320                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        31071                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        31071                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        31071                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        31071                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        31071                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        31071                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.046281                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.046281                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.046281                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.046281                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.046281                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.046281                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 40474.492350                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 40474.492350                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 40474.492350                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 40474.492350                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 40474.492350                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 40474.492350                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          745                       # number of writebacks
system.cpu12.icache.writebacks::total             745                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          205                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          205                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          205                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1233                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1233                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1233                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1233                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1233                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1233                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     43436980                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     43436980                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     43436980                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     43436980                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     43436980                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     43436980                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.039683                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.039683                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.039683                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.039683                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.039683                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.039683                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 35228.694242                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 35228.694242                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 35228.694242                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 35228.694242                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 35228.694242                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 35228.694242                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 30672                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           24036                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1340                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              23872                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 15485                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           64.866790                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2870                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      24423                       # DTB read hits
system.cpu13.dtb.read_misses                      378                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  24801                       # DTB read accesses
system.cpu13.dtb.write_hits                      7572                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  7607                       # DTB write accesses
system.cpu13.dtb.data_hits                      31995                       # DTB hits
system.cpu13.dtb.data_misses                      413                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  32408                       # DTB accesses
system.cpu13.itb.fetch_hits                     28443                       # ITB hits
system.cpu13.itb.fetch_misses                      78                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 28521                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         122060                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       174357                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     30672                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            18364                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       49833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2953                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        49600                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2175                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   28443                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 548                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           113697                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.533523                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.611991                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  78871     69.37%     69.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1719      1.51%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2360      2.08%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5888      5.18%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   8248      7.25%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1191      1.05%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5546      4.88%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    961      0.85%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   8913      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             113697                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.251286                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.428453                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12655                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               20413                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   28028                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2006                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  995                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3090                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 497                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               159227                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2100                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  995                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  13995                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7015                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        10109                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   28613                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3370                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               155041                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  664                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1816                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  392                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            102991                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              185593                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         172861                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12725                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               81484                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  21507                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              356                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          329                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    6345                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              25322                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              9083                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            1791                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1135                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   132663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               578                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  127857                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             410                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         23757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        11321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       113697                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.124542                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.024908                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             79388     69.82%     69.82% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              4291      3.77%     73.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              7500      6.60%     80.19% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              6782      5.96%     86.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3410      3.00%     89.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              3045      2.68%     91.84% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6680      5.88%     97.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1533      1.35%     99.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1068      0.94%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        113697                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1221     37.79%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  77      2.38%     40.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                313      9.69%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     49.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1000     30.95%     80.81% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 620     19.19%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               89422     69.94%     69.94% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                193      0.15%     70.09% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     70.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2929      2.29%     72.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1929      1.51%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.89% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              25414     19.88%     93.77% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              7966      6.23%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               127857                       # Type of FU issued
system.cpu13.iq.rate                         1.047493                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3231                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.025270                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           349359                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          143652                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       113821                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23693                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13386                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               118908                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12176                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            964                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4094                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         2729                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  995                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2956                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1083                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            149269                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             284                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               25322                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               9083                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              301                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1051                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          293                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          714                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1007                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              126102                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               24801                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1755                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       16028                       # number of nop insts executed
system.cpu13.iew.exec_refs                      32408                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  25675                       # Number of branches executed
system.cpu13.iew.exec_stores                     7607                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.033115                       # Inst execution rate
system.cpu13.iew.wb_sent                       124997                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      124217                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   72012                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   87775                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.017672                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.820416                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         24642                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             859                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        60437                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.040191                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.878658                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        32586     53.92%     53.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         6980     11.55%     65.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3097      5.12%     70.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1518      2.51%     73.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1561      2.58%     75.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         4375      7.24%     82.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          537      0.89%     83.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         4030      6.67%     90.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         5753      9.52%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        60437                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             123303                       # Number of instructions committed
system.cpu13.commit.committedOps               123303                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        27582                       # Number of memory references committed
system.cpu13.commit.loads                       21228                       # Number of loads committed
system.cpu13.commit.membars                       201                       # Number of memory barriers committed
system.cpu13.commit.branches                    22848                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  104538                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1848                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        13823     11.21%     11.21% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          76772     62.26%     73.47% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.09%     73.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.57% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.33%     75.90% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.90% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.90% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.56%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         21429     17.38%     94.84% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6366      5.16%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          123303                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                5753                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     201329                       # The number of ROB reads
system.cpu13.rob.rob_writes                    299539                       # The number of ROB writes
system.cpu13.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     973945                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    109484                       # Number of Instructions Simulated
system.cpu13.committedOps                      109484                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.114866                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.114866                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.896969                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.896969                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 156407                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 85247                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8156                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   657                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  304                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             697                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          16.608363                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             26094                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             807                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           32.334572                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    16.608363                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.129753                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.129753                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           59214                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          59214                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        20765                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         20765                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         5389                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5389                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          115                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           91                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        26154                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          26154                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        26154                       # number of overall hits
system.cpu13.dcache.overall_hits::total         26154                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1804                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1804                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          824                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          824                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           51                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           49                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2628                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2628                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2628                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2628                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    106497360                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    106497360                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     85756434                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     85756434                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       516840                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       516840                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       505040                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       505040                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        15340                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        15340                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    192253794                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    192253794                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    192253794                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    192253794                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        22569                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        22569                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         6213                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         6213                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        28782                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        28782                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        28782                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        28782                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.079933                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.079933                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.132625                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.132625                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.307229                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.307229                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.091307                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.091307                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.091307                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.091307                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 59034.013304                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 59034.013304                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 104073.342233                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 104073.342233                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 10134.117647                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 10134.117647                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10306.938776                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10306.938776                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 73155.933790                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 73155.933790                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 73155.933790                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 73155.933790                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3171                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             131                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    24.206107                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          279                       # number of writebacks
system.cpu13.dcache.writebacks::total             279                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          969                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          542                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          542                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           12                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1511                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1511                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          835                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          835                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          282                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          282                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           39                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           49                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1117                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1117                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1117                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1117                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     32872440                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     32872440                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21139687                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21139687                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       306800                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       306800                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       448400                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       448400                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        14160                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        14160                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     54012127                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     54012127                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     54012127                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     54012127                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.036998                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.036998                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.045389                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.045389                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.234940                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.234940                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.038809                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.038809                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.038809                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.038809                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 39368.191617                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 39368.191617                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 74963.429078                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 74963.429078                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7866.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7866.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9151.020408                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9151.020408                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 48354.634736                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 48354.634736                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 48354.634736                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 48354.634736                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             540                       # number of replacements
system.cpu13.icache.tags.tagsinuse          66.889515                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             27243                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           26.735034                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    66.889515                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.130644                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.130644                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           57899                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          57899                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        27243                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         27243                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        27243                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          27243                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        27243                       # number of overall hits
system.cpu13.icache.overall_hits::total         27243                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1197                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1197                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1197                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1197                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1197                       # number of overall misses
system.cpu13.icache.overall_misses::total         1197                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     38931739                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     38931739                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     38931739                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     38931739                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     38931739                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     38931739                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        28440                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        28440                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        28440                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        28440                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        28440                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        28440                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.042089                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.042089                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.042089                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.042089                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.042089                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.042089                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 32524.426901                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 32524.426901                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 32524.426901                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 32524.426901                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 32524.426901                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 32524.426901                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          540                       # number of writebacks
system.cpu13.icache.writebacks::total             540                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          178                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          178                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          178                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1019                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1019                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1019                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1019                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1019                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1019                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     29658119                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     29658119                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     29658119                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     29658119                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     29658119                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     29658119                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.035830                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.035830                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.035830                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.035830                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.035830                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.035830                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 29105.121688                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 29105.121688                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 29105.121688                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 29105.121688                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 29105.121688                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 29105.121688                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7587                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5898                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             733                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               6172                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1962                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           31.788723                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   624                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6626                       # DTB read hits
system.cpu14.dtb.read_misses                      340                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6966                       # DTB read accesses
system.cpu14.dtb.write_hits                      3392                       # DTB write hits
system.cpu14.dtb.write_misses                      35                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3427                       # DTB write accesses
system.cpu14.dtb.data_hits                      10018                       # DTB hits
system.cpu14.dtb.data_misses                      375                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  10393                       # DTB accesses
system.cpu14.itb.fetch_hits                      6458                       # ITB hits
system.cpu14.itb.fetch_misses                      85                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6543                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          86264                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        57580                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7587                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2589                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       19294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1657                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        50411                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2624                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    6458                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 330                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            79107                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.727875                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.142648                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  69538     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    641      0.81%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    579      0.73%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    785      0.99%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1186      1.50%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    339      0.43%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    494      0.62%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    337      0.43%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   5208      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              79107                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.087951                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.667486                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8380                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               12247                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6342                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1163                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  564                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                685                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 272                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                49509                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1112                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  564                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   9064                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  5806                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         4498                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6753                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2011                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                47502                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 279                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  448                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1005                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   92                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             35182                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               67592                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          54676                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12907                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12121                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3977                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6745                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              4153                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             293                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            314                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    42954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   40441                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             268                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         13038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         6661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        79107                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.511219                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.554311                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             68995     87.22%     87.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1899      2.40%     89.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1427      1.80%     91.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1129      1.43%     92.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1388      1.75%     94.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               996      1.26%     95.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1831      2.31%     98.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               753      0.95%     99.13% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               689      0.87%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         79107                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   959     49.13%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  64      3.28%     52.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                343     17.57%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     69.98% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  452     23.16%     93.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 134      6.86%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               24602     60.83%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                195      0.48%     61.33% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2948      7.29%     68.62% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     68.62% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.62% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1931      4.77%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.40% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               7221     17.86%     91.25% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3538      8.75%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                40441                       # Type of FU issued
system.cpu14.iq.rate                         0.468805                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1952                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.048268                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           138150                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           42453                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        27469                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24059                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13679                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10437                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                30019                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12370                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            222                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2003                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1199                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  564                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1801                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1191                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             44513                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6745                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               4153                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1167                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          116                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          442                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                558                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               39528                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6966                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             913                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1446                       # number of nop insts executed
system.cpu14.iew.exec_refs                      10393                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5196                       # Number of branches executed
system.cpu14.iew.exec_stores                     3427                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.458221                       # Inst execution rate
system.cpu14.iew.wb_sent                        38498                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       37906                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   22271                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   31574                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.439419                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.705359                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         13089                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             469                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        26685                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.158591                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.450750                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        20060     75.17%     75.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         1024      3.84%     79.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1224      4.59%     83.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          679      2.54%     86.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          669      2.51%     88.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          259      0.97%     89.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          222      0.83%     90.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          279      1.05%     91.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2269      8.50%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        26685                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              30917                       # Number of instructions committed
system.cpu14.commit.committedOps                30917                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7696                       # Number of memory references committed
system.cpu14.commit.loads                        4742                       # Number of loads committed
system.cpu14.commit.membars                        21                       # Number of memory barriers committed
system.cpu14.commit.branches                     3733                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                250                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          892      2.89%      2.89% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          17384     56.23%     59.11% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           114      0.37%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      9.34%     68.82% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4763     15.41%     90.45% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           30917                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2269                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      67460                       # The number of ROB reads
system.cpu14.rob.rob_writes                     90017                       # The number of ROB writes
system.cpu14.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1009741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu14.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.872690                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.872690                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.348106                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.348106                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  46523                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 21346                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11171                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8187                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   122                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             330                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          15.709493                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6860                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           15.697941                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    15.709493                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.122730                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.122730                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           17585                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          17585                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4361                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4361                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2395                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2395                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           26                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           16                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6756                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6756                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6756                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6756                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1208                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1208                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          534                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1742                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1742                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1742                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1742                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     97445580                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     97445580                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     72468458                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     72468458                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        79060                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        79060                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       193520                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       193520                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    169914038                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    169914038                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    169914038                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    169914038                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5569                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5569                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         8498                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         8498                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         8498                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         8498                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.216915                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.216915                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.182315                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.182315                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.204989                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.204989                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.204989                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.204989                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 80666.870861                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 80666.870861                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 135708.722846                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 135708.722846                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        15812                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        15812                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 21502.222222                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 21502.222222                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 97539.631458                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 97539.631458                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 97539.631458                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 97539.631458                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3270                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    29.459459                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          181                       # number of writebacks
system.cpu14.dcache.writebacks::total             181                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          826                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          826                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          408                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1234                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1234                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1234                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1234                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          382                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          126                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          508                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          508                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     28816780                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     28816780                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     16863370                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     16863370                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       182900                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       182900                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     45680150                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     45680150                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     45680150                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     45680150                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.068594                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.068594                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.059779                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.059779                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.059779                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.059779                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 75436.596859                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 75436.596859                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 133836.269841                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 133836.269841                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 20322.222222                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 20322.222222                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 89921.555118                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 89921.555118                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 89921.555118                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 89921.555118                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             122                       # number of replacements
system.cpu14.icache.tags.tagsinuse          56.837525                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5805                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           10.516304                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    56.837525                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.111011                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.111011                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           13466                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          13466                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5805                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5805                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5805                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5805                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5805                       # number of overall hits
system.cpu14.icache.overall_hits::total          5805                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          652                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          652                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          652                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          652                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          652                       # number of overall misses
system.cpu14.icache.overall_misses::total          652                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     27076275                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     27076275                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     27076275                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     27076275                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     27076275                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     27076275                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6457                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6457                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6457                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6457                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6457                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6457                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.100976                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.100976                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.100976                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.100976                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.100976                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.100976                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 41528.029141                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 41528.029141                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 41528.029141                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 41528.029141                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 41528.029141                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 41528.029141                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu14.icache.writebacks::total             122                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          100                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          100                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          100                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          552                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          552                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          552                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          552                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     20019875                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     20019875                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     20019875                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     20019875                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     20019875                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     20019875                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.085489                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.085489                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.085489                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.085489                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.085489                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.085489                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 36267.889493                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 36267.889493                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 36267.889493                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 36267.889493                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 36267.889493                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 36267.889493                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 38162                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           28514                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1591                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              26204                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 19127                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           72.992673                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4273                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               21                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           157                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            140                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      30209                       # DTB read hits
system.cpu15.dtb.read_misses                      453                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  30662                       # DTB read accesses
system.cpu15.dtb.write_hits                     10146                       # DTB write hits
system.cpu15.dtb.write_misses                      40                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 10186                       # DTB write accesses
system.cpu15.dtb.data_hits                      40355                       # DTB hits
system.cpu15.dtb.data_misses                      493                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  40848                       # DTB accesses
system.cpu15.itb.fetch_hits                     34370                       # ITB hits
system.cpu15.itb.fetch_misses                      85                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 34455                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         135774                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            10777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       216366                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     38162                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            23417                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       61978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3499                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                453                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        49441                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2352                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   34370                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 589                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           126878                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.705307                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.705873                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  83523     65.83%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2374      1.87%     67.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3469      2.73%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6456      5.09%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  10433      8.22%     83.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1668      1.31%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   6110      4.82%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1806      1.42%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11039      8.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             126878                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.281070                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.593575                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  14200                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               25159                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   34403                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2486                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1189                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               4553                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 576                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               197318                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2446                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1189                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15909                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7891                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        13937                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   35085                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3426                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               191914                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 270                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  386                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1456                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  533                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            127228                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              228785                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         215904                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12872                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              100683                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  26545                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              531                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          504                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    8145                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              31454                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             11999                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2863                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1815                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   163899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               910                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  157671                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             411                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         29582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       126878                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.242698                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.083330                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             84240     66.39%     66.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              5807      4.58%     70.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8872      6.99%     77.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7907      6.23%     84.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4886      3.85%     88.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              4579      3.61%     91.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7490      5.90%     97.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1756      1.38%     98.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1341      1.06%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        126878                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1304     31.86%     31.86% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     31.86% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     31.86% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  75      1.83%     33.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     33.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     33.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                311      7.60%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     41.29% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1440     35.18%     76.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 963     23.53%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              110481     70.07%     70.07% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                186      0.12%     70.19% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2942      1.87%     72.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 2      0.00%     72.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1945      1.23%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.29% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              31483     19.97%     93.26% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             10628      6.74%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               157671                       # Type of FU issued
system.cpu15.iq.rate                         1.161275                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4093                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.025959                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           422897                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          180866                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       142995                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23827                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13581                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               149503                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1434                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5138                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3458                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1189                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3547                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1397                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            185091                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             338                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               31454                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              11999                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              479                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1369                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          354                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          848                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1202                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              155627                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               30662                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2044                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       20282                       # number of nop insts executed
system.cpu15.iew.exec_refs                      40848                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  31650                       # Number of branches executed
system.cpu15.iew.exec_stores                    10186                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.146221                       # Inst execution rate
system.cpu15.iew.wb_sent                       154425                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      153431                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   87571                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  108323                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.130047                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.808425                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         30917                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1031                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        72847                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.094458                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.905647                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        38509     52.86%     52.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         8160     11.20%     64.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4257      5.84%     69.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1948      2.67%     72.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2569      3.53%     76.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4483      6.15%     82.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          886      1.22%     83.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4230      5.81%     89.29% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7805     10.71%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        72847                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             152575                       # Number of instructions committed
system.cpu15.commit.committedOps               152575                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        34857                       # Number of memory references committed
system.cpu15.commit.loads                       26316                       # Number of loads committed
system.cpu15.commit.membars                       336                       # Number of memory barriers committed
system.cpu15.commit.branches                    28147                       # Number of branches committed
system.cpu15.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  130048                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2912                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        17352     11.37%     11.37% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          95091     62.32%     73.70% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           116      0.08%     73.77% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.77% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2887      1.89%     75.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            2      0.00%     75.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1921      1.26%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         26652     17.47%     94.39% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         8554      5.61%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          152575                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7805                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     247130                       # The number of ROB reads
system.cpu15.rob.rob_writes                    371570                       # The number of ROB writes
system.cpu15.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     960231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    135227                       # Number of Instructions Simulated
system.cpu15.committedOps                      135227                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.004045                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.004045                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.995971                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.995971                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 195708                       # number of integer regfile reads
system.cpu15.int_regfile_writes                107307                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8211                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   915                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  453                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1010                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.072699                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             32554                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1121                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           29.040143                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.072699                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.109943                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.109943                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           74576                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          74576                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        25467                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         25467                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         7495                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         7495                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          184                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          139                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        32962                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          32962                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        32962                       # number of overall hits
system.cpu15.dcache.overall_hits::total         32962                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2323                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2323                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          837                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           60                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           67                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3160                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3160                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3160                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3160                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     96716340                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     96716340                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     77613257                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     77613257                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       639560                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       639560                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       659620                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       659620                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        68440                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        68440                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    174329597                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    174329597                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    174329597                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    174329597                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        27790                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        27790                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         8332                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         8332                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        36122                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        36122                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        36122                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        36122                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.083591                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.083591                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.100456                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.100456                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.325243                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.325243                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.087481                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.087481                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.087481                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.087481                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 41634.240207                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 41634.240207                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 92727.905615                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 92727.905615                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 10659.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 10659.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  9845.074627                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9845.074627                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 55167.593987                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 55167.593987                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 55167.593987                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 55167.593987                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2245                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.409091                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          427                       # number of writebacks
system.cpu15.dcache.writebacks::total             427                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1151                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1151                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          520                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          520                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1671                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1671                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1671                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1671                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1172                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1172                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          317                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           52                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           66                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1489                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1489                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1489                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1489                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     33543860                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     33543860                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     20530806                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     20530806                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       411820                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       411820                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       584100                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       584100                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        66080                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        66080                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     54074666                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     54074666                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     54074666                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     54074666                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.042173                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.042173                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.038046                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.038046                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.213115                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.213115                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.320388                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.320388                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.041221                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.041221                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.041221                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.041221                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 28621.040956                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 28621.040956                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 64765.949527                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 64765.949527                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7919.615385                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7919.615385                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         8850                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         8850                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 36316.095366                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 36316.095366                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 36316.095366                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 36316.095366                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             659                       # number of replacements
system.cpu15.icache.tags.tagsinuse          58.675418                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             33029                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1156                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           28.571799                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    58.675418                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.114600                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.114600                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           69888                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          69888                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        33029                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         33029                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        33029                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          33029                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        33029                       # number of overall hits
system.cpu15.icache.overall_hits::total         33029                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1337                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1337                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1337                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1337                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1337                       # number of overall misses
system.cpu15.icache.overall_misses::total         1337                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     38641459                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     38641459                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     38641459                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     38641459                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     38641459                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     38641459                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        34366                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        34366                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        34366                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        34366                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        34366                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        34366                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.038905                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.038905                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.038905                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.038905                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.038905                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.038905                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28901.614809                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28901.614809                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28901.614809                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28901.614809                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28901.614809                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28901.614809                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          659                       # number of writebacks
system.cpu15.icache.writebacks::total             659                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          181                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          181                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          181                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1156                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1156                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1156                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1156                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1156                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1156                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     31075299                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     31075299                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     31075299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     31075299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     31075299                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     31075299                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.033638                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.033638                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.033638                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.033638                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.033638                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.033638                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 26881.746540                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 26881.746540                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 26881.746540                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 26881.746540                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 26881.746540                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 26881.746540                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1495                       # number of replacements
system.l2.tags.tagsinuse                  4084.959454                       # Cycle average of tags in use
system.l2.tags.total_refs                       42487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.669927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2238.844410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1214.448807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      479.202318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.912229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.519763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.108438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.227616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.446965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        5.723661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.828668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.651801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.244848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.694594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.179043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.907332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        2.389812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.004388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        4.991192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.762524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.859450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.371698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.995384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.729537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.777210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.395168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.561871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.957806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        2.608849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.880670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.699531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.895174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.857527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.281170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.136648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249326                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1807                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.464050                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2032179                       # Number of tag accesses
system.l2.tags.data_accesses                  2032179                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12754                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12754                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6721                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6721                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  143                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2227                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16768                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9589                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 760                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 844                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 447                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 401                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 221                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 641                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 255                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 546                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 299                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 983                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 554                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 596                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1114                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 465                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1115                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 945                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 409                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 504                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1088                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 644                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28584                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5885                       # number of overall hits
system.l2.overall_hits::cpu00.data               6175                       # number of overall hits
system.l2.overall_hits::cpu01.inst                760                       # number of overall hits
system.l2.overall_hits::cpu01.data                542                       # number of overall hits
system.l2.overall_hits::cpu02.inst                426                       # number of overall hits
system.l2.overall_hits::cpu02.data                264                       # number of overall hits
system.l2.overall_hits::cpu03.inst                844                       # number of overall hits
system.l2.overall_hits::cpu03.data                417                       # number of overall hits
system.l2.overall_hits::cpu04.inst                447                       # number of overall hits
system.l2.overall_hits::cpu04.data                232                       # number of overall hits
system.l2.overall_hits::cpu05.inst                401                       # number of overall hits
system.l2.overall_hits::cpu05.data                211                       # number of overall hits
system.l2.overall_hits::cpu06.inst                473                       # number of overall hits
system.l2.overall_hits::cpu06.data                221                       # number of overall hits
system.l2.overall_hits::cpu07.inst                641                       # number of overall hits
system.l2.overall_hits::cpu07.data                255                       # number of overall hits
system.l2.overall_hits::cpu08.inst                546                       # number of overall hits
system.l2.overall_hits::cpu08.data                299                       # number of overall hits
system.l2.overall_hits::cpu09.inst                983                       # number of overall hits
system.l2.overall_hits::cpu09.data                554                       # number of overall hits
system.l2.overall_hits::cpu10.inst                596                       # number of overall hits
system.l2.overall_hits::cpu10.data                352                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1114                       # number of overall hits
system.l2.overall_hits::cpu11.data                465                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1115                       # number of overall hits
system.l2.overall_hits::cpu12.data                512                       # number of overall hits
system.l2.overall_hits::cpu13.inst                945                       # number of overall hits
system.l2.overall_hits::cpu13.data                409                       # number of overall hits
system.l2.overall_hits::cpu14.inst                504                       # number of overall hits
system.l2.overall_hits::cpu14.data                264                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1088                       # number of overall hits
system.l2.overall_hits::cpu15.data                644                       # number of overall hits
system.l2.overall_hits::total                   28584                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           190                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                767                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5866                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1500                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1956                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5931                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               224                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10470                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1956                       # number of overall misses
system.l2.overall_misses::cpu00.data             5931                       # number of overall misses
system.l2.overall_misses::cpu01.inst              224                       # number of overall misses
system.l2.overall_misses::cpu01.data              111                       # number of overall misses
system.l2.overall_misses::cpu02.inst               55                       # number of overall misses
system.l2.overall_misses::cpu02.data               77                       # number of overall misses
system.l2.overall_misses::cpu03.inst               59                       # number of overall misses
system.l2.overall_misses::cpu03.data              109                       # number of overall misses
system.l2.overall_misses::cpu04.inst               50                       # number of overall misses
system.l2.overall_misses::cpu04.data               98                       # number of overall misses
system.l2.overall_misses::cpu05.inst               34                       # number of overall misses
system.l2.overall_misses::cpu05.data               82                       # number of overall misses
system.l2.overall_misses::cpu06.inst               40                       # number of overall misses
system.l2.overall_misses::cpu06.data               93                       # number of overall misses
system.l2.overall_misses::cpu07.inst               72                       # number of overall misses
system.l2.overall_misses::cpu07.data               97                       # number of overall misses
system.l2.overall_misses::cpu08.inst               95                       # number of overall misses
system.l2.overall_misses::cpu08.data               94                       # number of overall misses
system.l2.overall_misses::cpu09.inst               70                       # number of overall misses
system.l2.overall_misses::cpu09.data               94                       # number of overall misses
system.l2.overall_misses::cpu10.inst               83                       # number of overall misses
system.l2.overall_misses::cpu10.data               98                       # number of overall misses
system.l2.overall_misses::cpu11.inst               58                       # number of overall misses
system.l2.overall_misses::cpu11.data               98                       # number of overall misses
system.l2.overall_misses::cpu12.inst              118                       # number of overall misses
system.l2.overall_misses::cpu12.data               95                       # number of overall misses
system.l2.overall_misses::cpu13.inst               74                       # number of overall misses
system.l2.overall_misses::cpu13.data              107                       # number of overall misses
system.l2.overall_misses::cpu14.inst               48                       # number of overall misses
system.l2.overall_misses::cpu14.data               93                       # number of overall misses
system.l2.overall_misses::cpu15.inst               68                       # number of overall misses
system.l2.overall_misses::cpu15.data               89                       # number of overall misses
system.l2.overall_misses::total                 10470                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       162840                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        40120                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        37760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        96760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        57820                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        76700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        56640                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        60180                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        56640                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       938100                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        40120                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        41300                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        17700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        41300                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        61360                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       338660                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1127305920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11625360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9378640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11208820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10287240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9316100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      9221700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10925859                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11844819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11617100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11661019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11109839                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11751620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11110880                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11351600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1288861516                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    431179080                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47764040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     10663660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     10326180                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      9578060                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      5439800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      6940459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     13722679                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     19137639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     13869720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     16620300                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11054240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     24034059                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     14144660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      9137920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     12360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    655972996                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    182517680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11943960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      6973800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     11969920                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10887259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8452340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     10645960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      9948580                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8218700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8345559                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8593940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     10545660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9259460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     11934520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10760420                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      8360300                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329358058                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    431179080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1309823600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47764040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     23569320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     10663660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16352440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     10326180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     23178740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      9578060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     21174499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      5439800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     17768440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      6940459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     19867660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     13722679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20874439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     19137639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20063519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     13869720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19962659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     16620300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     20254959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11054240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21655499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     24034059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     21011080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     14144660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     23045400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      9137920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19905420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     12360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     19711900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2274192570                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    431179080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1309823600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47764040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     23569320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     10663660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16352440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     10326180                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     23178740                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      9578060                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     21174499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      5439800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     17768440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      6940459                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     19867660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     13722679                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20874439                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     19137639                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20063519                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     13869720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19962659                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     16620300                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     20254959                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11054240                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21655499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     24034059                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     21011080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     14144660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     23045400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      9137920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19905420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     12360500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     19711900                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2274192570                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        12754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6721                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6721                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              910                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7841                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             984                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             341                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             903                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             526                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             497                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             330                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             314                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             713                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             641                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1053                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             648                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             450                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1172                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1233                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             607                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             552                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39054                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7841                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            984                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            341                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            903                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            526                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            497                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            330                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            314                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            713                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            641                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1053                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            648                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            450                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1172                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1233                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            607                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            552                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39054                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.934211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.964467                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.850467                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.851064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.352941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.742857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842857                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.730769                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.798686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.381944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.535714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.461538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.462366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.535714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.533333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.408759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.491379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.434783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.381295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.416000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.517647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.322785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724824                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.249458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.227642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.114345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.065338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.100604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.078161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.077973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.100982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.148206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.066477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.122239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.049488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.095702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.072620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.086957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.058824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156200                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.144407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.110020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.124514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.134474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.213675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.195000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.208696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.184000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.131944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.074364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.122754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.107143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.089744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.140665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.180147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.066087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135269                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.249458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.489922                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.227642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.169985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.114345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.225806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.065338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.207224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.100604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.296970                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.078161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.279863                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.077973                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.296178                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.100982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.275568                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.148206                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.239186                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.066477                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.145062                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.122239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.217778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.049488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.174067                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.095702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.156507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.072620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.207364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.086957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.260504                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.121419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.249458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.489922                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.227642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.169985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.114345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.225806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.065338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.207224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.100604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.296970                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.078161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.279863                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.077973                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.296178                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.100982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.275568                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.148206                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.239186                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.066477                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.145062                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.122239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.217778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.049488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.174067                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.095702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.156507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.072620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.207364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.086957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.260504                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.121419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268090                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        20355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   415.492958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        10030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   221.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data         4720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   198.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  1063.296703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        14455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  1917.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  2265.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  1337.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data         9440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  2269.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1223.076923                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  4457.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data 13766.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data        20060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         9440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data        17700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  1671.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data        18880                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  3441.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  4382.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  2507.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  2697.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4456.052632                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220780.634548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 211370.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 208414.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 207570.740741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 214317.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 216653.488372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 204926.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 214232.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 211514.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 207448.214286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 204579.280702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 222196.780000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221728.679245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 213670.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 207840.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 222580.392157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219717.271735                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220439.202454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 213232.321429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 193884.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst       175020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 191561.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 159994.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 173511.475000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 190592.763889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 201448.831579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 198138.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 200244.578313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 190590.344828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 203678.466102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 191144.054054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 190373.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 181772.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 211331.506443                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221233.551515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       213285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217931.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217634.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217745.180000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216726.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221790.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216273.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216281.578947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 219619.973684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 209608.292683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 219701.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 220463.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216991.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 219600.408163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220007.894737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219572.038667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220439.202454                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 220843.635137                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 213232.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 212336.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 193884.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 212369.350649                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst       175020                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 212648.990826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 191561.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216066.316327                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 159994.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216688.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 173511.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 213630.752688                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 190592.763889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 215200.402062                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 201448.831579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 213441.691489                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 198138.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212368.712766                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 200244.578313                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 206683.255102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 190590.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 220974.479592                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 203678.466102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221169.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 191144.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215377.570093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 190373.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 214036.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 181772.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 221482.022472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217210.369628                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220439.202454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 220843.635137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 213232.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 212336.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 193884.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 212369.350649                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst       175020                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 212648.990826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 191561.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216066.316327                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 159994.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216688.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 173511.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 213630.752688                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 190592.763889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 215200.402062                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 201448.831579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 213441.691489                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 198138.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212368.712766                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 200244.578313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 206683.255102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 190590.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 220974.479592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 203678.466102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221169.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 191144.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215377.570093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 190373.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 214036.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 181772.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 221482.022472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217210.369628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                212                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5075                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        14                       # number of cycles access was blocked
system.l2.blocked::no_targets                      38                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.142857                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   133.552632                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1112                       # number of writebacks
system.l2.writebacks::total                      1112                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           720                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           59                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 779                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                779                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           767                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5866                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2384                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1441                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9691                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       118720                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2116928                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        57560                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2629800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        28300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        28440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        56880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2872280                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        28760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1363560                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        56120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       599040                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       373100                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       673340                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        86540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       393220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11482588                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        29600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       132600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        44680                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        14920                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        15440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        28560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        12940                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       179840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        13860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       182460                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       213080                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       120240                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        44160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       101940                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1134320                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1100383340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11339240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9144080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10921920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10035183                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9087600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8980680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10657262                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11545741                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11324480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11363122                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10842600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11476643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10838361                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8913080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11086821                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1257940153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    414309060                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39231640                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3243840                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2371300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1722920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       645660                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2178819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      5615222                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      9728587                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      4964620                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      6047806                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1942821                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     10806845                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      5404022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      2164320                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3888520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    514266002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    177663920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11222740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6265260                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     11429121                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9724231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7570662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      9994728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      8858964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7123281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7559279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7552301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9492721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8416881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data     10792081                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9988592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7762641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    311417403                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    414309060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1278047260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39231640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22561980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3243840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15409340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2371300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     22351041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1722920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     19759414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       645660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     16658262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2178819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18975408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      5615222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     19516226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      9728587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18669022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      4964620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18883759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      6047806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18915423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1942821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20335321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     10806845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19893524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      5404022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     21630442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      2164320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18901672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3888520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18849462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2083623558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    414309060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1278047260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39231640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22561980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3243840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15409340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2371300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     22351041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1722920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     19759414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       645660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     16658262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2178819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18975408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      5615222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     19516226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      9728587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18669022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      4964620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18883759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      6047806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18915423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1942821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20335321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     10806845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19893524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      5404022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     21630442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      2164320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18901672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3888520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18849462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2083623558                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.934211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.964467                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.850467                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.851064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.352941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.742857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842857                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.730769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.798686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.381944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.461538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.462366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.533333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.408759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.491379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.434783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.381295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.416000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.517647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.322785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.184959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.031185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.012182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.016097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.019493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.036466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.070203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.021842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.041237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.007679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.040552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.024534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.018116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.015571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.143882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.102161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.112840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.129584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.192308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.175000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.200000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.164000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.114583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.068493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.104790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.098214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.127877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.169118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.062609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129949                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.489675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.184959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.163859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.031185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.217009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.012182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.203422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.016097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.281818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.266212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.019493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.289809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.036466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.261364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.070203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.226463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.021842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.140432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.041237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.204444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.007679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.166963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.040552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.151565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.024534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.197674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.018116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.252101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.015571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.118690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.489675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.184959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.163859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.031185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.217009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.012182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.203422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.016097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.281818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.266212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.019493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.289809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.036466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.261364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.070203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.226463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.021842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.140432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.041237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.204444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.007679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.166963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.040552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.151565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.024534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.197674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.018116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.252101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.015571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.118690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248144                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14840                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14907.943662                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        14390                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14942.045455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        14150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        14220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15117.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        14380                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14984.175824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        14030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        14976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        14924                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14963.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14423.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 15123.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14970.779661                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 14733.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 14893.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        14920                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        15440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        14280                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12940                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 14986.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        15205                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        15220                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        15030                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        14720                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14562.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14925.263158                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215507.900509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       206168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 203201.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 202257.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 209066.312500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 211339.534884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 199570.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 208965.921569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 206173.946429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 202222.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 199353.017544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       216852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216540.433962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 208430.019231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       202570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 217388.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214445.985851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215673.638730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215558.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       216256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215572.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       215365                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       215220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 217881.900000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215970.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216190.822222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215853.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215993.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216136.900000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216160.880000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       216432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216028.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215715.604866                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216136.155718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215821.923077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216043.448276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215643.792453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216094.022222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216304.628571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 217276.695652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216072.292683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data       215857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215979.400000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215780.028571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215743.659091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215817.461538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215841.620000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 217143.304348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215628.916667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216112.007634                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215673.638730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215595.016869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215558.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 210859.626168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       216256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 208234.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215572.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 208888.233645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       215365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212466.817204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       215220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213567.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 217881.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208520.967033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215970.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 212132.891304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216190.822222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 209764.292135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215853.043478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207513.835165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215993.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 205602.423913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216333.202128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216136.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216233.956522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216160.880000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212063.156863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       216432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 210018.577778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216028.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216660.482759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215006.042514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215673.638730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215595.016869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215558.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 210859.626168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       216256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 208234.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215572.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 208888.233645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       215365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212466.817204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       215220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213567.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 217881.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208520.967033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215970.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 212132.891304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216190.822222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 209764.292135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215853.043478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207513.835165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215993.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 205602.423913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216333.202128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216136.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216233.956522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216160.880000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212063.156863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       216432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 210018.577778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216028.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216660.482759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215006.042514                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3825                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1112                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1528                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            480                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5862                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       688064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  688064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1161                       # Total snoops (count)
system.membus.snoop_fanout::samples             14732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14732                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23984444                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48195000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        80875                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        28710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        27499                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             36770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8397                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           508                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2127                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16898                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                120891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       970880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1345856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        95360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        61440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        84992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        53184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        31360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        39744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        40704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       103744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        63936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        59136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        46272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       120320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        52800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       126592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        60416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        99776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        50880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       116160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        74240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4124544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8844                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            48953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.295692                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.854814                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26233     53.59%     53.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8107     16.56%     70.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2360      4.82%     74.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1299      2.65%     77.62% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1223      2.50%     80.12% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1146      2.34%     82.46% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1093      2.23%     84.70% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1061      2.17%     86.86% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1030      2.10%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    991      2.02%     90.99% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   865      1.77%     92.76% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   863      1.76%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   757      1.55%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   738      1.51%     97.58% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   736      1.50%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   450      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155451453                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28091103                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44168166                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3556996                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4986221                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1752571                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1760120                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3261326                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3857023                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1821123                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1800598                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1588586                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1666106                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1858498                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1716873                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2594822                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2420082                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2361335                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2099143                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3798443                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          4908708                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2487644                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2449595                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4231196                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5515266                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4478663                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          5368933                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3695475                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          3963724                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2021781                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1791172                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4172413                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5348039                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
