vlib work

vlog -coveropt 3  +cover +acc  ALU.v  ASYNC_FIFO.v  Bit_Sync.v  CLK_GATE.v  CLKDiv__.v   Data_Sync.v  FIFO_MEMORY.v  fifo_rdptr_empty.v  fifo_wrptr_full.v  UART_RX.v  data_sampling.v  deserializer.v  edge_bit_counter.v  Parity_Check.v  Start_Check.v   Stop_Check.v  PULSE_GENERATOR.v  Register_File.v  Rst_Sync.v   SYS_CTRL.v  SYS_TOP.sv  UART_TX.v my_transaction.sv  my_sequence.sv  my_driver.sv  my_coverage.sv  my_monitor.sv  my_scoreboard.sv  my_env.sv  my_test.sv  my_agent.sv testbench.sv interface.sv  +cover  -covercells


vsim -vopt work.top -cover

coverage save -onexit  -directive  -codeAll  system_covrep.ucdb

run -all


# quit -sim