# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:31 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:23:31 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:31 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 15:23:31 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:31 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:23:31 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:31 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 15:23:31 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:31 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/MDR.v 
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# End time: 15:23:31 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/BoothMul.V}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/BoothMul.V 
# -- Compiling module BoothMul
# 
# Top level modules:
# 	BoothMul
# End time: 15:23:32 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:23:32 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 15:23:32 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v 
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 15:23:32 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main {C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/MulDivDatapath_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main" C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/MulDivDatapath_tb.v 
# -- Compiling module MulDivDatapath_tb
# 
# Top level modules:
# 	MulDivDatapath_tb
# End time: 15:23:32 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MulDivDatapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MulDivDatapath_tb 
# Start time: 15:23:32 on Feb 24,2025
# Loading work.MulDivDatapath_tb
# Loading work.DataPath
# Loading work.register
# Loading work.Bus
# Loading work.MDR
# Loading work.ALU
# Loading work.adder
# Loading work.sub
# Loading work.BoothMul
# Loading work.div
# ** Warning: (vsim-3015) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(94): [PCDPC] - Port size (32) does not match connection size (64) for port 'Result'. The port definition is at: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/add File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v
# ** Warning: (vsim-3015) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(100): [PCDPC] - Port size (32) does not match connection size (64) for port 'Result'. The port definition is at: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/sub File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v
# ** Warning: (vsim-3017) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(112): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/div File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/div.v
# ** Warning: (vsim-3722) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(112): [TFMPC] - Missing connection for port 'valid'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 21ypl1  Hostname: BMH-214-10  ProcessID: 9488
#           Attempting to use alternate WLF file "./wlfttz663g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttz663g
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do muldivwave.do
restart
# ** Warning: (vsim-3015) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(94): [PCDPC] - Port size (32) does not match connection size (64) for port 'Result'. The port definition is at: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/add File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/adder.v
# ** Warning: (vsim-3015) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(100): [PCDPC] - Port size (32) does not match connection size (64) for port 'Result'. The port definition is at: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/sub File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/sub.v
# ** Warning: (vsim-3017) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(112): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /MulDivDatapath_tb/DUT/ALU1/div File: C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/div.v
# ** Warning: (vsim-3722) C:/Users/21ypl1/Downloads/ELEC374-main/ELEC374-main/ALU.v(112): [TFMPC] - Missing connection for port 'valid'.
run 500ns
# End time: 15:24:17 on Feb 24,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 10
