// Seed: 830818322
module module_0;
  wire id_1, id_2;
  tri1 id_3;
  tri id_4, id_5, id_6 = 1;
  tri0 id_7 = (-1 >= id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_16 :
  assert property (@(posedge id_12 or posedge -1 or 1) -1)
  else @(posedge !id_12 or posedge 1) @(id_12 or posedge -1 ? id_2 : 1);
  assign id_1 = id_1;
  assign id_4 = id_12;
  module_0 modCall_1 ();
  wire id_17, id_18;
  initial @(posedge 1);
  id_19(
      .id_0(1), .id_1(id_12), .id_2(id_7), .id_3((id_1))
  );
  xor primCall (id_1, id_12, id_13, id_14, id_15, id_16, id_2, id_4, id_5, id_7, id_9);
endmodule
