Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 15:12:24 2023
| Host         : DESKTOP-TQCO4PM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file traffic_light_module_timing_summary_routed.rpt -pb traffic_light_module_timing_summary_routed.pb -rpx traffic_light_module_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: secondgen/one_second_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.937        0.000                      0                   54        0.265        0.000                      0                   54        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.937        0.000                      0                   54        0.265        0.000                      0                   54        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.118ns (32.142%)  route 2.360ns (67.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.673     9.417    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.686    13.450    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[13]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    secondgen/counter_up_reg[13]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.118ns (32.142%)  route 2.360ns (67.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.673     9.417    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.686    13.450    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[14]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    secondgen/counter_up_reg[14]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.118ns (32.142%)  route 2.360ns (67.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.673     9.417    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.686    13.450    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[15]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    secondgen/counter_up_reg[15]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.118ns (32.142%)  route 2.360ns (67.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.673     9.417    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.686    13.450    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[16]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    secondgen/counter_up_reg[16]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.118ns (32.209%)  route 2.353ns (67.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.666     9.410    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.684    13.448    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[1]/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.352    secondgen/counter_up_reg[1]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.118ns (32.209%)  route 2.353ns (67.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.666     9.410    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.684    13.448    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[2]/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.352    secondgen/counter_up_reg[2]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.118ns (32.209%)  route 2.353ns (67.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.666     9.410    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.684    13.448    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.352    secondgen/counter_up_reg[3]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.118ns (32.209%)  route 2.353ns (67.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.666     9.410    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.684    13.448    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[4]/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.352    secondgen/counter_up_reg[4]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.118ns (33.086%)  route 2.261ns (66.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.574     9.318    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.685    13.449    secondgen/clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[5]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    secondgen/counter_up_reg[5]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 secondgen/counter_up_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.118ns (33.086%)  route 2.261ns (66.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.865     5.939    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  secondgen/counter_up_reg[24]/Q
                         net (fo=2, routed)           0.677     7.134    secondgen/counter_up[24]
    SLICE_X113Y95        LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  secondgen/counter_up[26]_i_7/O
                         net (fo=1, routed)           0.577     7.834    secondgen/counter_up[26]_i_7_n_0
    SLICE_X113Y93        LUT5 (Prop_lut5_I3_O)        0.150     7.984 f  secondgen/counter_up[26]_i_4/O
                         net (fo=1, routed)           0.433     8.418    secondgen/counter_up[26]_i_4_n_0
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.326     8.744 r  secondgen/counter_up[26]_i_1/O
                         net (fo=27, routed)          0.574     9.318    secondgen/counter_up[26]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.685    13.449    secondgen/clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[6]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    secondgen/counter_up_reg[6]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  4.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.635     1.721    secondgen/clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  secondgen/counter_up_reg[11]/Q
                         net (fo=2, routed)           0.125     2.011    secondgen/counter_up[11]
    SLICE_X112Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  secondgen/counter_up0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.121    secondgen/data0[11]
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.907     2.249    secondgen/clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[11]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134     1.855    secondgen/counter_up_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.636     1.722    secondgen/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  secondgen/counter_up_reg[19]/Q
                         net (fo=2, routed)           0.125     2.012    secondgen/counter_up[19]
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.122 r  secondgen/counter_up0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.122    secondgen/data0[19]
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.908     2.250    secondgen/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[19]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.134     1.856    secondgen/counter_up_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.636     1.722    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  secondgen/counter_up_reg[23]/Q
                         net (fo=2, routed)           0.125     2.012    secondgen/counter_up[23]
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.122 r  secondgen/counter_up0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.122    secondgen/data0[23]
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.908     2.250    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[23]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.134     1.856    secondgen/counter_up_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.635     1.721    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  secondgen/counter_up_reg[3]/Q
                         net (fo=2, routed)           0.125     2.011    secondgen/counter_up[3]
    SLICE_X112Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  secondgen/counter_up0_carry/O[2]
                         net (fo=1, routed)           0.000     2.121    secondgen/data0[3]
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.907     2.249    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.134     1.855    secondgen/counter_up_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.636     1.722    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  secondgen/counter_up_reg[15]/Q
                         net (fo=2, routed)           0.126     2.012    secondgen/counter_up[15]
    SLICE_X112Y93        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.122 r  secondgen/counter_up0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.122    secondgen/data0[15]
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.908     2.250    secondgen/clk_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  secondgen/counter_up_reg[15]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134     1.856    secondgen/counter_up_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.635     1.721    secondgen/clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  secondgen/counter_up_reg[7]/Q
                         net (fo=2, routed)           0.126     2.011    secondgen/counter_up[7]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  secondgen/counter_up0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.121    secondgen/data0[7]
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.907     2.249    secondgen/clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  secondgen/counter_up_reg[7]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134     1.855    secondgen/counter_up_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.635     1.721    secondgen/clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  secondgen/counter_up_reg[11]/Q
                         net (fo=2, routed)           0.125     2.011    secondgen/counter_up[11]
    SLICE_X112Y92        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.157 r  secondgen/counter_up0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.157    secondgen/data0[12]
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.907     2.249    secondgen/clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  secondgen/counter_up_reg[12]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134     1.855    secondgen/counter_up_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.636     1.722    secondgen/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  secondgen/counter_up_reg[19]/Q
                         net (fo=2, routed)           0.125     2.012    secondgen/counter_up[19]
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.158 r  secondgen/counter_up0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.158    secondgen/data0[20]
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.908     2.250    secondgen/clk_IBUF_BUFG
    SLICE_X112Y94        FDRE                                         r  secondgen/counter_up_reg[20]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.134     1.856    secondgen/counter_up_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.636     1.722    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  secondgen/counter_up_reg[23]/Q
                         net (fo=2, routed)           0.125     2.012    secondgen/counter_up[23]
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.158 r  secondgen/counter_up0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.158    secondgen/data0[24]
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.908     2.250    secondgen/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  secondgen/counter_up_reg[24]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.134     1.856    secondgen/counter_up_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 secondgen/counter_up_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            secondgen/counter_up_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.635     1.721    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  secondgen/counter_up_reg[3]/Q
                         net (fo=2, routed)           0.125     2.011    secondgen/counter_up[3]
    SLICE_X112Y90        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.157 r  secondgen/counter_up0_carry/O[3]
                         net (fo=1, routed)           0.000     2.157    secondgen/data0[4]
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.907     2.249    secondgen/clk_IBUF_BUFG
    SLICE_X112Y90        FDRE                                         r  secondgen/counter_up_reg[4]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.134     1.855    secondgen/counter_up_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y93   secondgen/counter_up_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y92   secondgen/counter_up_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y92   secondgen/counter_up_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y92   secondgen/counter_up_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y93   secondgen/counter_up_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y93   secondgen/counter_up_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y93   secondgen/counter_up_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y93   secondgen/counter_up_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y94   secondgen/counter_up_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   secondgen/counter_up_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   secondgen/counter_up_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y93   secondgen/counter_up_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y93   secondgen/counter_up_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   secondgen/counter_up_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y93   secondgen/counter_up_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y92   secondgen/counter_up_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y93   secondgen/counter_up_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y93   secondgen/counter_up_reg[13]/C



