// Seed: 733824994
module module_0 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wire id_15,
    output uwire id_16,
    output uwire id_17,
    input tri id_18,
    output tri id_19,
    input tri0 id_20,
    output tri1 id_21,
    output tri0 id_22,
    input tri0 id_23
);
  assign id_17 = 1;
  assign id_19 = 1'd0;
  assign id_17 = 1;
  wire id_25;
  id_26(
      1, id_8, 1
  );
  assign id_21 = id_13;
  assign id_3  = 1;
  wire id_27, id_28;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_8,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input wire id_6
);
  assign id_8 = 1;
  module_0(
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_4,
      id_1,
      id_5,
      id_6,
      id_0,
      id_3,
      id_5,
      id_6,
      id_6,
      id_3,
      id_2,
      id_3,
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
