
*** Running vivado
    with args -log design_1_axi_ethernetlite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ethernetlite_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_ethernetlite_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.566 ; gain = 78.000 ; free physical = 1172 ; free virtual = 32948
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ethernetlite_0_0' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (4#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'xemac' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'FDR' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite_v3_0_11_emac' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'receive' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'rx_statemachine' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'FDS' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (6#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'rx_statemachine' (7#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'rx_intrfce' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (27#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'rx_intrfce' (28#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'crcgenrx' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'crcgenrx' (29#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'receive' (30#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'transmit' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'crcgentx' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'crcnibshiftreg' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcnibshiftreg' (31#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcgentx' (32#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'tx_intrfce' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (32#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'tx_intrfce' (33#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (34#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (35#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21602]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (36#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21602]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (37#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (38#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'tx_statemachine' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'cntr5bit' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'cntr5bit' (39#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'tx_statemachine' (40#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'deferral' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'defer_state' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'defer_state' (41#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'deferral' (42#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (42#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'FDSE' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (43#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (43#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'transmit' (44#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'MacAddrRAM' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-638] synthesizing module 'ram16x4' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-638] synthesizing module 'RAM16X1S' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36944]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1S' (45#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36944]
INFO: [Synth 8-256] done synthesizing module 'ram16x4' (46#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-256] done synthesizing module 'MacAddrRAM' (47#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite_v3_0_11_emac' (48#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'emac_dpram' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram' [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7275]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (49#1) [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram' (50#1) [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7275]
INFO: [Synth 8-256] done synthesizing module 'emac_dpram' (51#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'mdio_if' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'mdio_if' (52#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'xemac' (53#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'axi_interface' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_interface' (54#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite' (55#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_ethernetlite_0_0' (56#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.066 ; gain = 224.500 ; free physical = 3029 ; free virtual = 34802
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.066 ; gain = 224.500 ; free physical = 3018 ; free virtual = 34791
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1628.105 ; gain = 1.000 ; free physical = 2763 ; free virtual = 34533
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2823 ; free virtual = 34594
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2820 ; free virtual = 34591
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2817 ; free virtual = 34588
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2720 ; free virtual = 34490
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2756 ; free virtual = 34536
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
|U0          | XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2868 ; free virtual = 34641
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1628.105 ; gain = 500.539 ; free physical = 2816 ; free virtual = 34586
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2799 ; free virtual = 34569
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2818 ; free virtual = 34596
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2817 ; free virtual = 34596
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2809 ; free virtual = 34593
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2807 ; free virtual = 34592
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2803 ; free virtual = 34590
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2803 ; free virtual = 34590

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     9|
|3     |LUT1     |    42|
|4     |LUT2     |   123|
|5     |LUT3     |    89|
|6     |LUT4     |   155|
|7     |LUT5     |   102|
|8     |LUT6     |   200|
|9     |MULT_AND |    17|
|10    |MUXCY    |    25|
|11    |MUXF7    |     1|
|12    |RAM16X1S |     4|
|13    |RAM32M   |     2|
|14    |RAMB36E1 |     4|
|15    |XORCY    |    20|
|16    |FDCE     |   110|
|17    |FDPE     |    44|
|18    |FDR      |    79|
|19    |FDRE     |   372|
|20    |FDS      |     2|
|21    |FDSE     |    49|
|22    |IBUF     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.668 ; gain = 508.102 ; free physical = 2803 ; free virtual = 34591
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1667.684 ; gain = 552.699 ; free physical = 2801 ; free virtual = 34594
