#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 3240 450 5535 450 5535 2835 3240 2835 3240 450
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 4320 2745 4320 3915
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 3330 3825 5535 3825 5535 4500 3330 4500 3330 3825
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 4770 4500 4770 5625
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3915 5535 3915 4500
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 10215 1125 13275 1125 13275 2475 10215 2475 10215 1125
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 10935 0 10935 1125
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 12195 1125 12195 90
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 10620 4770 12915 4770 12915 7155 10620 7155 10620 4770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 11700 3690 11700 4860
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 10620 3015 12825 3015 12825 3690 10620 3690 10620 3015
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 11025 2385 11025 3060
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 12330 3015 12330 2340
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 9180 1620 9180 4680
4 0 0 50 -1 0 18 0.0000 4 210 1560 3420 675 Xilinx MAC\001
4 0 0 50 -1 0 18 0.0000 4 195 1455 4455 3375 AXI stream\001
4 0 0 50 -1 0 18 0.0000 4 270 825 3555 4230 Bridge\001
4 0 0 50 -1 0 18 0.0000 4 255 2385 2880 6030 AHIR Tx, Rx Pipes\001
4 0 0 50 -1 0 18 0.0000 4 270 1110 3780 6705 will plug\001
4 0 0 50 -1 0 18 0.0000 4 195 1530 3780 7065 into v0 core.\001
4 0 0 50 -1 0 18 0.0000 4 210 1230 10530 1710 L2 Cache \001
4 0 0 50 -1 0 18 0.0000 4 255 975 9765 270 Request\001
4 0 0 50 -1 0 18 0.0000 4 255 1155 12420 450 Response\001
4 0 0 50 -1 0 18 0.0000 4 255 645 12420 810 pipes\001
4 0 0 50 -1 0 18 0.0000 4 255 645 9810 675 pipes\001
4 0 0 50 -1 0 18 0.0000 4 210 1785 10710 5085 Xilinx DRAM\001
4 0 0 50 -1 0 18 0.0000 4 210 1200 10710 5445 controller\001
4 0 0 50 -1 0 18 0.0000 4 195 855 10710 5805 MIG-7\001
4 0 0 50 -1 0 18 0.0000 4 195 555 11925 4050 AXI\001
4 0 0 50 -1 0 18 0.0000 4 195 1080 11925 4410 interface\001
4 0 0 50 -1 0 18 0.0000 4 270 825 10800 3375 Bridge\001
4 0 0 50 -1 0 18 0.0000 4 255 975 9900 2700 Request\001
4 0 0 50 -1 0 18 0.0000 4 255 1155 12555 2745 Response\001
4 0 0 50 -1 0 18 0.0000 4 270 1695 7515 2340 Read requests\001
4 0 0 50 -1 0 18 0.0000 4 270 1305 7515 2700 are always\001
4 0 0 50 -1 0 18 0.0000 4 270 1020 7515 3060 64 bytes\001
4 0 0 50 -1 0 18 0.0000 4 270 1560 7515 3420 (8 x dwords)\001
4 0 0 50 -1 0 18 0.0000 4 255 1785 7470 4140 Write requests\001
4 0 0 50 -1 0 18 0.0000 4 210 780 7470 4500 can be\001
4 0 0 50 -1 0 18 0.0000 4 210 1455 7470 4860 1-8 dwords.\001
4 0 0 50 -1 0 18 0.0000 4 195 630 13770 270 AJIT\001
4 0 0 50 -1 0 18 0.0000 4 195 870 13770 630 CORE \001
4 0 0 50 -1 0 18 0.0000 4 195 585 13770 990 BUS\001
4 0 0 50 -1 0 18 0.0000 4 255 825 13770 1350 (ACB)\001
4 0 0 50 -1 0 18 0.0000 4 255 825 13770 2700 (ACB)\001
