{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626449170823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 17:26:10 2021 " "Processing started: Fri Jul 16 17:26:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626449170829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449170829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449170831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1626449173099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform-rtl " "Found design unit 1: platform-rtl" {  } { { "../qsys/platform/synthesis/platform.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202067 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "../qsys/platform/synthesis/platform.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "../qsys/platform/synthesis/submodules/platform_irq_mapper.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202394 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_002 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_002" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_003 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_003" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_003 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_003" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_002 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_002" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_006_default_decode " "Found entity 1: platform_mm_interconnect_0_router_006_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202891 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_006 " "Found entity 2: platform_mm_interconnect_0_router_006" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_004_default_decode " "Found entity 1: platform_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202946 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_004 " "Found entity 2: platform_mm_interconnect_0_router_004" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449202982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202985 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449202985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449202985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203027 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203074 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626449203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203123 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_timer " "Found entity 1: platform_sys_timer" {  } { { "../qsys/platform/synthesis/submodules/platform_sys_timer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_onchip_memory " "Found entity 1: platform_onchip_memory" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/caml.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/caml.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caml (platform) " "Found design unit 1: caml (platform)" {  } { { "../qsys/platform/synthesis/submodules/caml.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/caml.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203523 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 caml-body " "Found design unit 2: caml-body" {  } { { "../qsys/platform/synthesis/submodules/caml.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/caml.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/list_reduce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/list_reduce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lred_cc-rtl " "Found design unit 1: lred_cc-rtl" {  } { { "../qsys/platform/synthesis/submodules/list_reduce.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/list_reduce.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203580 ""} { "Info" "ISGN_ENTITY_NAME" "1 lred_cc " "Found entity 1: lred_cc" {  } { { "../qsys/platform/synthesis/submodules/list_reduce.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/list_reduce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_uart_sim_scfifo_w " "Found entity 1: platform_jtag_uart_sim_scfifo_w" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203638 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_jtag_uart_scfifo_w " "Found entity 2: platform_jtag_uart_scfifo_w" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203638 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_jtag_uart_sim_scfifo_r " "Found entity 3: platform_jtag_uart_sim_scfifo_r" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203638 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_jtag_uart_scfifo_r " "Found entity 4: platform_jtag_uart_scfifo_r" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203638 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_jtag_uart " "Found entity 5: platform_jtag_uart" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu " "Found entity 1: platform_cpu" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_sysclk " "Found entity 1: platform_cpu_cpu_debug_slave_sysclk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_wrapper " "Found entity 1: platform_cpu_cpu_debug_slave_wrapper" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_tck " "Found entity 1: platform_cpu_cpu_debug_slave_tck" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_test_bench " "Found entity 1: platform_cpu_cpu_test_bench" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_register_bank_a_module " "Found entity 1: platform_cpu_cpu_register_bank_a_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_cpu_cpu_register_bank_b_module " "Found entity 2: platform_cpu_cpu_register_bank_b_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_cpu_cpu_nios2_oci_debug " "Found entity 3: platform_cpu_cpu_nios2_oci_debug" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_cpu_cpu_nios2_oci_break " "Found entity 4: platform_cpu_cpu_nios2_oci_break" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_cpu_cpu_nios2_oci_xbrk " "Found entity 5: platform_cpu_cpu_nios2_oci_xbrk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_cpu_cpu_nios2_oci_dbrk " "Found entity 6: platform_cpu_cpu_nios2_oci_dbrk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_cpu_cpu_nios2_oci_itrace " "Found entity 7: platform_cpu_cpu_nios2_oci_itrace" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_cpu_cpu_nios2_oci_td_mode " "Found entity 8: platform_cpu_cpu_nios2_oci_td_mode" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_cpu_cpu_nios2_oci_dtrace " "Found entity 9: platform_cpu_cpu_nios2_oci_dtrace" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_cpu_cpu_nios2_oci_fifo " "Found entity 13: platform_cpu_cpu_nios2_oci_fifo" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_cpu_cpu_nios2_oci_pib " "Found entity 14: platform_cpu_cpu_nios2_oci_pib" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_cpu_cpu_nios2_oci_im " "Found entity 15: platform_cpu_cpu_nios2_oci_im" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_cpu_cpu_nios2_performance_monitors " "Found entity 16: platform_cpu_cpu_nios2_performance_monitors" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_cpu_cpu_nios2_avalon_reg " "Found entity 17: platform_cpu_cpu_nios2_avalon_reg" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_cpu_cpu_ociram_sp_ram_module " "Found entity 18: platform_cpu_cpu_ociram_sp_ram_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_cpu_cpu_nios2_ocimem " "Found entity 19: platform_cpu_cpu_nios2_ocimem" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_cpu_cpu_nios2_oci " "Found entity 20: platform_cpu_cpu_nios2_oci" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_cpu_cpu " "Found entity 21: platform_cpu_cpu" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449203965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449203965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/top.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449204001 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449204001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449204001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626449204398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:u0 " "Elaborating entity \"platform\" for hierarchy \"platform:u0\"" {  } { { "top.vhd" "u0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/top.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449204465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu platform:u0\|platform_cpu:cpu " "Elaborating entity \"platform_cpu\" for hierarchy \"platform:u0\|platform_cpu:cpu\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "cpu" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449204532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu " "Elaborating entity \"platform_cpu_cpu\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu.v" "cpu" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449204582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_test_bench platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench " "Elaborating entity \"platform_cpu_cpu_test_bench\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_test_bench" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449204795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_a_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a " "Elaborating entity \"platform_cpu_cpu_register_bank_a_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_a" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449204847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205187 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449205187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449205350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449205350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_b_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b " "Elaborating entity \"platform_cpu_cpu_register_bank_b_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_b" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci " "Elaborating entity \"platform_cpu_cpu_nios2_oci\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_debug platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug " "Elaborating entity \"platform_cpu_cpu_nios2_oci_debug\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_debug" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449205688 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449205688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_break platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break " "Elaborating entity \"platform_cpu_cpu_nios2_oci_break\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_break" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_xbrk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_xbrk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dbrk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dbrk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_itrace platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_itrace\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_itrace" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dtrace platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dtrace" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_td_mode platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platform_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449205996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_compute_input_tm_cnt platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_wrptr_inc platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_cnt_inc platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_pib platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib " "Elaborating entity \"platform_cpu_cpu_nios2_oci_pib\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_pib" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_im platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im " "Elaborating entity \"platform_cpu_cpu_nios2_oci_im\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_im" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_avalon_reg platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"platform_cpu_cpu_nios2_avalon_reg\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_avalon_reg" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_ocimem platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem " "Elaborating entity \"platform_cpu_cpu_nios2_ocimem\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_ocimem" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_ociram_sp_ram_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram " "Elaborating entity \"platform_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_ociram_sp_ram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449206550 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449206550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449206707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449206707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_wrapper platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"platform_cpu_cpu_debug_slave_wrapper\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_debug_slave_wrapper" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_tck platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck " "Elaborating entity \"platform_cpu_cpu_debug_slave_tck\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_tck" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_sysclk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"platform_cpu_cpu_debug_slave_sysclk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_sysclk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449206896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "platform_cpu_cpu_debug_slave_phy" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207038 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449207038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart platform:u0\|platform_jtag_uart:jtag_uart " "Elaborating entity \"platform_jtag_uart\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "jtag_uart" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_w platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w " "Elaborating entity \"platform_jtag_uart_scfifo_w\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_w" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "wfifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449207952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449207953 ""}  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449207953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449208861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449208861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_r platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r " "Elaborating entity \"platform_jtag_uart_scfifo_r\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_r" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449208913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "platform_jtag_uart_alt_jtag_atlantic" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209348 ""}  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449209348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lred_cc platform:u0\|lred_cc:lred_cc_0 " "Elaborating entity \"lred_cc\" for hierarchy \"platform:u0\|lred_cc:lred_cc_0\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "lred_cc_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_onchip_memory platform:u0\|platform_onchip_memory:onchip_memory " "Elaborating entity \"platform_onchip_memory\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "onchip_memory" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449209834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626449209834 ""}  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626449209834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n81 " "Found entity 1: altsyncram_1n81" {  } { { "db/altsyncram_1n81.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_1n81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449210001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449210001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n81 platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated " "Elaborating entity \"altsyncram_1n81\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449210219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449210219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1n81.tdf" "decode3" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_1n81.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449210377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449210377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1n81.tdf" "mux2" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/altsyncram_1n81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sys_timer platform:u0\|platform_sys_timer:sys_timer " "Elaborating entity \"platform_sys_timer\" for hierarchy \"platform:u0\|platform_sys_timer:sys_timer\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "sys_timer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "mm_interconnect_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lred_cc_0_rm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lred_cc_0_rm_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "lred_cc_0_rm_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449210985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lred_cc_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lred_cc_0_s0_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "lred_cc_0_s0_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lred_cc_0_rm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lred_cc_0_rm_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "lred_cc_0_rm_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449211985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_mm_interconnect_0_router_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_mm_interconnect_0_router_003\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_003" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_004 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"platform_mm_interconnect_0_router_004\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_004" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_004_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\|platform_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_004_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\|platform_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_006 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"platform_mm_interconnect_0_router_006\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_006" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_006_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\|platform_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_006_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\|platform_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_003 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_003\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux_003" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux_003 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux_003\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_demux_003" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449212999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:u0\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:u0\|platform_irq_mapper:irq_mapper\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "irq_mapper" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "rst_controller" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/platform.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449213673 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626449215577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.16.17:27:08 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2021.07.16.17:27:08 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449228880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449235530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449236065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449237646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449237809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449237931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449238100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449238116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449238125 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626449240785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241529 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626449241609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449241609 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1626449246930 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3644 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3025 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4022 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 348 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2252 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_sys_timer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/lists/qsys/platform/synthesis/submodules/platform_sys_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1626449247268 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1626449247272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449248759 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626449251193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/sf_SF2/ml/O2B/platforms/altera/lists/hw/output_files/top.map.smsg " "Generated suppressed messages file /media/sf_SF2/ml/O2B/platforms/altera/lists/hw/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449251832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626449255166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626449255166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2629 " "Implemented 2629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626449256205 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626449256205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2383 " "Implemented 2383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626449256205 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626449256205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626449256205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626449256344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 17:27:36 2021 " "Processing ended: Fri Jul 16 17:27:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626449256344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626449256344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626449256344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626449256344 ""}
