
*** Running vivado
    with args -log design_for_gpio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_for_gpio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.dcp' for cell 'design_for_gpio_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.dcp' for cell 'design_for_gpio_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2.dcp' for cell 'design_for_gpio_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.dcp' for cell 'design_for_gpio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.dcp' for cell 'design_for_gpio_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/design_for_gpio_xbar_0.dcp' for cell 'design_for_gpio_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/design_for_gpio_auto_pc_0.dcp' for cell 'design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0_board.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0_board.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1_board.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1_board.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2_board.xdc] for cell 'design_for_gpio_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2_board.xdc] for cell 'design_for_gpio_i/axi_gpio_2/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2.xdc] for cell 'design_for_gpio_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2.xdc] for cell 'design_for_gpio_i/axi_gpio_2/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/constrs_2/new/pad_lcoation.xdc]
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/constrs_2/new/pad_lcoation.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_2/design_for_gpio_axi_gpio_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/design_for_gpio_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/design_for_gpio_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.258 ; gain = 326.273 ; free physical = 7392 ; free virtual = 11273
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1416.289 ; gain = 92.031 ; free physical = 7367 ; free virtual = 11248
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 177cfd4e8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18baf54e8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7063 ; free virtual = 10945

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 155 cells.
Phase 2 Constant propagation | Checksum: 152e7df9b

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7076 ; free virtual = 10958

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 215 unconnected nets.
INFO: [Opt 31-11] Eliminated 222 unconnected cells.
Phase 3 Sweep | Checksum: 1375a5aed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7102 ; free virtual = 10983

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 20e19a0c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7099 ; free virtual = 10980

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7099 ; free virtual = 10980
Ending Logic Optimization Task | Checksum: 20e19a0c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7103 ; free virtual = 10985

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20e19a0c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1815.781 ; gain = 0.000 ; free physical = 7103 ; free virtual = 10985
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.781 ; gain = 491.523 ; free physical = 7101 ; free virtual = 10983
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1839.793 ; gain = 0.000 ; free physical = 7096 ; free virtual = 10980
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.812 ; gain = 0.000 ; free physical = 7080 ; free virtual = 10962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1879.812 ; gain = 0.000 ; free physical = 7074 ; free virtual = 10956

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102a8b691

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1881.797 ; gain = 1.984 ; free physical = 7079 ; free virtual = 10961

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 140969701

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1928.473 ; gain = 48.660 ; free physical = 7041 ; free virtual = 10923

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 140969701

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1928.473 ; gain = 48.660 ; free physical = 7041 ; free virtual = 10923
Phase 1 Placer Initialization | Checksum: 140969701

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1928.473 ; gain = 48.660 ; free physical = 7036 ; free virtual = 10919

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14eb7e50d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7068 ; free virtual = 10950

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14eb7e50d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10950

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192c65a5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10949

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116e1a212

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10949

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 116e1a212

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7063 ; free virtual = 10946

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 149d76745

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10949

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 214e7141a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7068 ; free virtual = 10950

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17cba18be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7068 ; free virtual = 10950

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17cba18be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7064 ; free virtual = 10946
Phase 3 Detail Placement | Checksum: 17cba18be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7068 ; free virtual = 10950

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.662. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1787a98fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7063 ; free virtual = 10946
Phase 4.1 Post Commit Optimization | Checksum: 1787a98fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10950

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1787a98fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10949

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1787a98fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7065 ; free virtual = 10948

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ec63fde7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7067 ; free virtual = 10950
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec63fde7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7068 ; free virtual = 10950
Ending Placer Task | Checksum: 101cd798c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7066 ; free virtual = 10948
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.500 ; gain = 104.688 ; free physical = 7064 ; free virtual = 10946
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7060 ; free virtual = 10947
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7064 ; free virtual = 10948
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7060 ; free virtual = 10943
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7063 ; free virtual = 10947
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 59f60582 ConstDB: 0 ShapeSum: a7d7740a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1172ceb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7013 ; free virtual = 10897

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1172ceb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 7012 ; free virtual = 10895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1172ceb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6988 ; free virtual = 10871

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1172ceb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6988 ; free virtual = 10871
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dd6bd9a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6977 ; free virtual = 10861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.640  | TNS=0.000  | WHS=-0.191 | THS=-17.716|

Phase 2 Router Initialization | Checksum: 1218fa3e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6977 ; free virtual = 10860

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18f03ca40

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6974 ; free virtual = 10858

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1501cafcd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6972 ; free virtual = 10855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.821  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d8faeb30

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10858

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11fce90ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.821  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19806e3e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6971 ; free virtual = 10855
Phase 4 Rip-up And Reroute | Checksum: 19806e3e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6973 ; free virtual = 10857

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19806e3e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10859

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19806e3e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10859
Phase 5 Delay and Skew Optimization | Checksum: 19806e3e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10859

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 148c62248

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6975 ; free virtual = 10859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.857  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f6f9917

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6971 ; free virtual = 10855
Phase 6 Post Hold Fix | Checksum: 16f6f9917

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6971 ; free virtual = 10855

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.413429 %
  Global Horizontal Routing Utilization  = 0.63557 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 182112e1c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6974 ; free virtual = 10858

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182112e1c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6972 ; free virtual = 10856

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ceee5b7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6973 ; free virtual = 10857

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.857  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ceee5b7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6973 ; free virtual = 10857
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6973 ; free virtual = 10857

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6973 ; free virtual = 10857
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1984.500 ; gain = 0.000 ; free physical = 6970 ; free virtual = 10858
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_for_gpio_wrapper_power_routed.rpt -pb design_for_gpio_wrapper_power_summary_routed.pb -rpx design_for_gpio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_for_gpio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_for_gpio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Prima tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jul  9 16:55:38 2017. For additional details about this file, please refer to the WebTalk help file at /usr/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.406 ; gain = 186.887 ; free physical = 6661 ; free virtual = 10549
INFO: [Common 17-206] Exiting Vivado at Sun Jul  9 16:55:38 2017...
