# TCL File Generated by Component Editor 16.0
# Wed Dec 21 14:03:51 BRST 2016
# DO NOT MODIFY


# 
# RMAP_SPW "RMAP_SPW" v1.1
#  2016.12.21.14:03:51
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 15.0


# 
# module RMAP_SPW
# 
set_module_property DESCRIPTION ""
set_module_property NAME RMAP_SPW
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME RMAP_SPW
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL RMAP_SPW
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file CRC_ECSS.vhd VHDL PATH "RMAP/Commum/CRC_ECSS.vhd"
add_fileset_file Latch_CRC.vhd VHDL PATH "RMAP/Commum/Latch_CRC.vhd"
add_fileset_file Modulo_crc_top.vhd VHDL PATH "RMAP/Commum/Modulo_crc_top.vhd"
add_fileset_file rmap_head_write.vhd VHDL PATH "RMAP/Commum/rmap_head_write.vhd"
add_fileset_file MUX_ALL_CRC.vhd VHDL PATH "RMAP/Commum/MUX_ALL_CRC.vhd"
add_fileset_file CCD_identify_Top.vhd VHDL PATH "RMAP/Commum/CCD_identify_Top.vhd"
add_fileset_file ac_fifo_wrap_altera.vhd VHDL PATH "RMAP/IP/ac_fifo_wrap_altera.vhd"
add_fileset_file FIFO_DUAL_PORT.vhd VHDL PATH "RMAP/IP/FIFO_DUAL_PORT.vhd"
add_fileset_file dc_fifo_altera.vhd VHDL PATH "RMAP/IP/dc_fifo_altera.vhd"
add_fileset_file DC_FIFO_TOP.vhd VHDL PATH "RMAP/IP/DC_FIFO_TOP.vhd"
add_fileset_file fifo_verify.vhd VHDL PATH "RMAP/IP/fifo_verify.vhd"
add_fileset_file GlobalMux.vhd VHDL PATH RMAP/GlobalMux.vhd
add_fileset_file DataMux.vhd VHDL PATH RMAP/Write/DataMux.vhd
add_fileset_file DataLogic.vhd VHDL PATH RMAP/Write/DataLogic.vhd
add_fileset_file DataTop.vhd VHDL PATH RMAP/Write/DataTop.vhd
add_fileset_file HeadLogic.vhd VHDL PATH RMAP/Write/HeadLogic.vhd
add_fileset_file HeadMux.vhd VHDL PATH RMAP/Write/HeadMux.vhd
add_fileset_file HeadTop.vhd VHDL PATH RMAP/Write/HeadTop.vhd
add_fileset_file ReadTop.vhd VHDL PATH RMAP/Read/ReadTop.vhd
add_fileset_file rmap_reply_modified.vhd VHDL PATH RMAP/Read/rmap_reply_modified.vhd
add_fileset_file reply_autonomus.vhd VHDL PATH RMAP/Read/reply_autonomus.vhd
add_fileset_file rmap_read.vhd VHDL PATH RMAP/Read/rmap_read.vhd
add_fileset_file rmapSpWTopLevel.vhd VHDL PATH RMAP/rmapSpWTopLevel.vhd
add_fileset_file controllerRMAP.vhd VHDL PATH RMAP/ControllerRMAP.vhd
add_fileset_file Reg_Geral.vhd VHDL PATH Reg_Geral/Reg_Geral.vhd
add_fileset_file fifo_codec.vhd VHDL PATH IP/FIFO_Codec/fifo_codec.vhd
add_fileset_file spwpkg.vhd VHDL PATH SpW_Codec/SpW_light/spwpkg.vhd
add_fileset_file Codec_controller.vhd VHDL PATH SpW_Codec/Codec_controller.vhd
add_fileset_file syncdff_altera.vhd VHDL PATH SpW_Codec/SpW_light/syncdff_altera.vhd
add_fileset_file spwlink.vhd VHDL PATH SpW_Codec/SpW_light/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH SpW_Codec/SpW_light/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH SpW_Codec/SpW_light/spwrecv.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_generic.vhd
add_fileset_file spwstream.vhd VHDL PATH SpW_Codec/SpW_light/spwstream.vhd
add_fileset_file spwxmit.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit.vhd
add_fileset_file streamtest.vhd VHDL PATH SpW_Codec/SpW_light/streamtest.vhd
add_fileset_file spwrecvfront_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_fast_altera.vhd
add_fileset_file spwxmit_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit_fast_altera.vhd
add_fileset_file RMAP_SPW.vhd VHDL PATH RMAP_SPW.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" "VHDL Simulation"
set_fileset_property SIM_VHDL TOP_LEVEL RMAP_SPW
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true

add_fileset_file CRC_ECSS.vhd VHDL PATH "RMAP/Commum/CRC_ECSS.vhd"
add_fileset_file Latch_CRC.vhd VHDL PATH "RMAP/Commum/Latch_CRC.vhd"
add_fileset_file Modulo_crc_top.vhd VHDL PATH "RMAP/Commum/Modulo_crc_top.vhd"
add_fileset_file rmap_head_write.vhd VHDL PATH "RMAP/Commum/rmap_head_write.vhd"
add_fileset_file MUX_ALL_CRC.vhd VHDL PATH "RMAP/Commum/MUX_ALL_CRC.vhd"
add_fileset_file CCD_identify_Top.vhd VHDL PATH "RMAP/Commum/CCD_identify_Top.vhd"
add_fileset_file ac_fifo_wrap_altera.vhd VHDL PATH "RMAP/IP/ac_fifo_wrap_altera.vhd"
add_fileset_file FIFO_DUAL_PORT.vhd VHDL PATH "RMAP/IP/FIFO_DUAL_PORT.vhd"
add_fileset_file dc_fifo_altera.vhd VHDL PATH "RMAP/IP/dc_fifo_altera.vhd"
add_fileset_file DC_FIFO_TOP.vhd VHDL PATH "RMAP/IP/DC_FIFO_TOP.vhd"
add_fileset_file fifo_verify.vhd VHDL PATH "RMAP/IP/fifo_verify.vhd"

add_fileset_file GlobalMux.vhd VHDL PATH RMAP/GlobalMux.vhd

add_fileset_file DataMux.vhd VHDL PATH RMAP/Write/DataMux.vhd
add_fileset_file DataLogic.vhd VHDL PATH RMAP/Write/DataLogic.vhd
add_fileset_file DataTop.vhd VHDL PATH RMAP/Write/DataTop.vhd

add_fileset_file HeadLogic.vhd VHDL PATH RMAP/Write/HeadLogic.vhd
add_fileset_file HeadMux.vhd VHDL PATH RMAP/Write/HeadMux.vhd
add_fileset_file HeadTop.vhd VHDL PATH RMAP/Write/HeadTop.vhd

add_fileset_file rmap_read.vhd VHDL PATH RMAP/Read/rmap_read.vhd
add_fileset_file reply_autonomus.vhd VHDL PATH RMAP/Read/reply_autonomus.vhd
add_fileset_file rmap_reply_modified.vhd VHDL PATH RMAP/Read/rmap_reply_modified.vhd
add_fileset_file ReadTop.vhd VHDL PATH RMAP/Read/ReadTop.vhd

add_fileset_file Reg_Geral.vhd VHDL PATH Reg_Geral/Reg_Geral.vhd

add_fileset_file fifo_codec.vhd VHDL PATH IP/FIFO_Codec/fifo_codec.vhd
add_fileset_file spwpkg.vhd VHDL PATH SpW_Codec/SpW_light/spwpkg.vhd
add_fileset_file syncdff_altera.vhd VHDL PATH SpW_Codec/SpW_light/syncdff_altera.vhd
add_fileset_file spwlink.vhd VHDL PATH SpW_Codec/SpW_light/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH SpW_Codec/SpW_light/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH SpW_Codec/SpW_light/spwrecv.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_generic.vhd
add_fileset_file spwstream.vhd VHDL PATH SpW_Codec/SpW_light/spwstream.vhd
add_fileset_file spwxmit.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit.vhd
add_fileset_file streamtest.vhd VHDL PATH SpW_Codec/SpW_light/streamtest.vhd
add_fileset_file spwrecvfront_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_fast_altera.vhd
add_fileset_file spwxmit_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit_fast_altera.vhd

add_fileset_file Codec_controller.vhd VHDL PATH SpW_Codec/Codec_controller.vhd
add_fileset_file controllerRMAP.vhd VHDL PATH RMAP/ControllerRMAP.vhd
add_fileset_file rmapSpWTopLevel.vhd VHDL PATH RMAP/rmapSpWTopLevel.vhd

add_fileset_file RMAP_SPW.vhd VHDL PATH RMAP_SPW.vhd TOP_LEVEL_FILE

# 
# parameters
# 
add_parameter memory_length NATURAL 9
set_parameter_property memory_length DEFAULT_VALUE 9
set_parameter_property memory_length DISPLAY_NAME memory_length
set_parameter_property memory_length TYPE NATURAL
set_parameter_property memory_length UNITS None
set_parameter_property memory_length ALLOWED_RANGES 0:2147483647
set_parameter_property memory_length HDL_PARAMETER true
add_parameter hk_start_address NATURAL 64
set_parameter_property hk_start_address DEFAULT_VALUE 0
set_parameter_property hk_start_address DISPLAY_NAME hk_start_address
set_parameter_property hk_start_address TYPE NATURAL
set_parameter_property hk_start_address UNITS None
set_parameter_property hk_start_address ALLOWED_RANGES 0:2147483647
set_parameter_property hk_start_address HDL_PARAMETER true
add_parameter hk_end_address NATURAL 127
set_parameter_property hk_end_address DEFAULT_VALUE 127
set_parameter_property hk_end_address DISPLAY_NAME hk_end_address
set_parameter_property hk_end_address TYPE NATURAL
set_parameter_property hk_end_address UNITS None
set_parameter_property hk_end_address ALLOWED_RANGES 0:2147483647
set_parameter_property hk_end_address HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_avalon
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point irq0
# 
add_interface irq0 interrupt end
set_interface_property irq0 associatedAddressablePoint s0_reg
set_interface_property irq0 associatedClock clock_avalon
set_interface_property irq0 associatedReset reset
set_interface_property irq0 bridgedReceiverOffset 0
set_interface_property irq0 bridgesToReceiver ""
set_interface_property irq0 ENABLED true
set_interface_property irq0 EXPORT_OF ""
set_interface_property irq0 PORT_NAME_MAP ""
set_interface_property irq0 CMSIS_SVD_VARIABLES ""
set_interface_property irq0 SVD_ADDRESS_GROUP ""

add_interface_port irq0 ins_irq0_irq irq Output 1


# 
# connection point s0_reg
# 
add_interface s0_reg avalon end
set_interface_property s0_reg addressUnits WORDS
set_interface_property s0_reg associatedClock clock_avalon
set_interface_property s0_reg associatedReset reset
set_interface_property s0_reg bitsPerSymbol 8
set_interface_property s0_reg bridgedAddressOffset 0
set_interface_property s0_reg burstOnBurstBoundariesOnly false
set_interface_property s0_reg burstcountUnits WORDS
set_interface_property s0_reg explicitAddressSpan 0
set_interface_property s0_reg holdTime 0
set_interface_property s0_reg linewrapBursts false
set_interface_property s0_reg maximumPendingReadTransactions 0
set_interface_property s0_reg maximumPendingWriteTransactions 0
set_interface_property s0_reg readLatency 2
set_interface_property s0_reg readWaitTime 1
set_interface_property s0_reg setupTime 0
set_interface_property s0_reg timingUnits Cycles
set_interface_property s0_reg writeWaitTime 0
set_interface_property s0_reg ENABLED true
set_interface_property s0_reg EXPORT_OF ""
set_interface_property s0_reg PORT_NAME_MAP ""
set_interface_property s0_reg CMSIS_SVD_VARIABLES ""
set_interface_property s0_reg SVD_ADDRESS_GROUP ""

add_interface_port s0_reg avs_s0_read read Input 1
add_interface_port s0_reg avs_s0_readdata readdata Output 32
add_interface_port s0_reg avs_s0_write write Input 1
add_interface_port s0_reg avs_s0_writedata writedata Input 32
add_interface_port s0_reg avs_s0_waitrequest waitrequest Output 1
add_interface_port s0_reg avs_s0_address address Input 8
set_interface_assignment s0_reg embeddedsw.configuration.isFlash 0
set_interface_assignment s0_reg embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s0_reg embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0_reg embeddedsw.configuration.isPrintableDevice 0


# 
# connection point s1_dc
# 
add_interface s1_dc avalon end
set_interface_property s1_dc addressUnits WORDS
set_interface_property s1_dc associatedClock clock_avalon
set_interface_property s1_dc associatedReset reset
set_interface_property s1_dc bitsPerSymbol 8
set_interface_property s1_dc burstOnBurstBoundariesOnly false
set_interface_property s1_dc burstcountUnits WORDS
set_interface_property s1_dc explicitAddressSpan 0
set_interface_property s1_dc holdTime 0
set_interface_property s1_dc linewrapBursts false
set_interface_property s1_dc maximumPendingReadTransactions 0
set_interface_property s1_dc maximumPendingWriteTransactions 0
set_interface_property s1_dc readLatency 0
set_interface_property s1_dc readWaitTime 1
set_interface_property s1_dc setupTime 0
set_interface_property s1_dc timingUnits Cycles
set_interface_property s1_dc writeWaitTime 0
set_interface_property s1_dc ENABLED true
set_interface_property s1_dc EXPORT_OF ""
set_interface_property s1_dc PORT_NAME_MAP ""
set_interface_property s1_dc CMSIS_SVD_VARIABLES ""
set_interface_property s1_dc SVD_ADDRESS_GROUP ""

add_interface_port s1_dc avs_s1_address address Input 13
add_interface_port s1_dc avs_s1_readdata readdata Output 32
add_interface_port s1_dc avs_s1_read read Input 1
add_interface_port s1_dc avs_s1_write write Input 1
add_interface_port s1_dc avs_s1_writedata writedata Input 32
add_interface_port s1_dc avs_s1_waitrequest waitrequest Output 1
set_interface_assignment s1_dc embeddedsw.configuration.isFlash 0
set_interface_assignment s1_dc embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s1_dc embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s1_dc embeddedsw.configuration.isPrintableDevice 0


# 
# connection point spw
# 
add_interface spw conduit end
set_interface_property spw associatedClock clock_codec
set_interface_property spw associatedReset reset
set_interface_property spw ENABLED true
set_interface_property spw EXPORT_OF ""
set_interface_property spw PORT_NAME_MAP ""
set_interface_property spw CMSIS_SVD_VARIABLES ""
set_interface_property spw SVD_ADDRESS_GROUP ""

add_interface_port spw spw_si si Input 1
add_interface_port spw spw_so so Output 1
add_interface_port spw spw_di di Input 1
add_interface_port spw spw_do do Output 1


# 
# connection point sync
# 
add_interface sync conduit end
set_interface_property sync associatedClock clock_avalon
set_interface_property sync associatedReset reset
set_interface_property sync ENABLED true
set_interface_property sync EXPORT_OF ""
set_interface_property sync PORT_NAME_MAP ""
set_interface_property sync CMSIS_SVD_VARIABLES ""
set_interface_property sync SVD_ADDRESS_GROUP ""

add_interface_port sync Sync readdata Input 2


# 
# connection point clock_avalon
# 
add_interface clock_avalon clock end
set_interface_property clock_avalon clockRate 0
set_interface_property clock_avalon ENABLED true
set_interface_property clock_avalon EXPORT_OF ""
set_interface_property clock_avalon PORT_NAME_MAP ""
set_interface_property clock_avalon CMSIS_SVD_VARIABLES ""
set_interface_property clock_avalon SVD_ADDRESS_GROUP ""

add_interface_port clock_avalon avalon_clk clk Input 1


# 
# connection point clock_codec
# 
add_interface clock_codec clock end
set_interface_property clock_codec clockRate 0
set_interface_property clock_codec ENABLED true
set_interface_property clock_codec EXPORT_OF ""
set_interface_property clock_codec PORT_NAME_MAP ""
set_interface_property clock_codec CMSIS_SVD_VARIABLES ""
set_interface_property clock_codec SVD_ADDRESS_GROUP ""

add_interface_port clock_codec codec_clk clk Input 1

