Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 11 17:48:44 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (39)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src37_reg[0]/C
src37_reg[1]/C
src38_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src37_reg[0]/D
src37_reg[1]/D
src38_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  440          inf        0.000                      0                  440           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           440 Endpoints
Min Delay           440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.262ns  (logic 5.949ns (52.821%)  route 5.313ns (47.179%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.862 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.862    compressor/chain1_0/carryout[15]
    SLICE_X6Y87                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.954 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.954    compressor/chain1_0/carryout[19]
    SLICE_X6Y88                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.191 r  compressor/chain1_0/carry4_inst5/O[3]
                         net (fo=4, routed)           0.723     4.915    compressor/chain2_0/lut6_2_inst22_0[10]
    SLICE_X7Y89                                                       r  compressor/chain2_0/lut5_prop19/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.222     5.137 r  compressor/chain2_0/lut5_prop19/O
                         net (fo=1, routed)           0.000     5.137    compressor/chain2_0/prop[19]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.436 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.436    compressor/chain2_0/carryout[19]
    SLICE_X7Y90                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.670 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=6, routed)           0.939     6.609    compressor/chain3_0/lut6_2_inst27/I0
    SLICE_X4Y89                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.234     6.843 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/prop[27]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.142 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.142    compressor/chain3_0/carryout[27]
    SLICE_X4Y90                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.372 r  compressor/chain3_0/carry4_inst7/O[1]
                         net (fo=1, routed)           1.523     8.895    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.367    11.262 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.262    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.250ns  (logic 5.975ns (53.108%)  route 5.275ns (46.892%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.862 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.862    compressor/chain1_0/carryout[15]
    SLICE_X6Y87                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.954 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.954    compressor/chain1_0/carryout[19]
    SLICE_X6Y88                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.191 r  compressor/chain1_0/carry4_inst5/O[3]
                         net (fo=4, routed)           0.723     4.915    compressor/chain2_0/lut6_2_inst22_0[10]
    SLICE_X7Y89                                                       r  compressor/chain2_0/lut5_prop19/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.222     5.137 r  compressor/chain2_0/lut5_prop19/O
                         net (fo=1, routed)           0.000     5.137    compressor/chain2_0/prop[19]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.436 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.436    compressor/chain2_0/carryout[19]
    SLICE_X7Y90                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.670 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=6, routed)           0.939     6.609    compressor/chain3_0/lut6_2_inst27/I0
    SLICE_X4Y89                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.234     6.843 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/prop[27]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.142 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.142    compressor/chain3_0/carryout[27]
    SLICE_X4Y90                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.231 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.231    compressor/chain3_0/carryout[31]
    SLICE_X4Y91                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.390 r  compressor/chain3_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.485     8.875    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.375    11.250 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.250    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst38[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.242ns  (logic 6.065ns (53.952%)  route 5.177ns (46.048%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.862 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.862    compressor/chain1_0/carryout[15]
    SLICE_X6Y87                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.954 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.954    compressor/chain1_0/carryout[19]
    SLICE_X6Y88                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.191 r  compressor/chain1_0/carry4_inst5/O[3]
                         net (fo=4, routed)           0.723     4.915    compressor/chain2_0/lut6_2_inst22_0[10]
    SLICE_X7Y89                                                       r  compressor/chain2_0/lut5_prop19/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.222     5.137 r  compressor/chain2_0/lut5_prop19/O
                         net (fo=1, routed)           0.000     5.137    compressor/chain2_0/prop[19]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.436 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.436    compressor/chain2_0/carryout[19]
    SLICE_X7Y90                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.670 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=6, routed)           0.939     6.609    compressor/chain3_0/lut6_2_inst27/I0
    SLICE_X4Y89                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.234     6.843 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/prop[27]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.142 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.142    compressor/chain3_0/carryout[27]
    SLICE_X4Y90                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.231 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.231    compressor/chain3_0/carryout[31]
    SLICE_X4Y91                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.461 r  compressor/chain3_0/carry4_inst8/O[1]
                         net (fo=1, routed)           1.387     8.848    dst38_OBUF[0]
    P14                                                               r  dst38_OBUF[0]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         2.394    11.242 r  dst38_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.242    dst38[0]
    P14                                                               r  dst38[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 5.893ns (52.528%)  route 5.326ns (47.472%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.007 r  compressor/chain1_0/carry4_inst3/O[3]
                         net (fo=4, routed)           0.725     4.732    compressor/chain2_0/lut6_2_inst22_0[6]
    SLICE_X7Y87                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.222     4.954 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     4.954    compressor/chain2_0/prop[11]
    SLICE_X7Y87                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.253 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.253    compressor/chain2_0/carryout[11]
    SLICE_X7Y88                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.342 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.342    compressor/chain2_0/carryout[15]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.501 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=6, routed)           0.807     6.308    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X4Y88                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.224     6.532 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/prop[21]
    SLICE_X4Y88                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.944 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.944    compressor/chain3_0/carryout[23]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.174 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.666     8.841    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.378    11.219 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.219    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 5.554ns (49.563%)  route 5.652ns (50.437%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.757 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.730     4.487    compressor/chain2_0/lut6_2_inst22_0[1]
    SLICE_X7Y85                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X7Y85          LUT4 (Prop_lut4_I0_O)        0.222     4.709 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.709    compressor/chain2_0/prop[3]
    SLICE_X7Y85                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.008 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.008    compressor/chain2_0/carryout[3]
    SLICE_X7Y86                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.238 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.839     6.077    compressor/chain3_0/lut4_gene32_0[5]
    SLICE_X4Y85                                                       r  compressor/chain3_0/lut4_prop10/I0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.225     6.302 r  compressor/chain3_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     6.302    compressor/chain3_0/prop[10]
    SLICE_X4Y85                                                       r  compressor/chain3_0/carry4_inst2/S[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.603 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.603    compressor/chain3_0/carryout[11]
    SLICE_X4Y86                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.692 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.692    compressor/chain3_0/carryout[15]
    SLICE_X4Y87                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.851 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.955     8.807    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    11.205 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.205    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst39[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.202ns  (logic 6.022ns (53.757%)  route 5.180ns (46.243%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.862 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.862    compressor/chain1_0/carryout[15]
    SLICE_X6Y87                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.954 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.954    compressor/chain1_0/carryout[19]
    SLICE_X6Y88                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.191 r  compressor/chain1_0/carry4_inst5/O[3]
                         net (fo=4, routed)           0.723     4.915    compressor/chain2_0/lut6_2_inst22_0[10]
    SLICE_X7Y89                                                       r  compressor/chain2_0/lut5_prop19/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.222     5.137 r  compressor/chain2_0/lut5_prop19/O
                         net (fo=1, routed)           0.000     5.137    compressor/chain2_0/prop[19]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.436 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.436    compressor/chain2_0/carryout[19]
    SLICE_X7Y90                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.670 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=6, routed)           0.939     6.609    compressor/chain3_0/lut6_2_inst27/I0
    SLICE_X4Y89                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.234     6.843 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/prop[27]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.142 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.142    compressor/chain3_0/carryout[27]
    SLICE_X4Y90                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.231 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.231    compressor/chain3_0/carryout[31]
    SLICE_X4Y91                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.412 r  compressor/chain3_0/carry4_inst8/O[2]
                         net (fo=1, routed)           1.390     8.802    dst39_OBUF[0]
    N14                                                               r  dst39_OBUF[0]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         2.400    11.202 r  dst39_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.202    dst39[0]
    N14                                                               r  dst39[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.192ns  (logic 5.691ns (50.848%)  route 5.501ns (49.152%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.757 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.730     4.487    compressor/chain2_0/lut6_2_inst22_0[1]
    SLICE_X7Y85                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X7Y85          LUT4 (Prop_lut4_I0_O)        0.222     4.709 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.709    compressor/chain2_0/prop[3]
    SLICE_X7Y85                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.008 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.008    compressor/chain2_0/carryout[3]
    SLICE_X7Y86                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.238 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.839     6.077    compressor/chain3_0/lut4_gene32_0[5]
    SLICE_X4Y85                                                       r  compressor/chain3_0/lut4_prop10/I0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.225     6.302 r  compressor/chain3_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     6.302    compressor/chain3_0/prop[10]
    SLICE_X4Y85                                                       r  compressor/chain3_0/carry4_inst2/S[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.603 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.603    compressor/chain3_0/carryout[11]
    SLICE_X4Y86                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.692 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.692    compressor/chain3_0/carryout[15]
    SLICE_X4Y87                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.781 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.781    compressor/chain3_0/carryout[19]
    SLICE_X4Y88                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.011 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.805     8.816    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376    11.192 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.192    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 5.839ns (52.194%)  route 5.348ns (47.806%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.007 r  compressor/chain1_0/carry4_inst3/O[3]
                         net (fo=4, routed)           0.725     4.732    compressor/chain2_0/lut6_2_inst22_0[6]
    SLICE_X7Y87                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.222     4.954 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     4.954    compressor/chain2_0/prop[11]
    SLICE_X7Y87                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.253 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.253    compressor/chain2_0/carryout[11]
    SLICE_X7Y88                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.342 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.342    compressor/chain2_0/carryout[15]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.501 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=6, routed)           0.807     6.308    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X4Y88                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.224     6.532 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/prop[21]
    SLICE_X4Y88                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.944 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.944    compressor/chain3_0/carryout[23]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.103 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.689     8.792    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.395    11.187 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.187    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.179ns  (logic 5.878ns (52.581%)  route 5.301ns (47.419%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.678 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_0/carryout[7]
    SLICE_X6Y85                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.770 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.770    compressor/chain1_0/carryout[11]
    SLICE_X6Y86                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.862 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.862    compressor/chain1_0/carryout[15]
    SLICE_X6Y87                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.954 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.954    compressor/chain1_0/carryout[19]
    SLICE_X6Y88                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.191 r  compressor/chain1_0/carry4_inst5/O[3]
                         net (fo=4, routed)           0.723     4.915    compressor/chain2_0/lut6_2_inst22_0[10]
    SLICE_X7Y89                                                       r  compressor/chain2_0/lut5_prop19/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.222     5.137 r  compressor/chain2_0/lut5_prop19/O
                         net (fo=1, routed)           0.000     5.137    compressor/chain2_0/prop[19]
    SLICE_X7Y89                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.436 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.436    compressor/chain2_0/carryout[19]
    SLICE_X7Y90                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.670 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=6, routed)           0.939     6.609    compressor/chain3_0/lut6_2_inst27/I0
    SLICE_X4Y89                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.234     6.843 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/prop[27]
    SLICE_X4Y89                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.142 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.142    compressor/chain3_0/carryout[27]
    SLICE_X4Y90                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.301 r  compressor/chain3_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.511     8.812    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.367    11.179 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.179    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.168ns  (logic 5.480ns (49.065%)  route 5.689ns (50.935%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.483    compressor/chain0_1/O2[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.097     1.580 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.580    compressor/chain0_1/prop[1]
    SLICE_X5Y84                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.057 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.985     3.042    compressor/chain1_0/dst[3]
    SLICE_X6Y84                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.234     3.276 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.276    compressor/chain1_0/prop[5]
    SLICE_X6Y84                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.757 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.730     4.487    compressor/chain2_0/lut6_2_inst22_0[1]
    SLICE_X7Y85                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X7Y85          LUT4 (Prop_lut4_I0_O)        0.222     4.709 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.709    compressor/chain2_0/prop[3]
    SLICE_X7Y85                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.008 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.008    compressor/chain2_0/carryout[3]
    SLICE_X7Y86                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.238 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.839     6.077    compressor/chain3_0/lut4_gene32_0[5]
    SLICE_X4Y85                                                       r  compressor/chain3_0/lut4_prop10/I0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.225     6.302 r  compressor/chain3_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     6.302    compressor/chain3_0/prop[10]
    SLICE_X4Y85                                                       r  compressor/chain3_0/carry4_inst2/S[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.603 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.603    compressor/chain3_0/carryout[11]
    SLICE_X4Y86                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.762 r  compressor/chain3_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.992     8.755    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    11.168 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.168    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.064     0.205    src7[2]
    SLICE_X5Y83          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  src26_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[3]/Q
                         net (fo=5, routed)           0.066     0.207    src26[3]
    SLICE_X2Y90          FDRE                                         r  src26_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src27_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src27_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.684%)  route 0.067ns (31.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  src27_reg[9]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src27_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src27[9]
    SLICE_X6Y94          FDRE                                         r  src27_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE                         0.000     0.000 r  src15_reg[6]/C
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src15_reg[6]/Q
                         net (fo=2, routed)           0.061     0.225    src15[6]
    SLICE_X9Y86          FDRE                                         r  src15_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.029%)  route 0.100ns (43.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src8_reg[6]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[6]/Q
                         net (fo=5, routed)           0.100     0.228    src8[6]
    SLICE_X7Y83          FDRE                                         r  src8_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.709%)  route 0.115ns (47.291%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[2]/Q
                         net (fo=5, routed)           0.115     0.243    src6[2]
    SLICE_X2Y82          FDRE                                         r  src6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.590%)  route 0.120ns (48.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE                         0.000     0.000 r  src26_reg[9]/C
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[9]/Q
                         net (fo=5, routed)           0.120     0.248    src26[9]
    SLICE_X11Y88         FDRE                                         r  src26_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  src16_reg[14]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[14]/Q
                         net (fo=5, routed)           0.108     0.249    src16[14]
    SLICE_X2Y85          FDRE                                         r  src16_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.109     0.250    src13[10]
    SLICE_X9Y85          FDRE                                         r  src13_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.160%)  route 0.122ns (48.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[9]/Q
                         net (fo=5, routed)           0.122     0.250    src16[9]
    SLICE_X11Y84         FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------





