// Seed: 3867544788
`default_nettype wire `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  input id_9;
  inout id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_15;
  always @(posedge id_4) id_10 <= #1 1'b0;
  type_17(
      1'h0 & id_13, id_6, 1'b0, id_5, id_6, 1
  );
endmodule
