library IEEE;
use IEEE.std_logic_1164.all;

entity cont is
  port (
    echo, clk, rst: in std_logic;
    led : out std_logic
  ) ;
end cont;

architecture arqcont of cont is
    signal conteo : integer range 0 to 120000;
begin
    process(echo,clk,rst)
    begin
	 if rising_edge(clk) then
        if (rst='1') then
            conteo <= 0;
        else
            if (echo = '1') then 
                conteo <= conteo + 1;
            else
                if conteo < 1200 and conteo > 0 then
                    led <= '1';
                else
                    led <= '0';
                end if;
				end if;
        end if ;
		end if;
	end process;
end arqcont ; -- arqcont