Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May 20 17:24:50 2025
| Host         : 505c0296264a running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            18          
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    4           
CKBF-1     Warning           connects_I_driver_BUFR                                                                                 1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           2           
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        5           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          7           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                                            8           
XDCH-1     Warning           Hold option missing in multicycle path constraint                                                      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: RGMII_0_rxc (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.694        0.000                      0                  528        0.122        0.000                      0                  528        0.264        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
clk_fpga_1                                    {0.000 2.500}        5.000           200.000         
  clk_10                                      {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                         {0.000 200.000}      400.000         2.500           
  clkfbout                                    {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                           {0.000 4.000}        8.000           125.000         
    top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                            {0.000 20.000}       40.000          25.000          
top_level_gmii_to_rgmii_0_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   7.310        0.000                      0                   51        0.122        0.000                      0                   51        4.020        0.000                       0                    39  
clk_fpga_1                   1.425        0.000                      0                  419        0.166        0.000                      0                  419        0.264        0.000                       0                   208  
  clk_10                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          2.721        0.000                      0                   53        0.256        0.000                      0                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gmii_clk_125m_out                         top_level_gmii_to_rgmii_0_0_rgmii_tx_clk        0.694        0.000                      0                    5        1.025        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                              clk_fpga_0                                
(none)                                                                              clk_fpga_1                                
(none)                                    clk_fpga_0                                clk_fpga_1                                
(none)                                    clk_fpga_1                                clk_fpga_1                                
(none)                                                                              gmii_clk_125m_out                         
(none)                                    clk_fpga_1                                gmii_clk_125m_out                         
(none)                                    gmii_clk_125m_out                         gmii_clk_125m_out                         
(none)                                    clk_fpga_1                                gmii_clk_25m_out                          
(none)                                    clk_fpga_1                                gmii_clk_2_5m_out                         
(none)                                    gmii_clk_125m_out                         top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                                                                        
(none)                                    clk_fpga_0                                                                          
(none)                                    clk_fpga_1                                                                          
(none)                                    clkfbout                                                                            
(none)                                    gmii_clk_125m_out                                                                   
(none)                                    top_level_gmii_to_rgmii_0_0_rgmii_rx_clk                                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.752ns (68.936%)  route 0.789ns (31.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.757     3.051    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y48         SRL16E                                       r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.679 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.789     5.468    top_level_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.124     5.592 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.592    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.266    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.031    12.903    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.779ns (46.038%)  route 0.913ns (53.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.478     3.530 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.286     3.816    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.301     4.117 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.627     4.744    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    12.444    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.602ns (32.115%)  route 1.272ns (67.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X15Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDSE (Prop_fdse_C_Q)         0.456     3.508 r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.795     4.303    top_level_i/proc_sys_reset_0/U0/SEQ/Bsr_out
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.146     4.449 r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_i_1/O
                         net (fo=1, routed)           0.477     4.926    top_level_i/proc_sys_reset_0/U0/SEQ/bsr_i_1_n_0
    SLICE_X15Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X15Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
                         clock pessimism              0.292    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X15Y48         FDSE (Setup_fdse_C_D)       -0.271    12.627    top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.715ns (41.709%)  route 0.999ns (58.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.419     3.471 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=5, routed)           0.999     4.470    top_level_i/proc_sys_reset_0/U0/SEQ/seq_cnt[4]
    SLICE_X13Y48         LUT4 (Prop_lut4_I1_O)        0.296     4.766 r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     4.766    top_level_i/proc_sys_reset_0/U0/SEQ/p_5_out[0]
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[0]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.029    12.902    top_level_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.743ns (42.646%)  route 0.999ns (57.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.419     3.471 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=5, routed)           0.999     4.470    top_level_i/proc_sys_reset_0/U0/SEQ/seq_cnt[4]
    SLICE_X13Y48         LUT4 (Prop_lut4_I1_O)        0.324     4.794 r  top_level_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     4.794    top_level_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581    12.760    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.267    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.075    12.948    top_level_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         12.948    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  8.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.128    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.932    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.075     1.007    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.099     1.173    top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.218 r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000     1.218    top_level_i/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism             -0.283     0.949    
    SLICE_X14Y48         FDSE (Hold_fdse_C_D)         0.121     1.070    top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.151    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.932    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.060     0.992    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061     1.157    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.202 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.202    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.287     0.945    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.092     1.037    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128     1.200    top_level_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X16Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y47         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.287     0.945    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.059     1.004    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     1.223    top_level_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.287     0.945    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.075     1.020    top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.128    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.099     1.227 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.227    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.300     0.932    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091     1.023    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.087%)  route 0.134ns (41.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=6, routed)           0.134     1.208    top_level_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X13Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.253 r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.253    top_level_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X13Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.092     1.041    top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.128     1.201    top_level_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.263     0.969    
    SLICE_X14Y48         FDSE (Hold_fdse_C_S)         0.009     0.978    top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.392%)  route 0.128ns (47.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.596     0.932    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.128     1.201    top_level_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y48         FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.263     0.969    
    SLICE_X14Y48         FDSE (Hold_fdse_C_S)         0.009     0.978    top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X18Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X18Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X18Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X18Y48    top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y48    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X16Y47    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.191ns (33.960%)  route 2.316ns (66.040%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 7.832 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     3.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.095     4.642    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I2_O)        0.296     4.938 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_20/O
                         net (fo=1, routed)           0.633     5.571    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_20_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.150     5.721 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_5/O
                         net (fo=2, routed)           0.589     6.309    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[11]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.326     6.635 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[11]_i_1/O
                         net (fo=1, routed)           0.000     6.635    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[11]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     7.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/C
                         clock pessimism              0.230     8.062    
                         clock uncertainty           -0.083     7.979    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.081     8.060    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.120ns (32.100%)  route 2.369ns (67.900%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 7.835 - 5.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X2Y38          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDSE (Prop_fdse_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/Q
                         net (fo=3, routed)           0.901     4.548    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/p_3_in[0]
    SLICE_X2Y38          LUT5 (Prop_lut5_I1_O)        0.124     4.672 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_39/O
                         net (fo=1, routed)           0.821     5.493    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_39_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150     5.643 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_16/O
                         net (fo=2, routed)           0.647     6.290    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.328     6.618 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     6.618    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[0]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.655     7.835    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/C
                         clock pessimism              0.269     8.103    
                         clock uncertainty           -0.083     8.020    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.029     8.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          8.049    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.146ns (32.603%)  route 2.369ns (67.397%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 7.835 - 5.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X2Y38          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDSE (Prop_fdse_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_ID_REG_reg[0]/Q
                         net (fo=3, routed)           0.901     4.548    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/p_3_in[0]
    SLICE_X2Y38          LUT5 (Prop_lut5_I1_O)        0.124     4.672 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_39/O
                         net (fo=1, routed)           0.821     5.493    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_39_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150     5.643 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_16/O
                         net (fo=2, routed)           0.647     6.290    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.354     6.644 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     6.644    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[0]
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.655     7.835    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.269     8.103    
                         clock uncertainty           -0.083     8.020    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.075     8.095    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.184ns (33.828%)  route 2.316ns (66.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 7.832 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     3.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.095     4.642    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I2_O)        0.296     4.938 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_20/O
                         net (fo=1, routed)           0.633     5.571    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_20_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.150     5.721 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_5/O
                         net (fo=2, routed)           0.589     6.309    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[11]
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.319     6.628 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[11]_i_1/O
                         net (fo=1, routed)           0.000     6.628    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[11]
    SLICE_X4Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     7.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/C
                         clock pessimism              0.230     8.062    
                         clock uncertainty           -0.083     7.979    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.118     8.097    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.963ns (29.246%)  route 2.330ns (70.754%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 7.833 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     3.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.295     4.842    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.296     5.138 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.469     5.607    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124     5.731 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.565     6.297    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.421    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.654     7.833    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C
                         clock pessimism              0.230     8.063    
                         clock uncertainty           -0.083     7.980    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077     8.057    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.269ns (38.855%)  route 1.997ns (61.145%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 7.833 - 5.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.645 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/Q
                         net (fo=6, routed)           1.443     5.088    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/DATA_IN[15]
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.212 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_10/O
                         net (fo=1, routed)           0.000     5.212    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_10_n_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I1_O)      0.217     5.429 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_6/O
                         net (fo=1, routed)           0.000     5.429    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_6_n_0
    SLICE_X1Y35          MUXF8 (Prop_muxf8_I1_O)      0.094     5.523 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_3/O
                         net (fo=1, routed)           0.554     6.077    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.316     6.393 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1/O
                         net (fo=1, routed)           0.000     6.393    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.654     7.833    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X5Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                         clock pessimism              0.269     8.102    
                         clock uncertainty           -0.083     8.019    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.031     8.050    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.955ns (29.074%)  route 2.330ns (70.926%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 7.833 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     3.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.295     4.842    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.296     5.138 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.469     5.607    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124     5.731 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.565     6.297    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     6.413 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.654     7.833    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                         clock pessimism              0.230     8.063    
                         clock uncertainty           -0.083     7.980    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.118     8.098    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.994ns (34.252%)  route 1.908ns (65.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 7.835 - 5.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y39          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          0.667     4.314    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.150     4.464 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.595     5.059    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.385 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.646     6.031    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.656     7.835    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[0]/C
                         clock pessimism              0.230     8.065    
                         clock uncertainty           -0.083     7.982    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205     7.777    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.994ns (34.252%)  route 1.908ns (65.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 7.835 - 5.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y39          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          0.667     4.314    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.150     4.464 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.595     5.059    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.385 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.646     6.031    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.656     7.835    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/C
                         clock pessimism              0.230     8.065    
                         clock uncertainty           -0.083     7.982    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205     7.777    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.994ns (34.252%)  route 1.908ns (65.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 7.835 - 5.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X4Y39          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          0.667     4.314    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.150     4.464 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.595     5.059    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.385 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.646     6.031    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.656     7.835    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X3Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[2]/C
                         clock pessimism              0.230     8.065    
                         clock uncertainty           -0.083     7.982    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205     7.777    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/Q
                         net (fo=1, routed)           0.113     1.213    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG2
    SLICE_X4Y41          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X4Y41          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDSE (Hold_fdse_C_D)         0.052     1.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.256%)  route 0.123ns (39.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.622     0.958    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X5Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/Q
                         net (fo=4, routed)           0.123     1.221    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.045     1.266 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.266    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.892     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/C
                         clock pessimism             -0.283     0.975    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121     1.096    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_100M_SPEED_BIT_LOC_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.621     0.957    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X5Y35          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.085 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/Q
                         net (fo=3, routed)           0.075     1.160    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT[5]
    SLICE_X4Y35          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_100M_SPEED_BIT_LOC_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X4Y35          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_100M_SPEED_BIT_LOC_REG_reg[1]/C
                         clock pessimism             -0.285     0.970    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.010     0.980    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_100M_SPEED_BIT_LOC_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.621     0.957    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.148     1.105 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.164    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.298     0.957    
    SLICE_X2Y34          FDPE (Hold_fdpe_C_D)         0.022     0.979    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X4Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.148     1.108 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.059     1.167    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.098     1.265 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X4Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X4Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.299     0.960    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.120     1.080    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.618     0.954    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDPE (Prop_fdpe_C_Q)         0.148     1.102 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.161    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.297     0.954    
    SLICE_X4Y31          FDPE (Hold_fdpe_C_D)         0.022     0.976    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.579%)  route 0.149ns (51.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.612     0.948    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X5Y24          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDSE (Prop_fdse_C_Q)         0.141     1.089 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.149     1.238    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X5Y25          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.878     1.244    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X5Y25          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070     1.051    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_PHY_REG_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X4Y41          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.164     1.124 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/Q
                         net (fo=1, routed)           0.110     1.234    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_PHY_I
    SLICE_X5Y40          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_PHY_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X5Y40          FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_PHY_REG_reg/C
                         clock pessimism             -0.283     0.976    
    SLICE_X5Y40          FDSE (Hold_fdse_C_D)         0.070     1.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_PHY_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.621     0.957    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X7Y35          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/Q
                         net (fo=7, routed)           0.139     1.237    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[7]
    SLICE_X7Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.890     1.256    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X7Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/C
                         clock pessimism             -0.283     0.973    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.075     1.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.083 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.137    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.887     1.253    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.298     0.955    
    SLICE_X3Y32          FDPE (Hold_fdpe_C_D)        -0.008     0.947    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y32      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X4Y37      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y32      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y32      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y37      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y37      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y32      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y32      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y38      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y37      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y37      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        2.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 2.374ns (50.418%)  route 2.335ns (49.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           2.335    12.339    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X27Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.510    14.645    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X27Y69         FDRE (Setup_fdre_C_D)       -0.067    15.060    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.374ns (50.087%)  route 2.366ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           2.366    12.370    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.510    14.645    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)       -0.031    15.096    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.374ns (50.398%)  route 2.336ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           2.336    12.341    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.510    14.645    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)       -0.045    15.082    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.258ns (47.798%)  route 2.466ns (52.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     9.889 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           2.466    12.355    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.510    14.645    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)       -0.028    15.099    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.374ns (50.371%)  route 2.339ns (49.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 14.645 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           2.339    12.344    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.510    14.645    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y69         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.548    15.193    
                         clock uncertainty           -0.066    15.127    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)       -0.028    15.099    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 2.374ns (52.950%)  route 2.109ns (47.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           2.109    12.114    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.506    14.641    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.031    15.092    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 2.374ns (53.259%)  route 2.083ns (46.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           2.083    12.088    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.506    14.641    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.045    15.078    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.374ns (53.271%)  route 2.082ns (46.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           2.082    12.087    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.506    14.641    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.028    15.095    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.374ns (53.283%)  route 2.081ns (46.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           2.081    12.086    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.506    14.641    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y76         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.548    15.189    
                         clock uncertainty           -0.066    15.123    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.028    15.095    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.004ns (53.283%)  route 1.757ns (46.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.649ns = ( 14.649 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      2.004     9.635 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           1.757    11.392    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X26Y83         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.514    14.649    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X26Y83         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.548    15.197    
                         clock uncertainty           -0.066    15.131    
    SLICE_X26Y83         FDRE (Setup_fdre_C_D)       -0.031    15.100    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.185ns (48.919%)  route 0.193ns (51.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.540 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                         net (fo=2, routed)           0.193     2.733    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.044     2.777 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.777    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107     2.521    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.540 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                         net (fo=2, routed)           0.193     2.733    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.045     2.778 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.778    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092     2.506    top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.164     2.563 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.201     2.764    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.633     2.399    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.064     2.463    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.148ns (19.236%)  route 0.621ns (80.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.148     2.548 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.621     3.169    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.598     2.435    
    OLOGIC_X0Y12         ODDR (Hold_oddr_C_R)         0.423     2.858    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.164     2.563 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.201     2.764    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.633     2.399    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.053     2.452    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.562%)  route 0.200ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.148     2.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.200     2.747    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.619     2.414    
    SLICE_X2Y33          FDPE (Hold_fdpe_C_D)         0.007     2.421    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.935%)  route 0.205ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.148     2.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.205     2.752    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.633     2.399    
    SLICE_X2Y32          FDPE (Hold_fdpe_C_D)         0.022     2.421    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.529%)  route 0.177ns (54.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.148     2.548 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.177     2.725    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X0Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X0Y33          FDRE (Hold_fdre_C_R)        -0.044     2.370    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.529%)  route 0.177ns (54.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.148     2.548 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.177     2.725    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X0Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.619     2.414    
    SLICE_X0Y33          FDRE (Hold_fdre_C_R)        -0.044     2.370    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.148ns (17.966%)  route 0.676ns (82.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y33          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.148     2.548 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.676     3.224    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.598     2.435    
    OLOGIC_X0Y11         ODDR (Hold_oddr_C_R)         0.423     2.858    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y1      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y9      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y10     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y11     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y12     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y33      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y30      top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  top_level_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.986ns = ( 21.986 - 12.000 ) 
    Source Clock Delay      (SCD):    7.525ns = ( 11.525 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.856    11.525    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y13         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472    11.997 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.998    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA4                  OBUF (Prop_obuf_I_O)         3.002    15.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.000    RGMII_0_tx_ctl
    AA4                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.640    10.775    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.411    11.186 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.187    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.798    13.986 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.986    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism              0.708    14.694    
                         output delay                 1.000    15.694    
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.467ns  (logic 3.466ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.986ns = ( 21.986 - 12.000 ) 
    Source Clock Delay      (SCD):    7.528ns = ( 11.528 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859    11.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         ODDR (Prop_oddr_C_Q)         0.472    12.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    R6                   OBUF (Prop_obuf_I_O)         2.994    14.995 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.995    RGMII_0_td[3]
    R6                                                                r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.640    10.775    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.411    11.186 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.187    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.798    13.986 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.986    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism              0.708    14.694    
                         output delay                 1.000    15.694    
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.463ns  (logic 3.462ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.986ns = ( 21.986 - 12.000 ) 
    Source Clock Delay      (SCD):    7.528ns = ( 11.528 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859    11.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.472    12.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    T4                   OBUF (Prop_obuf_I_O)         2.990    14.991 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.991    RGMII_0_td[1]
    T4                                                                r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.640    10.775    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.411    11.186 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.187    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.798    13.986 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.986    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism              0.708    14.694    
                         output delay                 1.000    15.694    
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.436ns  (logic 3.435ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.986ns = ( 21.986 - 12.000 ) 
    Source Clock Delay      (SCD):    7.528ns = ( 11.528 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859    11.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y9          ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          ODDR (Prop_oddr_C_Q)         0.472    12.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    U4                   OBUF (Prop_obuf_I_O)         2.963    14.964 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.964    RGMII_0_td[0]
    U4                                                                r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.640    10.775    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.411    11.186 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.187    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.798    13.986 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.986    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism              0.708    14.694    
                         output delay                 1.000    15.694    
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.425ns  (logic 3.424ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.986ns = ( 21.986 - 12.000 ) 
    Source Clock Delay      (SCD):    7.528ns = ( 11.528 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859    11.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         ODDR (Prop_oddr_C_Q)         0.472    12.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T6                   OBUF (Prop_obuf_I_O)         2.952    14.953 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.953    RGMII_0_td[2]
    T6                                                                r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.640    10.775    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.411    11.186 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.187    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.798    13.986 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.986    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism              0.708    14.694    
                         output delay                 1.000    15.694    
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.189ns  (logic 3.188ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.979ns = ( 14.979 - 4.000 ) 
    Source Clock Delay      (SCD):    6.772ns = ( 14.772 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637    14.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         ODDR (Prop_oddr_C_Q)         0.411    15.183 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.184    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T6                   OBUF (Prop_obuf_I_O)         2.777    17.961 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.961    RGMII_0_td[2]
    T6                                                                r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism             -0.708    14.270    
                         clock uncertainty            0.066    14.336    
                         output delay                 2.600    16.936    
  -------------------------------------------------------------------
                         required time                        -16.936    
                         arrival time                          17.961    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.200ns  (logic 3.199ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.979ns = ( 14.979 - 4.000 ) 
    Source Clock Delay      (SCD):    6.772ns = ( 14.772 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637    14.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y9          ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          ODDR (Prop_oddr_C_Q)         0.411    15.183 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.184    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    U4                   OBUF (Prop_obuf_I_O)         2.788    17.972 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.972    RGMII_0_td[0]
    U4                                                                r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism             -0.708    14.270    
                         clock uncertainty            0.066    14.336    
                         output delay                 2.600    16.936    
  -------------------------------------------------------------------
                         required time                        -16.936    
                         arrival time                          17.972    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.227ns  (logic 3.226ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.979ns = ( 14.979 - 4.000 ) 
    Source Clock Delay      (SCD):    6.772ns = ( 14.772 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637    14.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.411    15.183 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.184    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    T4                   OBUF (Prop_obuf_I_O)         2.815    17.999 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.999    RGMII_0_td[1]
    T4                                                                r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism             -0.708    14.270    
                         clock uncertainty            0.066    14.336    
                         output delay                 2.600    16.936    
  -------------------------------------------------------------------
                         required time                        -16.936    
                         arrival time                          17.999    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.230ns  (logic 3.229ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.979ns = ( 14.979 - 4.000 ) 
    Source Clock Delay      (SCD):    6.772ns = ( 14.772 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637    14.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         ODDR (Prop_oddr_C_Q)         0.411    15.183 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.184    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    R6                   OBUF (Prop_obuf_I_O)         2.818    18.003 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.003    RGMII_0_td[3]
    R6                                                                r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism             -0.708    14.270    
                         clock uncertainty            0.066    14.336    
                         output delay                 2.600    16.936    
  -------------------------------------------------------------------
                         required time                        -16.936    
                         arrival time                          18.003    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.238ns  (logic 3.237ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.979ns = ( 14.979 - 4.000 ) 
    Source Clock Delay      (SCD):    6.769ns = ( 14.769 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.634    14.769    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y13         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411    15.180 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    15.181    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA4                  OBUF (Prop_obuf_I_O)         2.826    18.008 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    18.008    RGMII_0_tx_ctl
    AA4                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                f  RGMII_0_txc (OUT)
                         clock pessimism             -0.708    14.270    
                         clock uncertainty            0.066    14.336    
                         output delay                 2.600    16.936    
  -------------------------------------------------------------------
                         required time                        -16.936    
                         arrival time                          18.008    
  -------------------------------------------------------------------
                         slack                                  1.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.490ns  (logic 0.124ns (4.979%)  route 2.366ns (95.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.366     2.366    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.490 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.490    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.581     2.760    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.045ns (4.240%)  route 1.016ns (95.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.016     1.016    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.061 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.061    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.866     1.232    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 0.124ns (1.756%)  route 6.937ns (98.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.096     6.096    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     6.220 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     7.061    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 0.124ns (1.756%)  route 6.937ns (98.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.096     6.096    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     6.220 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     7.061    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 0.124ns (1.756%)  route 6.937ns (98.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.096     6.096    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     6.220 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     7.061    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 0.124ns (1.756%)  route 6.937ns (98.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.096     6.096    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     6.220 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     7.061    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 0.124ns (1.756%)  route 6.937ns (98.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.096     6.096    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     6.220 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     7.061    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.000ns (0.000%)  route 4.311ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           4.311     4.311    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.655     2.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.245ns  (logic 0.000ns (0.000%)  route 4.245ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           4.245     4.245    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.657     2.836    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.441ns (40.180%)  route 2.145ns (59.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    W7                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           2.145     3.586    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.658     2.837    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.601%)  route 0.857ns (80.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           0.857     1.066    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.894     1.260    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.000ns (0.000%)  route 1.870ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           1.870     1.870    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.000ns (0.000%)  route 1.915ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           1.915     1.915    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.892     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.045ns (1.382%)  route 3.212ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.908     2.908    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.045     2.953 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.305     3.257    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.045ns (1.382%)  route 3.212ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.908     2.908    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.045     2.953 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.305     3.257    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.045ns (1.382%)  route 3.212ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.908     2.908    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.045     2.953 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.305     3.257    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.045ns (1.382%)  route 3.212ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.908     2.908    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.045     2.953 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.305     3.257    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.045ns (1.382%)  route 3.212ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.908     2.908    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.045     2.953 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.305     3.257    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.889     1.255    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.167%)  route 2.391ns (78.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.549     5.119    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124     5.243 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     6.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.167%)  route 2.391ns (78.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.549     5.119    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124     5.243 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     6.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.167%)  route 2.391ns (78.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.549     5.119    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124     5.243 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     6.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.167%)  route 2.391ns (78.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.549     5.119    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124     5.243 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     6.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.167%)  route 2.391ns (78.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.549     5.119    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124     5.243 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.842     6.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y34          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y34          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.411%)  route 1.695ns (76.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.695     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.648     2.827    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.411%)  route 1.695ns (76.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.695     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.648     2.827    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.411%)  route 1.695ns (76.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.695     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.648     2.827    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.411%)  route 1.695ns (76.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.695     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.648     2.827    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.411%)  route 1.695ns (76.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.695     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.648     2.827    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.833%)  route 0.623ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.623     1.720    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y30          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.884     1.250    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y30          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.833%)  route 0.623ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.623     1.720    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y30          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.884     1.250    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y30          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.833%)  route 0.623ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.623     1.720    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y30          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.884     1.250    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y30          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.833%)  route 0.623ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.623     1.720    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y30          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.884     1.250    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y30          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.833%)  route 0.623ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.623     1.720    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X5Y30          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.884     1.250    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X5Y30          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.188%)  route 0.738ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.738     1.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.188%)  route 0.738ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.738     1.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.188%)  route 0.738ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.738     1.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.188%)  route 0.738ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.738     1.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.188%)  route 0.738ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.738     1.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X4Y31          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.885     1.251    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X4Y31          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 0.890ns (26.679%)  route 2.446ns (73.321%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.411     5.057    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.469     5.651    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124     5.775 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.565     6.340    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.464    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.654     2.833    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 0.882ns (26.503%)  route 2.446ns (73.497%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.411     5.057    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.469     5.651    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124     5.775 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.565     6.340    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     6.456 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.456    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.654     2.833    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X6Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.093ns  (logic 0.890ns (28.779%)  route 2.203ns (71.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.169     4.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.939 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.627     5.566    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I0_O)        0.124     5.690 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.407     6.097    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X7Y36          LUT3 (Prop_lut3_I0_O)        0.124     6.221 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     6.221    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X7Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.885ns (28.664%)  route 2.203ns (71.336%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.169     4.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.939 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.627     5.566    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I0_O)        0.124     5.690 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.407     6.097    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X7Y36          LUT3 (Prop_lut3_I0_O)        0.119     6.216 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     6.216    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X7Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.653     2.832    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X7Y36          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.518%)  route 1.938ns (71.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y35          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     3.605 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           1.166     4.771    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.295     5.066 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.771     5.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X3Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.651     2.830    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.518%)  route 1.938ns (71.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y35          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     3.605 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           1.166     4.771    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.295     5.066 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.771     5.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X3Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.651     2.830    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.518%)  route 1.938ns (71.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y35          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     3.605 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           1.166     4.771    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.295     5.066 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.771     5.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X3Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.651     2.830    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.518%)  route 1.938ns (71.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y35          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     3.605 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           1.166     4.771    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.295     5.066 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.771     5.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X3Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.651     2.830    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.773ns (28.518%)  route 1.938ns (71.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.833     3.127    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y35          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     3.605 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           1.166     4.771    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.295     5.066 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.771     5.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X3Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.651     2.830    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X3Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.890ns (36.813%)  route 1.528ns (63.187%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X0Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.518     3.647 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.823     4.470    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.594 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.149     4.743    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I0_O)        0.124     4.867 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.556     5.423    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.124     5.547 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     5.547    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.655     2.834    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X3Y37          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.892     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.156    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.156    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.894     1.260    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.128     1.087 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.206    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.892     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.088 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.207    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync2
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.088 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.207    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync2
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.894     1.260    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.128     1.087 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.253    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync5
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.892     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X7Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.088 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.254    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync5
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.893     1.259    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X5Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.088 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.254    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync5
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.894     1.260    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.624     0.960    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.088 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.258    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync3
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.894     1.260    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X3Y41          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gmii_clk_125m_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.260%)  route 0.437ns (45.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.437     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.295     0.813    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.105     0.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.144%)  route 0.157ns (48.856%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.157     0.321    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_125m_out

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.668ns (21.199%)  route 2.483ns (78.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.268     4.914    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.150     5.064 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.215     6.279    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y9          ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637     6.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y9          ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 0.670ns (21.757%)  route 2.410ns (78.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.258     4.904    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.152     5.056 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.152     6.208    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637     6.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.073ns  (logic 0.642ns (20.889%)  route 2.431ns (79.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.268     4.914    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124     5.038 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.164     6.201    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637     6.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.642ns (21.059%)  route 2.407ns (78.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.258     4.904    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124     5.028 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.149     6.177    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.637     6.772    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.642ns (41.474%)  route 0.906ns (58.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X0Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.518     3.647 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.906     4.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.124     4.677 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.677    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.541ns  (logic 0.635ns (41.208%)  route 0.906ns (58.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.835     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X0Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.518     3.647 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.906     4.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.117     4.670 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     4.670    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.216%)  route 0.678ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.828     3.122    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     3.578 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.678     4.256    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.216%)  route 0.678ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.828     3.122    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     3.578 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.678     4.256    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.216%)  route 0.678ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.828     3.122    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     3.578 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.678     4.256    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.216%)  route 0.678ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.828     3.122    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     3.578 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.678     4.256    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.096 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.233     1.328    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.096 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.233     1.328    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.096 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.233     1.328    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.096 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.233     1.328    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.619     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X5Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.096 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.233     1.328    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X2Y32          FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X2Y32          FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.255%)  route 0.439ns (67.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X0Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.439     1.561    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.606 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.606    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.213ns (32.670%)  route 0.439ns (67.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X0Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.439     1.561    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.049     1.610 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.610    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X1Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.209ns (17.223%)  route 1.005ns (82.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.494     1.616    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.661 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.511     2.172    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.207%)  route 1.006ns (82.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.494     1.616    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.661 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.512     2.173    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.209ns (17.139%)  route 1.010ns (82.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.499     1.621    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.666 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.512     2.178    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.914%)  route 0.659ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.830     7.499    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     7.955 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.659     8.614    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.914%)  route 0.659ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.829     7.498    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     7.954 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.659     8.613    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.190%)  route 0.624ns (59.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.830     7.499    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     7.918 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.624     8.542    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.190%)  route 0.624ns (59.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.829     7.498    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     7.917 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.624     8.541    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.249%)  route 0.622ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.830     7.499    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     7.918 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.622     8.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.249%)  route 0.622ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.829     7.498    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     7.917 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.622     8.539    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.830     7.499    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     7.918 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.300    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.829     7.498    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     7.917 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.299    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.830     7.499    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     7.955 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.145    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652     6.788    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    7.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.829     7.498    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     7.954 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.144    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.651     6.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.540 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.596    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.541 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.597    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128     2.527 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.647    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     2.528 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.648    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.255%)  route 0.325ns (71.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128     2.527 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.325     2.852    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.255%)  route 0.325ns (71.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     2.528 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.325     2.853    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.160%)  route 0.327ns (71.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128     2.527 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.327     2.854    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.160%)  route 0.327ns (71.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     2.528 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.327     2.855    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.619     2.399    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.540 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.330     2.870    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.887     3.032    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X1Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.541 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.330     2.871    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.888     3.033    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X1Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_25m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.518ns (17.705%)  route 2.408ns (82.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           2.408     6.054    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.164ns (12.390%)  route 1.160ns (87.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.160     2.282    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_2_5m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.736ns  (logic 0.518ns (18.932%)  route 2.218ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.834     3.128    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.646 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           2.218     5.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.992    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     4.910 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           1.145     6.055    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.164ns (12.983%)  route 1.099ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.623     0.959    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X6Y38          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.099     2.222    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.766    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.508     2.705    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  top_level_gmii_to_rgmii_0_0_rgmii_tx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.856     7.525    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y13         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     7.997 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     7.998    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA4                  OBUF (Prop_obuf_I_O)         3.002    11.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.000    RGMII_0_tx_ctl
    AA4                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 3.466ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         ODDR (Prop_oddr_C_Q)         0.472     8.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    R6                   OBUF (Prop_obuf_I_O)         2.994    10.995 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.995    RGMII_0_td[3]
    R6                                                                r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.463ns  (logic 3.462ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.472     8.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    T4                   OBUF (Prop_obuf_I_O)         2.990    10.991 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.991    RGMII_0_td[1]
    T4                                                                r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.436ns  (logic 3.435ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y9          ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          ODDR (Prop_oddr_C_Q)         0.472     8.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    U4                   OBUF (Prop_obuf_I_O)         2.963    10.964 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.964    RGMII_0_td[0]
    U4                                                                r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.425ns  (logic 3.424ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         ODDR (Prop_oddr_C_Q)         0.472     8.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.001    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T6                   OBUF (Prop_obuf_I_O)         2.952    10.953 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.953    RGMII_0_td[2]
    T6                                                                r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 1.285ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.396ns = ( 6.396 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.616     6.396    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y11         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         ODDR (Prop_oddr_C_Q)         0.177     6.573 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.574    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T6                   OBUF (Prop_obuf_I_O)         1.108     7.682 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.682    RGMII_0_td[2]
    T6                                                                r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.297ns  (logic 1.296ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.396ns = ( 6.396 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.616     6.396    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y9          ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          ODDR (Prop_oddr_C_Q)         0.177     6.573 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.574    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    U4                   OBUF (Prop_obuf_I_O)         1.119     7.693 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.693    RGMII_0_td[0]
    U4                                                                r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.324ns  (logic 1.323ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.396ns = ( 6.396 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.616     6.396    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y10         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.177     6.573 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.574    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    T4                   OBUF (Prop_obuf_I_O)         1.146     7.720 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.720    RGMII_0_td[1]
    T4                                                                r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.327ns  (logic 1.326ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.396ns = ( 6.396 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.616     6.396    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y12         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         ODDR (Prop_oddr_C_Q)         0.177     6.573 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.574    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    R6                   OBUF (Prop_obuf_I_O)         1.149     7.724 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.724    RGMII_0_td[3]
    R6                                                                r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 1.335ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 6.394 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.614     6.394    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y13         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.177     6.571 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     6.572    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    AA4                  OBUF (Prop_obuf_I_O)         1.158     7.730 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.730    RGMII_0_tx_ctl
    AA4                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.271ns  (logic 0.518ns (9.828%)  route 4.753ns (90.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           4.753     5.271    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.605ns  (logic 0.517ns (11.228%)  route 4.088ns (88.772%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X0Y8          IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           4.088     4.605    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV
    SLICE_X26Y61         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 0.508ns (12.628%)  route 3.515ns (87.372%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y7          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
    ILOGIC_X0Y7          IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           3.515     4.023    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X26Y61         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.886ns  (logic 0.518ns (13.330%)  route 3.368ns (86.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           3.368     3.886    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.845ns  (logic 0.517ns (13.445%)  route 3.328ns (86.555%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y7          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
    ILOGIC_X0Y7          IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           3.328     3.845    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X27Y61         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.838ns  (logic 0.508ns (13.237%)  route 3.330ns (86.763%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
    ILOGIC_X0Y5          IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           3.330     3.838    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X26Y61         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.834ns  (logic 0.517ns (13.484%)  route 3.317ns (86.516%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
    ILOGIC_X0Y6          IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           3.317     3.834    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X26Y58         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 0.518ns (13.819%)  route 3.230ns (86.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           3.230     3.748    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.741ns  (logic 0.518ns (13.845%)  route 3.223ns (86.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           3.223     3.741    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 0.508ns (13.747%)  route 3.187ns (86.253%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
    ILOGIC_X0Y6          IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           3.187     3.695    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X26Y61         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.164ns (17.345%)  route 0.782ns (82.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           0.782     0.946    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.164ns (17.126%)  route 0.794ns (82.874%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           0.794     0.958    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.141ns (14.539%)  route 0.829ns (85.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           0.829     0.970    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.180ns (17.666%)  route 0.839ns (82.334%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X0Y8          IDDR (Prop_iddr_C_Q1)        0.180     0.180 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.839     1.019    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X4Y33          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.164ns (15.425%)  route 0.899ns (84.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           0.899     1.063    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.249ns (22.180%)  route 0.874ns (77.820%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X0Y8          IDDR (Prop_iddr_C_Q2)        0.179     0.179 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.760     0.939    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.070     1.009 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.114     1.123    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    SLICE_X0Y32          FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.194ns  (logic 0.249ns (20.846%)  route 0.945ns (79.154%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X0Y8          IDDR (Prop_iddr_C_Q2)        0.179     0.179 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.760     0.939    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.070     1.009 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.186     1.194    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X4Y33          FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.164ns (13.649%)  route 1.038ns (86.351%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.038     1.202    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.219ns  (logic 0.164ns (13.449%)  route 1.055ns (86.551%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.055     1.219    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.301ns  (logic 0.180ns (13.832%)  route 1.121ns (86.168%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
    ILOGIC_X0Y4          IDDR (Prop_iddr_C_Q1)        0.180     0.180 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.121     1.301    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X20Y49         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 3.491ns (51.128%)  route 3.337ns (48.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.758     3.052    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           3.337     6.907    Res_0_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.973     9.880 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.880    Res_0
    W6                                                                r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.293ns (54.535%)  route 1.078ns (45.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.597     0.933    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           1.078     2.175    Res_0_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.129     3.304 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    Res_0
    W6                                                                r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.817ns  (logic 0.101ns (3.585%)  route 2.716ns (96.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.523     5.317    top_level_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.026ns (3.021%)  route 0.835ns (96.979%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.525     0.861    top_level_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     5.774    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.862 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.876    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.063    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.446ns  (logic 3.445ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.863    11.532    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.472    12.004 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.005    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         2.973    14.979 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.979    RGMII_0_txc
    W5                                                                r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 1.306ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.618     2.398    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y1          ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.177     2.575 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     2.576    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    W5                   OBUF (Prop_obuf_I_O)         1.129     3.706 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.706    RGMII_0_txc
    W5                                                                r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_level_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 3.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V4                                                0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.440     3.940 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.940    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y7          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.290 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.290    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y7          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.787ns  (logic 3.787ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V7                                                0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V7                   IBUF (Prop_ibuf_I_O)         1.437     3.937 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.937    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y4          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.287 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.287    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y4          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.786ns  (logic 3.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V5                                                0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    V5                   IBUF (Prop_ibuf_I_O)         1.435     3.935 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.935    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.286 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.286    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y8          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.782ns  (logic 3.782ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U6                                                0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    U6                   IBUF (Prop_ibuf_I_O)         1.432     3.932 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.932    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.282 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.282    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y6          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.782ns  (logic 3.782ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U5                                                0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     3.932 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.932    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y5          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.282 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.282    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y5          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U5                                                0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    U5                   IBUF (Prop_ibuf_I_O)         0.200    -2.600 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.600    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y5          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.317 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.317    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y5          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U6                                                0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    U6                   IBUF (Prop_ibuf_I_O)         0.200    -2.600 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.600    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.317 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.317    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y6          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V5                                                0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    V5                   IBUF (Prop_ibuf_I_O)         0.204    -2.596 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.596    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.314 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.314    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y8          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V7                                                0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.205    -2.595 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.595    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y4          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.312 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.312    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y4          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.490ns  (logic 1.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V4                                                0.000    -2.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    V4                   IBUF (Prop_ibuf_I_O)         0.208    -2.592 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.592    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y7          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.310 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.310    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y7          IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





