timescale 1ns/ 1ms

module pr2_top (clk, ar, d_in, sev_segs);
	input clk;
	input ar;
	