{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.88312",
   "Default View_TopLeft":"64,408",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -20 -y 680 -defaultsOSRD
preplace port port-id_sw_1 -pg 1 -lvl 0 -x -20 -y 700 -defaultsOSRD
preplace port port-id_sw_0 -pg 1 -lvl 0 -x -20 -y 720 -defaultsOSRD
preplace port port-id_encoder_1a -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port port-id_encoder_1b -pg 1 -lvl 0 -x -20 -y 660 -defaultsOSRD
preplace port port-id_encoder_2a -pg 1 -lvl 0 -x -20 -y 430 -defaultsOSRD
preplace port port-id_encoder_2b -pg 1 -lvl 0 -x -20 -y 450 -defaultsOSRD
preplace port port-id_SPI_rx_0 -pg 1 -lvl 0 -x -20 -y 780 -defaultsOSRD
preplace port port-id_SPI_tx_0 -pg 1 -lvl 4 -x 980 -y 570 -defaultsOSRD
preplace portBus motor2 -pg 1 -lvl 4 -x 980 -y 250 -defaultsOSRD
preplace portBus motor1 -pg 1 -lvl 4 -x 980 -y 90 -defaultsOSRD
preplace portBus motor_en -pg 1 -lvl 4 -x 980 -y 390 -defaultsOSRD
preplace inst FPGA_Encoder_handler_1 -pg 1 -lvl 1 -x 150 -y 680 -defaultsOSRD
preplace inst FPGA_Motor_handler_1 -pg 1 -lvl 3 -x 849 -y 90 -defaultsOSRD
preplace inst FPGA_Encoder_handler_2 -pg 1 -lvl 1 -x 150 -y 470 -defaultsOSRD
preplace inst FPGA_Motor_handler_2 -pg 1 -lvl 3 -x 849 -y 250 -defaultsOSRD
preplace inst n_to_m_splitter_0 -pg 1 -lvl 2 -x 540 -y 390 -defaultsOSRD
preplace inst combiner_0 -pg 1 -lvl 3 -x 849 -y 390 -defaultsOSRD
preplace inst FPGA_SPI_Handler_0 -pg 1 -lvl 2 -x 540 -y 568 -defaultsOSRD
preplace netloc FPGA_Motor_handler_0_o 1 3 1 NJ 250
preplace netloc FPGA_Motor_handler_1_o 1 3 1 NJ 90
preplace netloc FPGA_SPI_Handler_0_SPI_tx 1 2 2 NJ 548 960J
preplace netloc FPGA_SPI_Handler_0_motor_1 1 2 1 690 60n
preplace netloc FPGA_SPI_Handler_0_motor_2 1 2 1 739 220n
preplace netloc SPI_rx_0_1 1 0 2 30J 580 260J
preplace netloc a_0_1 1 0 1 NJ 640
preplace netloc a_1_1 1 0 1 NJ 430
preplace netloc b_0_1 1 0 1 NJ 660
preplace netloc b_1_1 1 0 1 NJ 450
preplace netloc clk_0_1 1 0 3 20 360 380 240 729
preplace netloc combiner_0_o 1 3 1 NJ 390
preplace netloc data_to_send_1 1 1 1 390 558n
preplace netloc en_0_1 1 0 3 10 350 390 310 719
preplace netloc n_to_m_splitter_0_o_h 1 2 1 N 380
preplace netloc n_to_m_splitter_0_o_l 1 2 1 N 400
preplace netloc rst_0_1 1 0 3 40 370 370 320 709
preplace netloc FPGA_Encoder_handler_2_position 1 1 1 270 460n
levelinfo -pg 1 -20 150 540 849 980
pagesize -pg 1 -db -bbox -sgen -150 -90 1990 1170
"
}
0
