FBKCLK; 1
FBKCLK_INT; 1
FIN; 1
REFCLK_DIV; 1
FBCLK_DIV; 1
CLKC0_ENABLE; 1
PREDIV_MUXC0; 0
DIVOUT_MUXC0; 0
CLKC0_DIV; 1
CLKC0_CPHASE; 1
CLKC0_FPHASE; 1
CLKC0_FPHASE_RSTSEL; 1
CLKC0_DUTY50; 1
CLKC0_DUTY_INT; 1
CLKC1_ENABLE; 1
PREDIV_MUXC1; 0
DIVOUT_MUXC1; 0
CLKC1_DIV; 1
CLKC1_CPHASE; 1
CLKC1_FPHASE; 1
CLKC1_FPHASE_RSTSEL; 1
CLKC1_DUTY50; 1
CLKC1_DUTY_INT; 1
CLKC2_ENABLE; 0
PREDIV_MUXC2; 0
DIVOUT_MUXC2; 0
CLKC2_DIV; 0
CLKC2_CPHASE; 0
CLKC2_FPHASE; 0
CLKC2_FPHASE_RSTSEL; 0
CLKC2_DUTY50; 0
CLKC2_DUTY_INT; 0
CLKC3_ENABLE; 0
PREDIV_MUXC3; 0
DIVOUT_MUXC3; 0
CLKC3_DIV; 0
CLKC3_CPHASE; 0
CLKC3_FPHASE; 0
CLKC3_FPHASE_RSTSEL; 0
CLKC3_DUTY50; 0
CLKC3_DUTY_INT; 0
CLKC4_ENABLE; 0
PREDIV_MUXC4; 0
DIVOUT_MUXC4; 0
CLKC4_DIV; 0
CLKC4_CPHASE; 0
CLKC4_FPHASE; 0
CLKC4_FPHASE_RSTSEL; 0
CLKC4_DUTY50; 0
CLKC4_DUTY_INT; 0
CLKC5_ENABLE; 0
PREDIV_MUXC5; 0
DIVOUT_MUXC5; 0
CLKC5_DIV; 0
CLKC5_CPHASE; 0
CLKC5_FPHASE; 0
CLKC5_FPHASE_RSTSEL; 0
CLKC5_DUTY50; 0
CLKC5_DUTY_INT; 0
CLKC6_ENABLE; 0
PREDIV_MUXC6; 0
DIVOUT_MUXC6; 0
CLKC6_DIV; 0
CLKC6_CPHASE; 0
CLKC6_FPHASE; 0
CLKC6_FPHASE_RSTSEL; 0
CLKC6_DUTY50; 0
CLKC6_DUTY_INT; 0
WORK_MODE; 0
PD_DIG; 0
PLL_USR_RST; 1
PLL_FEED_TYPE; 1
PLL_FASTLOOP; 1
LPF_RES; 1
LPF_CAP; 1
ICP_CUR; 1
FRAC_ENABLE; 0
SDM_FRAC; 0
PHASE_PATH_SEL; 1
DYN_PHASE_PATH_SEL; 1
DYN_FPHASE_EN; 1
SSC_ENABLE; 0
SSC_RST; 0
SSC_MODE; 0
SSC_FREQ_DIV; 0
SSC_RNGE; 0
REFCLK_DET_BYP; 0
CLKC0_FRAC_EN; 0
CLKC0_FRAC; 0
PI_OUT_SEL; 1
PI_FRAC_EN; 1
CLKC0_PI_SHIFT_EN; 1
FEEDBK_MODE; 1
DYN_CPHASE_EN; 1