
723_Project.elf:     file format elf32-littlenios2
723_Project.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a6b8 memsz 0x0001a6b8 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002654 memsz 0x0007fa30 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a484  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000007a4  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb0  080007a4  080007a4  0001c7a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d481  08002654  08002654  0001e654  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a6d8  0001a6d8  0001e654  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e654  2**0
                  CONTENTS
  8 .sdram        00000000  0807fa30  0807fa30  0001e654  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e654  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000010d8  00000000  00000000  0001e678  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002d24d  00000000  00000000  0001f750  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b0a4  00000000  00000000  0004c99d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ec47  00000000  00000000  00057a41  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000041d8  00000000  00000000  00066688  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005fae  00000000  00000000  0006a860  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017868  00000000  00000000  0007080e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00088078  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001880  00000000  00000000  000880c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008f575  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0008f578  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008f57d  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008f57e  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008f57f  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008f583  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008f587  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0008f58b  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0008f594  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0008f59d  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0008f5a6  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000015  00000000  00000000  0008f5ab  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  0008f5c0  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080007a4 l    d  .rwdata	00000000 .rwdata
08002654 l    d  .bss	00000000 .bss
0001a6d8 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fa30 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../723_Project_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002728 l     O .bss	00000028 pxReadyCoRoutineLists
08002750 l     O .bss	00000014 xDelayedCoRoutineList1
08002764 l     O .bss	00000014 xDelayedCoRoutineList2
08002654 l     O .bss	00000004 pxDelayedCoRoutineList
08002658 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002778 l     O .bss	00000014 xPendingReadyCoRoutineList
08002660 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002664 l     O .bss	00000004 xCoRoutineTickCount
08002668 l     O .bss	00000004 xLastTickCount
0800266c l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
0800278c l     O .bss	0007d000 xHeap
080025e4 l     O .rwdata	00000002 heapSTRUCT_SIZE
080025e8 l     O .rwdata	00000004 xTotalHeapSize
08002670 l     O .bss	00000008 xStart
08002678 l     O .bss	00000004 pxEnd
080025ec l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f78c l     O .bss	000000f0 pxReadyTasksLists
0807f87c l     O .bss	00000014 xDelayedTaskList1
0807f890 l     O .bss	00000014 xDelayedTaskList2
08002680 l     O .bss	00000004 pxDelayedTaskList
08002684 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f8a4 l     O .bss	00000014 xPendingReadyList
0807f8b8 l     O .bss	00000014 xTasksWaitingTermination
08002688 l     O .bss	00000004 uxTasksDeleted
0800268c l     O .bss	00000004 uxCurrentNumberOfTasks
08002690 l     O .bss	00000004 xTickCount
08002694 l     O .bss	00000004 uxTopReadyPriority
08002698 l     O .bss	00000004 xSchedulerRunning
0800269c l     O .bss	00000004 uxPendedTicks
080026a0 l     O .bss	00000004 xYieldPending
080026a4 l     O .bss	00000004 xNumOfOverflows
080026a8 l     O .bss	00000004 uxTaskNumber
080025f0 l     O .rwdata	00000004 xNextTaskUnblockTime
080026ac l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f8cc l     O .bss	00000014 xActiveTimerList1
0807f8e0 l     O .bss	00000014 xActiveTimerList2
080026b0 l     O .bss	00000004 pxCurrentTimerList
080026b4 l     O .bss	00000004 pxOverflowTimerList
080026b8 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080026bc l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 freertos_test.c
080025f4 l     O .rwdata	00000008 rocThres
080025fc l     O .rwdata	00000008 freqThres
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
080002b6 l     O .rodata	00000010 zeroes.4404
0000ad10 l     F .text	000000bc __sbprintf
080002c6 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000af20 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000ca50 l     F .text	00000008 __fp_unlock
0000ca64 l     F .text	0000019c __sinit.part.1
0000cc00 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080007a4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000be8 l     O .rwdata	00000020 lc_ctype_charset
08000bc8 l     O .rwdata	00000020 lc_message_charset
08000c08 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002f8 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000fd8c l     F .text	000000fc __sprint_r.part.0
0800042c l     O .rodata	00000010 blanks.4348
0800041c l     O .rodata	00000010 zeroes.4349
00011318 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
000129dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00012ae8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00012b14 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00012c00 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00012ce0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00012eb4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002638 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013100 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00013234 l     F .text	00000034 alt_dev_reg
080011f0 l     O .rwdata	000000dc flash_controller
080012cc l     O .rwdata	00001060 jtag_uart
0800232c l     O .rwdata	00000120 character_lcd
0800244c l     O .rwdata	000000c4 uart
08002510 l     O .rwdata	00000038 ps2
08002548 l     O .rwdata	00000048 video_character_buffer_with_dma
08002590 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
000135f4 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00014444 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000154ec l     F .text	00000210 altera_avalon_jtag_uart_irq
000156fc l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0800263c l     O .rwdata	00000004 colstart
00015d34 l     F .text	000000b8 lcd_write_command
00015dec l     F .text	000000d8 lcd_write_data
00015ec4 l     F .text	000000d0 lcd_clear_screen
00015f94 l     F .text	000001f0 lcd_repaint_screen
00016184 l     F .text	000000cc lcd_scroll_up
00016250 l     F .text	000002ac lcd_handle_escape
000169d0 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00016c0c l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00016eb0 l     F .text	000000a0 altera_avalon_uart_irq
00016f50 l     F .text	000000e4 altera_avalon_uart_rxirq
00017034 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000171d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
000173e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00018fb8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000192a4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000193e4 l     F .text	0000003c alt_get_errno
00019420 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019bc4 l     F .text	000000cc alt_write_word_amd
00019aa8 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00019e9c l     F .text	0000017c alt_unlock_block_intel
0001a018 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000623 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000f3d0 g     F .text	00000074 _mprec_log10
0000f4bc g     F .text	0000008c __any_on
000118b4 g     F .text	00000054 _isatty_r
08000304 g     O .rodata	00000028 __mprec_tinytens
00012df0 g     F .text	0000007c alt_main
00018834 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00008990 g     F .text	000000c0 _puts_r
00013f08 g     F .text	00000040 alt_read_query_entry_32bit
0001781c g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f930 g     O .bss	00000100 alt_irq
00011908 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000136b8 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
000127b8 g     F .text	00000088 .hidden __eqdf2
080026c4 g     O .bss	00000004 Q_resp
080026c8 g     O .bss	00000004 xHandle
0807fa30 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00008954 g     F .text	0000003c printf
00011b20 g     F .text	0000009c _wcrtomb_r
080026cc g     O .bss	00000004 Q_threshold
0000fc4c g     F .text	0000005c __sseek
0000cda0 g     F .text	00000010 __sinit
000119c8 g     F .text	00000140 __swbuf_r
00017e08 g     F .text	000000fc alt_up_char_buffer_string
00017634 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
080026d0 g     O .bss	00000004 lcd
0000d868 g     F .text	0000007c _setlocale_r
0000cc08 g     F .text	00000068 __sfmoreglue
00012e90 g     F .text	00000024 __malloc_unlock
000179bc g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00017d3c g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000e3f0 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000cd88 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
00005de8 g     F .text	00000010 vLoadManagerTask
0000e54c g     F .text	000000a8 _Balloc
00017f9c g     F .text	00000194 alt_up_pixel_buffer_dma_draw
000071d4 g     F .text	000000dc .hidden __gtdf2
000140a0 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00017f60 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
0800267c g     O .bss	00000004 pxCurrentTCB
00011858 g     F .text	0000005c _fstat_r
00013bac g     F .text	000002e0 alt_flash_program_block
0800270c g     O .bss	00000004 errno
0000fbc8 g     F .text	00000008 __seofread
08002718 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a5e4 g       *ABS*	00000000 _gp
000197dc g     F .text	00000030 usleep
00018130 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
080026d4 g     O .bss	00000004 roc_sem
00000ab4 g     F .text	0000019c xEventGroupWaitBits
080026c0 g     O .bss	00000004 sw_result
08001070 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
00019158 g     F .text	00000090 alt_find_dev
000086b4 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00005db0 g     F .text	00000038 vSwitchCon
00017f04 g     F .text	0000005c alt_up_char_buffer_clear
0000ca58 g     F .text	0000000c _cleanup_r
00008344 g     F .text	000000dc .hidden __floatsidf
00019368 g     F .text	0000007c alt_io_redirect
00012840 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a6d8 g       *ABS*	00000000 __DTOR_END__
00008a50 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000faac g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000f32c g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000112fc g     F .text	0000001c __vfiprintf_internal
000181ec g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
000158f4 g     F .text	0000021c altera_avalon_jtag_uart_read
00008924 g     F .text	00000030 _printf_r
0000857c g     F .text	00000064 .hidden __udivsi3
00012c3c g     F .text	000000a4 isatty
08000354 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00018624 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000d8e4 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002708 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
0800260c g     O .rwdata	00000004 __mb_cur_max
0000d914 g     F .text	0000000c _localeconv_r
0000e958 g     F .text	0000003c __i2b
0000d224 g     F .text	000004bc __sfvwrite_r
00005da0 g     F .text	00000010 vNetworkStatusTask
0000fb20 g     F .text	00000054 _sbrk_r
00019c90 g     F .text	00000080 alt_program_intel
00018b48 g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011968 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00018f40 g     F .text	00000078 alt_dcache_flush
0800262c g     O .rwdata	00000004 alt_max_fd
00013e8c g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
0001154c g     F .text	000000f0 _fclose_r
00017668 g     F .text	00000030 read_num_bytes_available
00005ba0 g     F .text	00000048 push_button_irq
00019d10 g     F .text	0000018c alt_erase_block_intel
0000ca20 g     F .text	00000030 fflush
08002704 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
000175d0 g     F .text	00000034 read_RI_bit
00006040 g     F .text	000008ac .hidden __adddf3
0000f0d4 g     F .text	0000010c __b2d
00018220 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00012280 g     F .text	00000538 .hidden __umoddi3
00012d1c g     F .text	000000d4 lseek
08002604 g     O .rwdata	00000004 _global_impure_ptr
080026d8 g     O .bss	00000004 Q_load
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000f548 g     F .text	00000564 _realloc_r
0807fa30 g       *ABS*	00000000 __bss_end
00018348 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
000196d4 g     F .text	00000108 alt_tick
00011d08 g     F .text	00000578 .hidden __udivdi3
000117b4 g     F .text	00000024 _fputwc_r
0800032c g     O .rodata	00000028 __mprec_bigtens
0000e73c g     F .text	00000104 __s2b
00012934 g     F .text	000000a8 .hidden __floatunsidf
0000ee14 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00016e0c g     F .text	000000a4 altera_avalon_uart_init
000176cc g     F .text	0000002c read_data_byte
0000cdc0 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019638 g     F .text	0000009c alt_alarm_stop
00017604 g     F .text	00000030 read_RE_bit
08002710 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001048 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
000143a8 g     F .text	0000009c alt_set_flash_algorithm_func
0001787c g     F .text	00000074 alt_up_ps2_write_data_byte
0000e840 g     F .text	00000068 __hi0bits
00018a80 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
000082c4 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00013f48 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002624 g     O .rwdata	00000008 alt_dev_list
0001313c g     F .text	000000f8 write
00018bcc g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00012b50 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
080026dc g     O .bss	00000004 state_sem
00012840 g     F .text	000000f4 .hidden __ledf2
000151fc g     F .text	000000d8 alt_check_primary_table
0000eb8c g     F .text	00000140 __pow5mult
0000fea0 g     F .text	0000145c ___vfiprintf_internal_r
080026fc g     O .bss	00000004 __nlocale_changed
000085e0 g     F .text	00000058 .hidden __umodsi3
000139ec g     F .text	00000064 alt_flash_cfi_read
00014140 g     F .text	00000038 alt_write_native_8bit
0807fa30 g       *ABS*	00000000 end
00017bac g     F .text	00000098 alt_up_ps2_write_fd
00013f8c g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
000164fc g     F .text	000004d4 altera_avalon_lcd_16207_write
080026e0 g     O .bss	00000004 Q_freq_data
00002d3c g     F .text	000000d0 vTaskDelete
00017c80 g     F .text	00000080 alt_up_char_buffer_init
00017424 g     F .text	000001ac altera_avalon_uart_write
000144c4 g     F .text	000005c8 alt_read_cfi_table
00015438 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a6d8 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00016c88 g     F .text	00000074 alt_avalon_timer_sc_init
00016d5c g     F .text	00000060 altera_avalon_uart_write_fd
00008420 g     F .text	00000064 .hidden __clzsi2
00016dbc g     F .text	00000050 altera_avalon_uart_close_fd
00015b10 g     F .text	00000224 altera_avalon_jtag_uart_write
00013628 g     F .text	00000090 alt_flash_cfi_init
0000cdb0 g     F .text	00000004 __sfp_lock_acquire
0000e30c g     F .text	000000e4 memchr
00008afc g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000cf14 g     F .text	00000310 _free_r
0000d8f0 g     F .text	00000010 __locale_mb_cur_max
0800265c g     O .bss	00000004 pxCurrentCoRoutine
0001a524 g     F .text	00000180 __call_exitprocs
080026f8 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002610 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002720 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000eccc g     F .text	00000148 __lshift
08002724 g     O .bss	00000004 _alt_nticks
00012ef0 g     F .text	000000fc read
000132a0 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0001a40c g     F .text	00000118 __register_exitproc
00017ac8 g     F .text	00000058 alt_up_ps2_clear_fifo
00013ec8 g     F .text	00000040 alt_read_query_entry_16bit
0000e994 g     F .text	000001f8 __multiply
0001579c g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f8f4 g     O .bss	00000028 __malloc_current_mallinfo
000141e4 g     F .text	000001c4 alt_set_flash_width_func
0000f1e0 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
000152d4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a31c g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a0ec g     F .text	00000128 alt_busy_sleep
00011434 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019898 g     F .text	00000210 alt_erase_block_amd
00008638 g     F .text	0000007c memcmp
00015394 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fa30 g       *ABS*	00000000 __alt_stack_base
000153e4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
080026e4 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000adcc g     F .text	00000154 __swsetup_r
00014a8c g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
000068ec g     F .text	000008e8 .hidden __divdf3
0000cc70 g     F .text	00000118 __sfp
0000f444 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
00005be8 g     F .text	0000008c vfreq_relay
08000c40 g     O .rwdata	00000408 __malloc_av_
0000cdbc g     F .text	00000004 __sinit_lock_release
000072b0 g     F .text	00000718 .hidden __muldf3
0000fb74 g     F .text	00000054 __sread
0001a214 g     F .text	00000108 alt_find_file
00018ff4 g     F .text	000000a4 alt_dev_llist_insert
00012e6c g     F .text	00000024 __malloc_lock
00013050 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000c9c4 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00011488 g     F .text	000000c4 _calloc_r
08002640 g     O .rwdata	00000008 alt_flash_dev_list
00014054 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002654 g       *ABS*	00000000 __bss_start
000087fc g     F .text	00000128 memset
00005df8 g     F .text	000000d0 main
0800271c g     O .bss	00000004 alt_envp
08002700 g     O .bss	00000004 __malloc_max_total_mem
0001818c g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00017d00 g     F .text	0000003c alt_up_char_buffer_open_dev
00015334 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00005c74 g     F .text	0000012c vFrequencyAnalyser
00011b08 g     F .text	00000018 __swbuf
00005f88 g     F .text	000000b8 initCreateTasks
00001524 g     F .text	000000d8 vListInsert
00016a7c g     F .text	00000130 altera_avalon_lcd_16207_init
0000fca8 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0001163c g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00017a58 g     F .text	00000070 alt_up_ps2_read_data_byte
0000b120 g     F .text	00001688 _dtoa_r
0000db00 g     F .text	0000080c _malloc_r
00011c7c g     F .text	00000030 __ascii_wctomb
080026e8 g     O .bss	00000004 Q_timing
000049fc g     F .text	00000030 pcTimerGetTimerName
08002630 g     O .rwdata	00000004 alt_errno
000140f0 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000d6e0 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00013a50 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00017c44 g     F .text	0000003c alt_up_ps2_open_dev
00014178 g     F .text	00000038 alt_write_native_16bit
00008484 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000cdf0 g     F .text	00000124 _malloc_trim_r
000177c0 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a6d8 g       *ABS*	00000000 __CTOR_END__
0000fcb0 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a6d8 g       *ABS*	00000000 __DTOR_LIST__
000127b8 g     F .text	00000088 .hidden __nedf2
0807f91c g     O .bss	00000014 sem_owner_task_name
00013268 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00012fec g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00017698 g     F .text	00000034 read_data_valid
0800016e g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080026f4 g     O .bss	00000004 _PathLocale
080026ec g     O .bss	00000004 shared_lcd_sem
00017958 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a3c0 g     F .text	00000014 atexit
000113d4 g     F .text	00000060 _write_r
0000d920 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002608 g     O .rwdata	00000004 _impure_ptr
08002714 g     O .bss	00000004 alt_argc
0000c7a8 g     F .text	0000021c __sflush_r
000190f8 g     F .text	00000060 _do_dtors
0000d90c g     F .text	00000008 __locale_cjk_lang
0000f070 g     F .text	00000064 __ulp
0000cdd8 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00016bac g     F .text	00000060 altera_avalon_lcd_16207_write_fd
0800261c g     O .rwdata	00000008 alt_fs_list
00014004 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005104 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000d938 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002654 g       *ABS*	00000000 _edata
00016cfc g     F .text	00000060 altera_avalon_uart_read_fd
0807fa30 g       *ABS*	00000000 _end
000191e8 g     F .text	00000068 alt_flash_open_dev
00011650 g     F .text	00000164 __fputwc
00015804 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
080026f0 g     O .bss	00000004 Q_shed
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000fbd0 g     F .text	0000007c __swrite
08002614 g     O .rwdata	00000004 __malloc_trim_threshold
0001980c g     F .text	00000024 altera_nios2_qsys_irq_init
0000d900 g     F .text	0000000c __locale_msgcharset
0001a3d4 g     F .text	00000038 exit
0000d7a4 g     F .text	000000c4 _fwalk_reent
000176f8 g     F .text	000000c8 alt_up_ps2_init
0000ee74 g     F .text	000001fc __mdiff
00019250 g     F .text	00000054 alt_flash_close_dev
00008508 g     F .text	00000074 .hidden __modsi3
08002650 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000cdb4 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000522 g     O .rodata	00000101 _ctype_
0001717c g     F .text	00000054 altera_avalon_uart_close
0001a6a4 g     F .text	00000034 _exit
00018e14 g     F .text	0000012c alt_alarm_start
0000d944 g     F .text	000001bc __smakebuf_r
000141b0 g     F .text	00000034 alt_write_native_32bit
000178f0 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00008a64 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
000194e4 g     F .text	00000154 open
00005b4c g     F .text	00000054 ps2_isr
000071d4 g     F .text	000000dc .hidden __gedf2
00013960 g     F .text	0000008c alt_flash_cfi_get_info
08002618 g     O .rwdata	00000004 __wctomb
0000fe88 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002634 g     O .rwdata	00000004 alt_priority_mask
0000acf4 g     F .text	0000001c __vfprintf_internal
0001720c g     F .text	000001dc altera_avalon_uart_read
00011cac g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00017b20 g     F .text	0000008c alt_up_ps2_read_fd
000079c8 g     F .text	000008fc .hidden __subdf3
00005ec8 g     F .text	000000c0 initOSDataStructs
0000e8a8 g     F .text	000000b0 __lo0bits
08002648 g     O .rwdata	00000008 alt_alarm_list
00019098 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00011bbc g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00012a18 g     F .text	000000d0 close
00019830 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
000117d8 g     F .text	00000080 fputwc
0000cdb8 g     F .text	00000004 __sinit_lock_acquire
0000e61c g     F .text	00000120 __multadd
0000e5f4 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6099f04 	addi	et,et,9852
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6099f04 	addi	et,et,9852
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be4c04 	addi	r2,r2,-1744
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be4c04 	addi	r2,r2,-1744
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a97914 	ori	gp,gp,42468
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10899514 	ori	r2,r2,9812

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe8c14 	ori	r3,r3,64048

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0012df00 	call	12df0 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01e17 	ldw	r2,-32648(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01e15 	stw	r2,-32648(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01f17 	ldw	r3,-32644(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01f15 	stw	r2,-32644(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089ca04 	addi	r2,r2,10024
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02017 	ldw	r3,-32640(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01e17 	ldw	r2,-32648(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01e17 	ldw	r2,-32648(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02017 	ldw	r2,-32640(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01d17 	ldw	r3,-32652(gp)
     434:	d0a01e17 	ldw	r2,-32648(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01c17 	ldw	r3,-32656(gp)
     450:	d0a01e17 	ldw	r2,-32648(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01e17 	ldw	r2,-32648(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089de04 	addi	r2,r2,10104
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01f17 	ldw	r3,-32644(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01f15 	stw	r2,-32644(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089ca04 	addi	r2,r2,10024
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089de04 	addi	r2,r2,10104
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02117 	ldw	r2,-32636(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02215 	stw	r2,-32632(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02017 	ldw	r2,-32640(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02015 	stw	r2,-32640(gp)
		xPassedTicks--;
     5ac:	d0a02217 	ldw	r2,-32632(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02215 	stw	r2,-32632(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02017 	ldw	r2,-32640(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01d17 	ldw	r2,-32652(gp)
     5cc:	d0a01c15 	stw	r2,-32656(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01d15 	stw	r2,-32652(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01c17 	ldw	r2,-32656(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02017 	ldw	r3,-32640(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01f17 	ldw	r3,-32644(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01f15 	stw	r2,-32644(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089ca04 	addi	r2,r2,10024
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01c17 	ldw	r2,-32656(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02217 	ldw	r2,-32632(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02017 	ldw	r2,-32640(gp)
     6b4:	d0a02115 	stw	r2,-32636(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01f17 	ldw	r2,-32644(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01f17 	ldw	r2,-32644(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01f15 	stw	r2,-32644(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01f17 	ldw	r3,-32644(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089ca04 	addi	r2,r2,10024
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01f17 	ldw	r2,-32644(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089ca04 	addi	r2,r2,10024
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01e15 	stw	r2,-32648(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01e17 	ldw	r2,-32648(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201e17 	ldw	r4,-32648(gp)
     78c:	d0e01e17 	ldw	r3,-32648(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089ca04 	addi	r2,r2,10024
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109d404 	addi	r4,r4,10064
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109d904 	addi	r4,r4,10084
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109de04 	addi	r4,r4,10104
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089d404 	addi	r2,r2,10064
     834:	d0a01c15 	stw	r2,-32656(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089d904 	addi	r2,r2,10084
     840:	d0a01d15 	stw	r2,-32652(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109de04 	addi	r4,r4,10104
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01e17 	ldw	r2,-32648(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02517 	ldw	r2,-32620(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02304 	addi	r2,gp,-32628
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02317 	ldw	r2,-32628(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02517 	ldw	r2,-32620(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089e304 	addi	r2,r2,10124
    1224:	d0a02315 	stw	r2,-32628(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202415 	stw	zero,-32624(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089e304 	addi	r2,r2,10124
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02515 	stw	r2,-32620(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02517 	ldw	r2,-32620(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02517 	ldw	r2,-32620(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089e304 	addi	r2,r2,10124
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02517 	ldw	r3,-32620(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02304 	addi	r2,gp,-32628
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02517 	ldw	r2,-32620(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02517 	ldw	r3,-32620(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00089540 	call	8954 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be4c04 	addi	r2,r2,-1744
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be4c04 	addi	r2,r2,-1744
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04b17 	ldw	r2,-32468(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04b17 	ldw	r2,-32468(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04b17 	ldw	r2,-32468(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04b17 	ldw	r2,-32468(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00086b40 	call	86b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00086b40 	call	86b4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00086b40 	call	86b4 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02a17 	ldw	r2,-32600(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02a15 	stw	r2,-32600(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02617 	ldw	r2,-32616(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02615 	stw	r2,-32616(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02a17 	ldw	r2,-32600(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02d17 	ldw	r2,-32588(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02617 	ldw	r2,-32616(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02615 	stw	r2,-32616(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03117 	ldw	r2,-32572(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03115 	stw	r2,-32572(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02c17 	ldw	r3,-32592(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02c15 	stw	r2,-32592(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bde304 	addi	r2,r2,-2164
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02d17 	ldw	r2,-32588(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02617 	ldw	r2,-32616(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02617 	ldw	r2,-32616(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e2e04 	addi	r4,r4,-1864
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02917 	ldw	r2,-32604(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02915 	stw	r2,-32604(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03117 	ldw	r2,-32572(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03115 	stw	r2,-32572(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02d17 	ldw	r2,-32588(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02617 	ldw	r2,-32616(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02b17 	ldw	r3,-32596(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02617 	ldw	r2,-32616(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02d15 	stw	r2,-32588(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202b15 	stw	zero,-32596(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202d15 	stw	zero,-32588(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03217 	ldw	r2,-32568(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03215 	stw	r2,-32568(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03217 	ldw	r2,-32568(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03215 	stw	r2,-32568(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03217 	ldw	r2,-32568(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02a17 	ldw	r2,-32600(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be2904 	addi	r2,r2,-1884
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02c17 	ldw	r3,-32592(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02c15 	stw	r2,-32592(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bde304 	addi	r2,r2,-2164
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02617 	ldw	r2,-32616(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02f15 	stw	r2,-32580(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be2904 	addi	r2,r2,-1884
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02e17 	ldw	r2,-32584(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02f15 	stw	r2,-32580(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02e17 	ldw	r2,-32584(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02e15 	stw	r2,-32584(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02f17 	ldw	r2,-32580(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02b17 	ldw	r2,-32596(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02b17 	ldw	r2,-32596(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02a17 	ldw	r2,-32600(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03217 	ldw	r2,-32568(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02b17 	ldw	r2,-32596(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02b15 	stw	r2,-32596(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02b17 	ldw	r2,-32596(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02717 	ldw	r2,-32612(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02817 	ldw	r2,-32608(gp)
    3194:	d0a02715 	stw	r2,-32612(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02815 	stw	r2,-32608(gp)
    31a0:	d0a03017 	ldw	r2,-32576(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03015 	stw	r2,-32576(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02717 	ldw	r2,-32612(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02717 	ldw	r2,-32612(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02c17 	ldw	r3,-32592(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02c15 	stw	r2,-32592(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bde304 	addi	r2,r2,-2164
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02617 	ldw	r2,-32616(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02617 	ldw	r2,-32616(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bde304 	addi	r2,r2,-2164
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02e17 	ldw	r2,-32584(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02e15 	stw	r2,-32584(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02f17 	ldw	r2,-32580(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03217 	ldw	r2,-32568(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02f15 	stw	r2,-32580(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202f15 	stw	zero,-32580(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02617 	ldw	r2,-32616(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02617 	ldw	r3,-32616(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02617 	ldw	r3,-32616(gp)
    3354:	d0a02617 	ldw	r2,-32616(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02617 	ldw	r2,-32616(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00086380 	call	8638 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02617 	ldw	r3,-32616(gp)
    338c:	d0a02617 	ldw	r2,-32616(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02c17 	ldw	r2,-32592(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02c15 	stw	r2,-32592(gp)
    33b0:	d0e02c17 	ldw	r3,-32592(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bde304 	addi	r2,r2,-2164
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02c17 	ldw	r2,-32592(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bde304 	addi	r2,r2,-2164
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02615 	stw	r2,-32616(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02617 	ldw	r2,-32616(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02b17 	ldw	r3,-32596(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02617 	ldw	r2,-32616(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02617 	ldw	r2,-32616(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02617 	ldw	r2,-32616(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02b17 	ldw	r3,-32596(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02617 	ldw	r2,-32616(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02b17 	ldw	r3,-32596(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03217 	ldw	r2,-32568(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02c17 	ldw	r3,-32592(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02c15 	stw	r2,-32592(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bde304 	addi	r2,r2,-2164
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e2904 	addi	r4,r4,-1884
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02617 	ldw	r3,-32616(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02f15 	stw	r2,-32580(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02c17 	ldw	r3,-32592(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02c15 	stw	r2,-32592(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bde304 	addi	r2,r2,-2164
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02617 	ldw	r3,-32616(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02f15 	stw	r2,-32580(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03017 	ldw	r3,-32576(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02b17 	ldw	r3,-32596(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02b17 	ldw	r2,-32596(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03017 	ldw	r2,-32576(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02f15 	stw	r2,-32580(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bde304 	addi	r2,r2,-2164
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e1f04 	addi	r4,r4,-1924
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e2404 	addi	r4,r4,-1904
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e2904 	addi	r4,r4,-1884
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e2e04 	addi	r4,r4,-1864
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be1f04 	addi	r2,r2,-1924
    3a80:	d0a02715 	stw	r2,-32612(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be2404 	addi	r2,r2,-1904
    3a8c:	d0a02815 	stw	r2,-32608(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be2e04 	addi	r2,r2,-1864
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be2e04 	addi	r2,r2,-1864
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02a17 	ldw	r2,-32600(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02a15 	stw	r2,-32600(gp)
					--uxTasksDeleted;
    3b18:	d0a02917 	ldw	r2,-32604(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02915 	stw	r2,-32604(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02917 	ldw	r2,-32604(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02617 	ldw	r2,-32616(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02b17 	ldw	r2,-32596(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02817 	ldw	r3,-32608(gp)
    3b80:	d0a02617 	ldw	r2,-32616(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02717 	ldw	r3,-32612(gp)
    3b9c:	d0a02617 	ldw	r2,-32616(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00087fc0 	call	87fc <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02617 	ldw	r2,-32616(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02717 	ldw	r2,-32612(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02717 	ldw	r2,-32612(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02617 	ldw	r2,-32616(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02d17 	ldw	r2,-32588(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03217 	ldw	r2,-32568(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02617 	ldw	r2,-32616(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02617 	ldw	r2,-32616(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bde304 	addi	r2,r2,-2164
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02617 	ldw	r2,-32616(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02c17 	ldw	r3,-32592(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02c15 	stw	r2,-32592(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bde304 	addi	r2,r2,-2164
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02617 	ldw	r2,-32616(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02c17 	ldw	r3,-32592(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02c15 	stw	r2,-32592(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bde304 	addi	r2,r2,-2164
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02d17 	ldw	r2,-32588(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02617 	ldw	r2,-32616(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02617 	ldw	r2,-32616(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02d17 	ldw	r2,-32588(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02617 	ldw	r2,-32616(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02617 	ldw	r2,-32616(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02617 	ldw	r2,-32616(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02617 	ldw	r2,-32616(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02617 	ldw	r2,-32616(gp)
    4178:	d0e02617 	ldw	r3,-32616(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02617 	ldw	r2,-32616(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02617 	ldw	r2,-32616(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02617 	ldw	r2,-32616(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02617 	ldw	r2,-32616(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02617 	ldw	r2,-32616(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02617 	ldw	r2,-32616(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02b17 	ldw	r3,-32596(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02617 	ldw	r2,-32616(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02617 	ldw	r2,-32616(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02617 	ldw	r2,-32616(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02617 	ldw	r2,-32616(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02617 	ldw	r2,-32616(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02617 	ldw	r2,-32616(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02617 	ldw	r2,-32616(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02617 	ldw	r2,-32616(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02b17 	ldw	r3,-32596(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02617 	ldw	r2,-32616(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02617 	ldw	r2,-32616(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02617 	ldw	r2,-32616(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02617 	ldw	r2,-32616(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02c17 	ldw	r3,-32592(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02c15 	stw	r2,-32592(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bde304 	addi	r2,r2,-2164
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02617 	ldw	r3,-32616(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03217 	ldw	r2,-32568(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02c17 	ldw	r3,-32592(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02c15 	stw	r2,-32592(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bde304 	addi	r2,r2,-2164
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e2904 	addi	r4,r4,-1884
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02617 	ldw	r3,-32616(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03217 	ldw	r2,-32568(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02c17 	ldw	r3,-32592(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02c15 	stw	r2,-32592(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bde304 	addi	r2,r2,-2164
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e2904 	addi	r4,r4,-1884
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02617 	ldw	r3,-32616(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03517 	ldw	r2,-32556(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03517 	ldw	r2,-32556(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03517 	ldw	r2,-32556(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03517 	ldw	r2,-32556(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03517 	ldw	r2,-32556(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03317 	ldw	r2,-32564(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203517 	ldw	r4,-32556(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03317 	ldw	r2,-32564(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03317 	ldw	r2,-32564(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03617 	ldw	r2,-32552(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03615 	stw	r2,-32552(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03417 	ldw	r3,-32560(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03317 	ldw	r3,-32564(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03517 	ldw	r2,-32556(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03317 	ldw	r2,-32564(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03317 	ldw	r2,-32564(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03317 	ldw	r3,-32564(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03317 	ldw	r2,-32564(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03317 	ldw	r2,-32564(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03417 	ldw	r2,-32560(gp)
    4fe4:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03415 	stw	r2,-32560(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03517 	ldw	r2,-32556(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e3304 	addi	r4,r4,-1844
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e3804 	addi	r4,r4,-1824
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be3304 	addi	r2,r2,-1844
    5044:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be3804 	addi	r2,r2,-1824
    5050:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03515 	stw	r2,-32556(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <PRVGADraw_Task>:

#define ESC 27
#define CLEAR_LCD_STRING "[2J"

/* VGA Display */
void PRVGADraw_Task(void *pvParameters ){
    5104:	defe5c04 	addi	sp,sp,-1680
    5108:	dfc1a315 	stw	ra,1676(sp)
    510c:	df01a215 	stw	fp,1672(sp)
    5110:	dc41a115 	stw	r17,1668(sp)
    5114:	dc01a015 	stw	r16,1664(sp)
    5118:	df01a204 	addi	fp,sp,1672
    511c:	e13ffd15 	stw	r4,-12(fp)
	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    5120:	01020034 	movhi	r4,2048
    5124:	21001604 	addi	r4,r4,88
    5128:	0017f600 	call	17f60 <alt_up_pixel_buffer_dma_open_dev>
    512c:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    5130:	e0be6317 	ldw	r2,-1652(fp)
    5134:	1000031e 	bne	r2,zero,5144 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    5138:	01020034 	movhi	r4,2048
    513c:	21001d04 	addi	r4,r4,116
    5140:	0008a500 	call	8a50 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5144:	000b883a 	mov	r5,zero
    5148:	e13e6317 	ldw	r4,-1652(fp)
    514c:	00182200 	call	18220 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    5150:	01020034 	movhi	r4,2048
    5154:	21002504 	addi	r4,r4,148
    5158:	0017d000 	call	17d00 <alt_up_char_buffer_open_dev>
    515c:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    5160:	e0be6417 	ldw	r2,-1648(fp)
    5164:	1000031e 	bne	r2,zero,5174 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5168:	01020034 	movhi	r4,2048
    516c:	21002f04 	addi	r4,r4,188
    5170:	0008a500 	call	8a50 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5174:	e13e6417 	ldw	r4,-1648(fp)
    5178:	0017f040 	call	17f04 <alt_up_char_buffer_clear>

	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    517c:	d8000115 	stw	zero,4(sp)
    5180:	00900034 	movhi	r2,16384
    5184:	10bfffc4 	addi	r2,r2,-1
    5188:	d8800015 	stw	r2,0(sp)
    518c:	01c03204 	movi	r7,200
    5190:	01809384 	movi	r6,590
    5194:	01401904 	movi	r5,100
    5198:	e13e6317 	ldw	r4,-1652(fp)
    519c:	00186240 	call	18624 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51a0:	d8000115 	stw	zero,4(sp)
    51a4:	00900034 	movhi	r2,16384
    51a8:	10bfffc4 	addi	r2,r2,-1
    51ac:	d8800015 	stw	r2,0(sp)
    51b0:	01c04b04 	movi	r7,300
    51b4:	01809384 	movi	r6,590
    51b8:	01401904 	movi	r5,100
    51bc:	e13e6317 	ldw	r4,-1652(fp)
    51c0:	00186240 	call	18624 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51c4:	d8000115 	stw	zero,4(sp)
    51c8:	00900034 	movhi	r2,16384
    51cc:	10bfffc4 	addi	r2,r2,-1
    51d0:	d8800015 	stw	r2,0(sp)
    51d4:	01c03204 	movi	r7,200
    51d8:	01800c84 	movi	r6,50
    51dc:	01401904 	movi	r5,100
    51e0:	e13e6317 	ldw	r4,-1652(fp)
    51e4:	00188340 	call	18834 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51e8:	d8000115 	stw	zero,4(sp)
    51ec:	00900034 	movhi	r2,16384
    51f0:	10bfffc4 	addi	r2,r2,-1
    51f4:	d8800015 	stw	r2,0(sp)
    51f8:	01c04b04 	movi	r7,300
    51fc:	01803704 	movi	r6,220
    5200:	01401904 	movi	r5,100
    5204:	e13e6317 	ldw	r4,-1652(fp)
    5208:	00188340 	call	18834 <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    520c:	01c00104 	movi	r7,4
    5210:	01800104 	movi	r6,4
    5214:	01420034 	movhi	r5,2048
    5218:	29403704 	addi	r5,r5,220
    521c:	e13e6417 	ldw	r4,-1648(fp)
    5220:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5224:	01c001c4 	movi	r7,7
    5228:	01800284 	movi	r6,10
    522c:	01420034 	movhi	r5,2048
    5230:	29403b04 	addi	r5,r5,236
    5234:	e13e6417 	ldw	r4,-1648(fp)
    5238:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    523c:	01c00304 	movi	r7,12
    5240:	01800284 	movi	r6,10
    5244:	01420034 	movhi	r5,2048
    5248:	29403c04 	addi	r5,r5,240
    524c:	e13e6417 	ldw	r4,-1648(fp)
    5250:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5254:	01c00444 	movi	r7,17
    5258:	01800284 	movi	r6,10
    525c:	01420034 	movhi	r5,2048
    5260:	29403d04 	addi	r5,r5,244
    5264:	e13e6417 	ldw	r4,-1648(fp)
    5268:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    526c:	01c00584 	movi	r7,22
    5270:	01800284 	movi	r6,10
    5274:	01420034 	movhi	r5,2048
    5278:	29403e04 	addi	r5,r5,248
    527c:	e13e6417 	ldw	r4,-1648(fp)
    5280:	0017e080 	call	17e08 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5284:	01c00684 	movi	r7,26
    5288:	01800104 	movi	r6,4
    528c:	01420034 	movhi	r5,2048
    5290:	29403f04 	addi	r5,r5,252
    5294:	e13e6417 	ldw	r4,-1648(fp)
    5298:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    529c:	01c00704 	movi	r7,28
    52a0:	01800284 	movi	r6,10
    52a4:	01420034 	movhi	r5,2048
    52a8:	29404204 	addi	r5,r5,264
    52ac:	e13e6417 	ldw	r4,-1648(fp)
    52b0:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    52b4:	01c00784 	movi	r7,30
    52b8:	01800284 	movi	r6,10
    52bc:	01420034 	movhi	r5,2048
    52c0:	29404304 	addi	r5,r5,268
    52c4:	e13e6417 	ldw	r4,-1648(fp)
    52c8:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    52cc:	01c00804 	movi	r7,32
    52d0:	01800284 	movi	r6,10
    52d4:	01420034 	movhi	r5,2048
    52d8:	29404404 	addi	r5,r5,272
    52dc:	e13e6417 	ldw	r4,-1648(fp)
    52e0:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    52e4:	01c00884 	movi	r7,34
    52e8:	01800244 	movi	r6,9
    52ec:	01420034 	movhi	r5,2048
    52f0:	29404504 	addi	r5,r5,276
    52f4:	e13e6417 	ldw	r4,-1648(fp)
    52f8:	0017e080 	call	17e08 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    52fc:	01c00904 	movi	r7,36
    5300:	01800244 	movi	r6,9
    5304:	01420034 	movhi	r5,2048
    5308:	29404604 	addi	r5,r5,280
    530c:	e13e6417 	ldw	r4,-1648(fp)
    5310:	0017e080 	call	17e08 <alt_up_char_buffer_string>

	double freq[100], dfreq[100];
	int i = 99, j = 0;
    5314:	008018c4 	movi	r2,99
    5318:	e0be6115 	stw	r2,-1660(fp)
    531c:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5320:	0000d806 	br	5684 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    5324:	d1203f17 	ldw	r4,-32516(gp)
    5328:	e0be6117 	ldw	r2,-1660(fp)
    532c:	100490fa 	slli	r2,r2,3
    5330:	e0fe6504 	addi	r3,fp,-1644
    5334:	1885883a 	add	r2,r3,r2
    5338:	000f883a 	mov	r7,zero
    533c:	000d883a 	mov	r6,zero
    5340:	100b883a 	mov	r5,r2
    5344:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    5348:	e0be6117 	ldw	r2,-1660(fp)
    534c:	1000451e 	bne	r2,zero,5464 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    5350:	e0be6517 	ldw	r2,-1644(fp)
    5354:	e0fe6617 	ldw	r3,-1640(fp)
    5358:	e13f2b17 	ldw	r4,-852(fp)
    535c:	e17f2c17 	ldw	r5,-848(fp)
    5360:	200d883a 	mov	r6,r4
    5364:	280f883a 	mov	r7,r5
    5368:	1009883a 	mov	r4,r2
    536c:	180b883a 	mov	r5,r3
    5370:	00079c80 	call	79c8 <__subdf3>
    5374:	1009883a 	mov	r4,r2
    5378:	180b883a 	mov	r5,r3
    537c:	2005883a 	mov	r2,r4
    5380:	2807883a 	mov	r3,r5
    5384:	100d883a 	mov	r6,r2
    5388:	180f883a 	mov	r7,r3
    538c:	1009883a 	mov	r4,r2
    5390:	180b883a 	mov	r5,r3
    5394:	00060400 	call	6040 <__adddf3>
    5398:	1009883a 	mov	r4,r2
    539c:	180b883a 	mov	r5,r3
    53a0:	2011883a 	mov	r8,r4
    53a4:	2813883a 	mov	r9,r5
    53a8:	e0be6517 	ldw	r2,-1644(fp)
    53ac:	e0fe6617 	ldw	r3,-1640(fp)
    53b0:	100d883a 	mov	r6,r2
    53b4:	180f883a 	mov	r7,r3
    53b8:	4009883a 	mov	r4,r8
    53bc:	480b883a 	mov	r5,r9
    53c0:	00072b00 	call	72b0 <__muldf3>
    53c4:	1009883a 	mov	r4,r2
    53c8:	180b883a 	mov	r5,r3
    53cc:	2011883a 	mov	r8,r4
    53d0:	2813883a 	mov	r9,r5
    53d4:	e0bf2b17 	ldw	r2,-852(fp)
    53d8:	e0ff2c17 	ldw	r3,-848(fp)
    53dc:	100d883a 	mov	r6,r2
    53e0:	180f883a 	mov	r7,r3
    53e4:	4009883a 	mov	r4,r8
    53e8:	480b883a 	mov	r5,r9
    53ec:	00072b00 	call	72b0 <__muldf3>
    53f0:	1009883a 	mov	r4,r2
    53f4:	180b883a 	mov	r5,r3
    53f8:	2021883a 	mov	r16,r4
    53fc:	2823883a 	mov	r17,r5
    5400:	e0be6517 	ldw	r2,-1644(fp)
    5404:	e0fe6617 	ldw	r3,-1640(fp)
    5408:	e13f2b17 	ldw	r4,-852(fp)
    540c:	e17f2c17 	ldw	r5,-848(fp)
    5410:	200d883a 	mov	r6,r4
    5414:	280f883a 	mov	r7,r5
    5418:	1009883a 	mov	r4,r2
    541c:	180b883a 	mov	r5,r3
    5420:	00060400 	call	6040 <__adddf3>
    5424:	1009883a 	mov	r4,r2
    5428:	180b883a 	mov	r5,r3
    542c:	2005883a 	mov	r2,r4
    5430:	2807883a 	mov	r3,r5
    5434:	100d883a 	mov	r6,r2
    5438:	180f883a 	mov	r7,r3
    543c:	8009883a 	mov	r4,r16
    5440:	880b883a 	mov	r5,r17
    5444:	00068ec0 	call	68ec <__divdf3>
    5448:	1009883a 	mov	r4,r2
    544c:	180b883a 	mov	r5,r3
    5450:	2005883a 	mov	r2,r4
    5454:	2807883a 	mov	r3,r5
    5458:	e0bf2d15 	stw	r2,-844(fp)
    545c:	e0ff2e15 	stw	r3,-840(fp)
    5460:	00006a06 	br	560c <PRVGADraw_Task+0x508>
			}
			else{
				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5464:	e0be6117 	ldw	r2,-1660(fp)
    5468:	100490fa 	slli	r2,r2,3
    546c:	e0fe6104 	addi	r3,fp,-1660
    5470:	1885883a 	add	r2,r3,r2
    5474:	11000404 	addi	r4,r2,16
    5478:	20800017 	ldw	r2,0(r4)
    547c:	20c00117 	ldw	r3,4(r4)
    5480:	e13e6117 	ldw	r4,-1660(fp)
    5484:	213fffc4 	addi	r4,r4,-1
    5488:	200890fa 	slli	r4,r4,3
    548c:	e17e6104 	addi	r5,fp,-1660
    5490:	2909883a 	add	r4,r5,r4
    5494:	21800404 	addi	r6,r4,16
    5498:	31000017 	ldw	r4,0(r6)
    549c:	31400117 	ldw	r5,4(r6)
    54a0:	200d883a 	mov	r6,r4
    54a4:	280f883a 	mov	r7,r5
    54a8:	1009883a 	mov	r4,r2
    54ac:	180b883a 	mov	r5,r3
    54b0:	00079c80 	call	79c8 <__subdf3>
    54b4:	1009883a 	mov	r4,r2
    54b8:	180b883a 	mov	r5,r3
    54bc:	2005883a 	mov	r2,r4
    54c0:	2807883a 	mov	r3,r5
    54c4:	100d883a 	mov	r6,r2
    54c8:	180f883a 	mov	r7,r3
    54cc:	1009883a 	mov	r4,r2
    54d0:	180b883a 	mov	r5,r3
    54d4:	00060400 	call	6040 <__adddf3>
    54d8:	1009883a 	mov	r4,r2
    54dc:	180b883a 	mov	r5,r3
    54e0:	2011883a 	mov	r8,r4
    54e4:	2813883a 	mov	r9,r5
    54e8:	e0be6117 	ldw	r2,-1660(fp)
    54ec:	100490fa 	slli	r2,r2,3
    54f0:	e0fe6104 	addi	r3,fp,-1660
    54f4:	1885883a 	add	r2,r3,r2
    54f8:	11000404 	addi	r4,r2,16
    54fc:	20800017 	ldw	r2,0(r4)
    5500:	20c00117 	ldw	r3,4(r4)
    5504:	100d883a 	mov	r6,r2
    5508:	180f883a 	mov	r7,r3
    550c:	4009883a 	mov	r4,r8
    5510:	480b883a 	mov	r5,r9
    5514:	00072b00 	call	72b0 <__muldf3>
    5518:	1009883a 	mov	r4,r2
    551c:	180b883a 	mov	r5,r3
    5520:	2011883a 	mov	r8,r4
    5524:	2813883a 	mov	r9,r5
    5528:	e0be6117 	ldw	r2,-1660(fp)
    552c:	10bfffc4 	addi	r2,r2,-1
    5530:	100490fa 	slli	r2,r2,3
    5534:	e17e6104 	addi	r5,fp,-1660
    5538:	2885883a 	add	r2,r5,r2
    553c:	11000404 	addi	r4,r2,16
    5540:	20800017 	ldw	r2,0(r4)
    5544:	20c00117 	ldw	r3,4(r4)
    5548:	100d883a 	mov	r6,r2
    554c:	180f883a 	mov	r7,r3
    5550:	4009883a 	mov	r4,r8
    5554:	480b883a 	mov	r5,r9
    5558:	00072b00 	call	72b0 <__muldf3>
    555c:	1009883a 	mov	r4,r2
    5560:	180b883a 	mov	r5,r3
    5564:	2021883a 	mov	r16,r4
    5568:	2823883a 	mov	r17,r5
    556c:	e0be6117 	ldw	r2,-1660(fp)
    5570:	100490fa 	slli	r2,r2,3
    5574:	e0fe6104 	addi	r3,fp,-1660
    5578:	1885883a 	add	r2,r3,r2
    557c:	11000404 	addi	r4,r2,16
    5580:	20800017 	ldw	r2,0(r4)
    5584:	20c00117 	ldw	r3,4(r4)
    5588:	e13e6117 	ldw	r4,-1660(fp)
    558c:	213fffc4 	addi	r4,r4,-1
    5590:	200890fa 	slli	r4,r4,3
    5594:	e17e6104 	addi	r5,fp,-1660
    5598:	2909883a 	add	r4,r5,r4
    559c:	21800404 	addi	r6,r4,16
    55a0:	31000017 	ldw	r4,0(r6)
    55a4:	31400117 	ldw	r5,4(r6)
    55a8:	200d883a 	mov	r6,r4
    55ac:	280f883a 	mov	r7,r5
    55b0:	1009883a 	mov	r4,r2
    55b4:	180b883a 	mov	r5,r3
    55b8:	00060400 	call	6040 <__adddf3>
    55bc:	1009883a 	mov	r4,r2
    55c0:	180b883a 	mov	r5,r3
    55c4:	2005883a 	mov	r2,r4
    55c8:	2807883a 	mov	r3,r5
    55cc:	100d883a 	mov	r6,r2
    55d0:	180f883a 	mov	r7,r3
    55d4:	8009883a 	mov	r4,r16
    55d8:	880b883a 	mov	r5,r17
    55dc:	00068ec0 	call	68ec <__divdf3>
    55e0:	1009883a 	mov	r4,r2
    55e4:	180b883a 	mov	r5,r3
    55e8:	2005883a 	mov	r2,r4
    55ec:	2807883a 	mov	r3,r5
    55f0:	e13e6117 	ldw	r4,-1660(fp)
    55f4:	200890fa 	slli	r4,r4,3
    55f8:	e17e6104 	addi	r5,fp,-1660
    55fc:	2909883a 	add	r4,r5,r4
    5600:	2100cc04 	addi	r4,r4,816
    5604:	20800015 	stw	r2,0(r4)
    5608:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    560c:	e0be6117 	ldw	r2,-1660(fp)
    5610:	100490fa 	slli	r2,r2,3
    5614:	e0fe6104 	addi	r3,fp,-1660
    5618:	1885883a 	add	r2,r3,r2
    561c:	1100cc04 	addi	r4,r2,816
    5620:	20800017 	ldw	r2,0(r4)
    5624:	20c00117 	ldw	r3,4(r4)
    5628:	000d883a 	mov	r6,zero
    562c:	01d01674 	movhi	r7,16473
    5630:	1009883a 	mov	r4,r2
    5634:	180b883a 	mov	r5,r3
    5638:	00071d40 	call	71d4 <__gedf2>
    563c:	0080080e 	bge	zero,r2,5660 <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    5640:	e0be6117 	ldw	r2,-1660(fp)
    5644:	100490fa 	slli	r2,r2,3
    5648:	e17e6104 	addi	r5,fp,-1660
    564c:	2885883a 	add	r2,r5,r2
    5650:	1080cc04 	addi	r2,r2,816
    5654:	10000015 	stw	zero,0(r2)
    5658:	00d01674 	movhi	r3,16473
    565c:	10c00115 	stw	r3,4(r2)
			}


			i =	++i%100; //point to the next data (oldest) to be overwritten
    5660:	e0be6117 	ldw	r2,-1660(fp)
    5664:	10800044 	addi	r2,r2,1
    5668:	e0be6115 	stw	r2,-1660(fp)
    566c:	e0be6117 	ldw	r2,-1660(fp)
    5670:	00c01904 	movi	r3,100
    5674:	10c7283a 	div	r3,r2,r3
    5678:	18c01924 	muli	r3,r3,100
    567c:	10c5c83a 	sub	r2,r2,r3
    5680:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5684:	d0a03f17 	ldw	r2,-32516(gp)
    5688:	1009883a 	mov	r4,r2
    568c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    5690:	103f241e 	bne	r2,zero,5324 <__alt_data_end+0xf0005324>
			i =	++i%100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5694:	d8000215 	stw	zero,8(sp)
    5698:	d8000115 	stw	zero,4(sp)
    569c:	008031c4 	movi	r2,199
    56a0:	d8800015 	stw	r2,0(sp)
    56a4:	01c09fc4 	movi	r7,639
    56a8:	000d883a 	mov	r6,zero
    56ac:	01401944 	movi	r5,101
    56b0:	e13e6317 	ldw	r4,-1652(fp)
    56b4:	00183480 	call	18348 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    56b8:	d8000215 	stw	zero,8(sp)
    56bc:	d8000115 	stw	zero,4(sp)
    56c0:	00804ac4 	movi	r2,299
    56c4:	d8800015 	stw	r2,0(sp)
    56c8:	01c09fc4 	movi	r7,639
    56cc:	01803244 	movi	r6,201
    56d0:	01401944 	movi	r5,101
    56d4:	e13e6317 	ldw	r4,-1652(fp)
    56d8:	00183480 	call	18348 <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    56dc:	e03e6215 	stw	zero,-1656(fp)
    56e0:	00011406 	br	5b34 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    56e4:	e0fe6117 	ldw	r3,-1660(fp)
    56e8:	e0be6217 	ldw	r2,-1656(fp)
    56ec:	1885883a 	add	r2,r3,r2
    56f0:	00c01904 	movi	r3,100
    56f4:	10c7283a 	div	r3,r2,r3
    56f8:	18c01924 	muli	r3,r3,100
    56fc:	10c5c83a 	sub	r2,r2,r3
    5700:	100490fa 	slli	r2,r2,3
    5704:	e0fe6104 	addi	r3,fp,-1660
    5708:	1885883a 	add	r2,r3,r2
    570c:	11000404 	addi	r4,r2,16
    5710:	20800017 	ldw	r2,0(r4)
    5714:	20c00117 	ldw	r3,4(r4)
    5718:	1009883a 	mov	r4,r2
    571c:	180b883a 	mov	r5,r3
    5720:	00082c40 	call	82c4 <__fixdfsi>
    5724:	1009883a 	mov	r4,r2
    5728:	00083440 	call	8344 <__floatsidf>
    572c:	1011883a 	mov	r8,r2
    5730:	1813883a 	mov	r9,r3
    5734:	000d883a 	mov	r6,zero
    5738:	01d011f4 	movhi	r7,16455
    573c:	39e00004 	addi	r7,r7,-32768
    5740:	4009883a 	mov	r4,r8
    5744:	480b883a 	mov	r5,r9
    5748:	00071d40 	call	71d4 <__gedf2>
    574c:	0080f60e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
    5750:	e0fe6117 	ldw	r3,-1660(fp)
    5754:	e0be6217 	ldw	r2,-1656(fp)
    5758:	1885883a 	add	r2,r3,r2
    575c:	10800044 	addi	r2,r2,1
    5760:	00c01904 	movi	r3,100
    5764:	10c7283a 	div	r3,r2,r3
    5768:	18c01924 	muli	r3,r3,100
    576c:	10c5c83a 	sub	r2,r2,r3
    5770:	100490fa 	slli	r2,r2,3
    5774:	e17e6104 	addi	r5,fp,-1660
    5778:	2885883a 	add	r2,r5,r2
    577c:	11000404 	addi	r4,r2,16
    5780:	20800017 	ldw	r2,0(r4)
    5784:	20c00117 	ldw	r3,4(r4)
    5788:	1009883a 	mov	r4,r2
    578c:	180b883a 	mov	r5,r3
    5790:	00082c40 	call	82c4 <__fixdfsi>
    5794:	1009883a 	mov	r4,r2
    5798:	00083440 	call	8344 <__floatsidf>
    579c:	1011883a 	mov	r8,r2
    57a0:	1813883a 	mov	r9,r3
    57a4:	000d883a 	mov	r6,zero
    57a8:	01d011f4 	movhi	r7,16455
    57ac:	39e00004 	addi	r7,r7,-32768
    57b0:	4009883a 	mov	r4,r8
    57b4:	480b883a 	mov	r5,r9
    57b8:	00071d40 	call	71d4 <__gedf2>
    57bc:	0080da0e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    57c0:	e0be6217 	ldw	r2,-1656(fp)
    57c4:	10800164 	muli	r2,r2,5
    57c8:	10801944 	addi	r2,r2,101
    57cc:	e0bff515 	stw	r2,-44(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    57d0:	e0fe6117 	ldw	r3,-1660(fp)
    57d4:	e0be6217 	ldw	r2,-1656(fp)
    57d8:	1885883a 	add	r2,r3,r2
    57dc:	00c01904 	movi	r3,100
    57e0:	10c7283a 	div	r3,r2,r3
    57e4:	18c01924 	muli	r3,r3,100
    57e8:	10c5c83a 	sub	r2,r2,r3
    57ec:	100490fa 	slli	r2,r2,3
    57f0:	e0fe6104 	addi	r3,fp,-1660
    57f4:	1885883a 	add	r2,r3,r2
    57f8:	11000404 	addi	r4,r2,16
    57fc:	20800017 	ldw	r2,0(r4)
    5800:	20c00117 	ldw	r3,4(r4)
    5804:	000d883a 	mov	r6,zero
    5808:	01d011f4 	movhi	r7,16455
    580c:	39e00004 	addi	r7,r7,-32768
    5810:	1009883a 	mov	r4,r2
    5814:	180b883a 	mov	r5,r3
    5818:	00079c80 	call	79c8 <__subdf3>
    581c:	1009883a 	mov	r4,r2
    5820:	180b883a 	mov	r5,r3
    5824:	2005883a 	mov	r2,r4
    5828:	2807883a 	mov	r3,r5
    582c:	000d883a 	mov	r6,zero
    5830:	01d00d34 	movhi	r7,16436
    5834:	1009883a 	mov	r4,r2
    5838:	180b883a 	mov	r5,r3
    583c:	00072b00 	call	72b0 <__muldf3>
    5840:	1009883a 	mov	r4,r2
    5844:	180b883a 	mov	r5,r3
    5848:	2005883a 	mov	r2,r4
    584c:	2807883a 	mov	r3,r5
    5850:	100d883a 	mov	r6,r2
    5854:	180f883a 	mov	r7,r3
    5858:	0009883a 	mov	r4,zero
    585c:	01501a74 	movhi	r5,16489
    5860:	29780004 	addi	r5,r5,-8192
    5864:	00079c80 	call	79c8 <__subdf3>
    5868:	1009883a 	mov	r4,r2
    586c:	180b883a 	mov	r5,r3
    5870:	2005883a 	mov	r2,r4
    5874:	2807883a 	mov	r3,r5
    5878:	1009883a 	mov	r4,r2
    587c:	180b883a 	mov	r5,r3
    5880:	00082c40 	call	82c4 <__fixdfsi>
    5884:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5888:	e0be6217 	ldw	r2,-1656(fp)
    588c:	10800044 	addi	r2,r2,1
    5890:	10800164 	muli	r2,r2,5
    5894:	10801944 	addi	r2,r2,101
    5898:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    589c:	e0fe6117 	ldw	r3,-1660(fp)
    58a0:	e0be6217 	ldw	r2,-1656(fp)
    58a4:	1885883a 	add	r2,r3,r2
    58a8:	10800044 	addi	r2,r2,1
    58ac:	00c01904 	movi	r3,100
    58b0:	10c7283a 	div	r3,r2,r3
    58b4:	18c01924 	muli	r3,r3,100
    58b8:	10c5c83a 	sub	r2,r2,r3
    58bc:	100490fa 	slli	r2,r2,3
    58c0:	e17e6104 	addi	r5,fp,-1660
    58c4:	2885883a 	add	r2,r5,r2
    58c8:	11000404 	addi	r4,r2,16
    58cc:	20800017 	ldw	r2,0(r4)
    58d0:	20c00117 	ldw	r3,4(r4)
    58d4:	000d883a 	mov	r6,zero
    58d8:	01d011f4 	movhi	r7,16455
    58dc:	39e00004 	addi	r7,r7,-32768
    58e0:	1009883a 	mov	r4,r2
    58e4:	180b883a 	mov	r5,r3
    58e8:	00079c80 	call	79c8 <__subdf3>
    58ec:	1009883a 	mov	r4,r2
    58f0:	180b883a 	mov	r5,r3
    58f4:	2005883a 	mov	r2,r4
    58f8:	2807883a 	mov	r3,r5
    58fc:	000d883a 	mov	r6,zero
    5900:	01d00d34 	movhi	r7,16436
    5904:	1009883a 	mov	r4,r2
    5908:	180b883a 	mov	r5,r3
    590c:	00072b00 	call	72b0 <__muldf3>
    5910:	1009883a 	mov	r4,r2
    5914:	180b883a 	mov	r5,r3
    5918:	2005883a 	mov	r2,r4
    591c:	2807883a 	mov	r3,r5
    5920:	100d883a 	mov	r6,r2
    5924:	180f883a 	mov	r7,r3
    5928:	0009883a 	mov	r4,zero
    592c:	01501a74 	movhi	r5,16489
    5930:	29780004 	addi	r5,r5,-8192
    5934:	00079c80 	call	79c8 <__subdf3>
    5938:	1009883a 	mov	r4,r2
    593c:	180b883a 	mov	r5,r3
    5940:	2005883a 	mov	r2,r4
    5944:	2807883a 	mov	r3,r5
    5948:	1009883a 	mov	r4,r2
    594c:	180b883a 	mov	r5,r3
    5950:	00082c40 	call	82c4 <__fixdfsi>
    5954:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5958:	e0be6217 	ldw	r2,-1656(fp)
    595c:	10800164 	muli	r2,r2,5
    5960:	10801944 	addi	r2,r2,101
    5964:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5968:	e0fe6117 	ldw	r3,-1660(fp)
    596c:	e0be6217 	ldw	r2,-1656(fp)
    5970:	1885883a 	add	r2,r3,r2
    5974:	00c01904 	movi	r3,100
    5978:	10c7283a 	div	r3,r2,r3
    597c:	18c01924 	muli	r3,r3,100
    5980:	10c5c83a 	sub	r2,r2,r3
    5984:	100490fa 	slli	r2,r2,3
    5988:	e0fe6104 	addi	r3,fp,-1660
    598c:	1885883a 	add	r2,r3,r2
    5990:	1100cc04 	addi	r4,r2,816
    5994:	20800017 	ldw	r2,0(r4)
    5998:	20c00117 	ldw	r3,4(r4)
    599c:	000d883a 	mov	r6,zero
    59a0:	01cff834 	movhi	r7,16352
    59a4:	1009883a 	mov	r4,r2
    59a8:	180b883a 	mov	r5,r3
    59ac:	00072b00 	call	72b0 <__muldf3>
    59b0:	1009883a 	mov	r4,r2
    59b4:	180b883a 	mov	r5,r3
    59b8:	2005883a 	mov	r2,r4
    59bc:	2807883a 	mov	r3,r5
    59c0:	100d883a 	mov	r6,r2
    59c4:	180f883a 	mov	r7,r3
    59c8:	0009883a 	mov	r4,zero
    59cc:	01501c34 	movhi	r5,16496
    59d0:	294c0004 	addi	r5,r5,12288
    59d4:	00079c80 	call	79c8 <__subdf3>
    59d8:	1009883a 	mov	r4,r2
    59dc:	180b883a 	mov	r5,r3
    59e0:	2005883a 	mov	r2,r4
    59e4:	2807883a 	mov	r3,r5
    59e8:	1009883a 	mov	r4,r2
    59ec:	180b883a 	mov	r5,r3
    59f0:	00082c40 	call	82c4 <__fixdfsi>
    59f4:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    59f8:	e0be6217 	ldw	r2,-1656(fp)
    59fc:	10800044 	addi	r2,r2,1
    5a00:	10800164 	muli	r2,r2,5
    5a04:	10801944 	addi	r2,r2,101
    5a08:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5a0c:	e0fe6117 	ldw	r3,-1660(fp)
    5a10:	e0be6217 	ldw	r2,-1656(fp)
    5a14:	1885883a 	add	r2,r3,r2
    5a18:	10800044 	addi	r2,r2,1
    5a1c:	00c01904 	movi	r3,100
    5a20:	10c7283a 	div	r3,r2,r3
    5a24:	18c01924 	muli	r3,r3,100
    5a28:	10c5c83a 	sub	r2,r2,r3
    5a2c:	100490fa 	slli	r2,r2,3
    5a30:	e17e6104 	addi	r5,fp,-1660
    5a34:	2885883a 	add	r2,r5,r2
    5a38:	1100cc04 	addi	r4,r2,816
    5a3c:	20800017 	ldw	r2,0(r4)
    5a40:	20c00117 	ldw	r3,4(r4)
    5a44:	000d883a 	mov	r6,zero
    5a48:	01cff834 	movhi	r7,16352
    5a4c:	1009883a 	mov	r4,r2
    5a50:	180b883a 	mov	r5,r3
    5a54:	00072b00 	call	72b0 <__muldf3>
    5a58:	1009883a 	mov	r4,r2
    5a5c:	180b883a 	mov	r5,r3
    5a60:	2005883a 	mov	r2,r4
    5a64:	2807883a 	mov	r3,r5
    5a68:	100d883a 	mov	r6,r2
    5a6c:	180f883a 	mov	r7,r3
    5a70:	0009883a 	mov	r4,zero
    5a74:	01501c34 	movhi	r5,16496
    5a78:	294c0004 	addi	r5,r5,12288
    5a7c:	00079c80 	call	79c8 <__subdf3>
    5a80:	1009883a 	mov	r4,r2
    5a84:	180b883a 	mov	r5,r3
    5a88:	2005883a 	mov	r2,r4
    5a8c:	2807883a 	mov	r3,r5
    5a90:	1009883a 	mov	r4,r2
    5a94:	180b883a 	mov	r5,r3
    5a98:	00082c40 	call	82c4 <__fixdfsi>
    5a9c:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5aa0:	e0bff517 	ldw	r2,-44(fp)
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	e0bff617 	ldw	r2,-40(fp)
    5aac:	100b883a 	mov	r5,r2
    5ab0:	e0bff717 	ldw	r2,-36(fp)
    5ab4:	100d883a 	mov	r6,r2
    5ab8:	e0bff817 	ldw	r2,-32(fp)
    5abc:	1007883a 	mov	r3,r2
    5ac0:	d8000215 	stw	zero,8(sp)
    5ac4:	0080ffc4 	movi	r2,1023
    5ac8:	d8800115 	stw	r2,4(sp)
    5acc:	d8c00015 	stw	r3,0(sp)
    5ad0:	300f883a 	mov	r7,r6
    5ad4:	280d883a 	mov	r6,r5
    5ad8:	200b883a 	mov	r5,r4
    5adc:	e13e6317 	ldw	r4,-1652(fp)
    5ae0:	0018bcc0 	call	18bcc <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5ae4:	e0bff917 	ldw	r2,-28(fp)
    5ae8:	1009883a 	mov	r4,r2
    5aec:	e0bffa17 	ldw	r2,-24(fp)
    5af0:	100b883a 	mov	r5,r2
    5af4:	e0bffb17 	ldw	r2,-20(fp)
    5af8:	100d883a 	mov	r6,r2
    5afc:	e0bffc17 	ldw	r2,-16(fp)
    5b00:	1007883a 	mov	r3,r2
    5b04:	d8000215 	stw	zero,8(sp)
    5b08:	0080ffc4 	movi	r2,1023
    5b0c:	d8800115 	stw	r2,4(sp)
    5b10:	d8c00015 	stw	r3,0(sp)
    5b14:	300f883a 	mov	r7,r6
    5b18:	280d883a 	mov	r6,r5
    5b1c:	200b883a 	mov	r5,r4
    5b20:	e13e6317 	ldw	r4,-1652(fp)
    5b24:	0018bcc0 	call	18bcc <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5b28:	e0be6217 	ldw	r2,-1656(fp)
    5b2c:	10800044 	addi	r2,r2,1
    5b30:	e0be6215 	stw	r2,-1656(fp)
    5b34:	e0be6217 	ldw	r2,-1656(fp)
    5b38:	108018d0 	cmplti	r2,r2,99
    5b3c:	103ee91e 	bne	r2,zero,56e4 <__alt_data_end+0xf00056e4>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5b40:	01000284 	movi	r4,10
    5b44:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5b48:	003df506 	br	5320 <__alt_data_end+0xf0005320>

00005b4c <ps2_isr>:
}

/* Keyboard ISR */
void ps2_isr(void* ps2_device, alt_u32 id){
    5b4c:	defffb04 	addi	sp,sp,-20
    5b50:	dfc00415 	stw	ra,16(sp)
    5b54:	df000315 	stw	fp,12(sp)
    5b58:	df000304 	addi	fp,sp,12
    5b5c:	e13ffe15 	stw	r4,-8(fp)
    5b60:	e17fff15 	stw	r5,-4(fp)
	unsigned char byte;
	alt_up_ps2_read_data_byte_timeout(ps2_device, &byte);
    5b64:	e17ffd04 	addi	r5,fp,-12
    5b68:	e13ffe17 	ldw	r4,-8(fp)
    5b6c:	00179bc0 	call	179bc <alt_up_ps2_read_data_byte_timeout>
	xQueueSendToBackFromISR( Q_threshold, &byte, pdFALSE );
    5b70:	d0a03a17 	ldw	r2,-32536(gp)
    5b74:	000f883a 	mov	r7,zero
    5b78:	000d883a 	mov	r6,zero
    5b7c:	e17ffd04 	addi	r5,fp,-12
    5b80:	1009883a 	mov	r4,r2
    5b84:	000207c0 	call	207c <xQueueGenericSendFromISR>
}
    5b88:	0001883a 	nop
    5b8c:	e037883a 	mov	sp,fp
    5b90:	dfc00117 	ldw	ra,4(sp)
    5b94:	df000017 	ldw	fp,0(sp)
    5b98:	dec00204 	addi	sp,sp,8
    5b9c:	f800283a 	ret

00005ba0 <push_button_irq>:

/* Push button ISR */
void push_button_irq(){
    5ba0:	deffff04 	addi	sp,sp,-4
    5ba4:	df000015 	stw	fp,0(sp)
    5ba8:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE));
    5bac:	00800134 	movhi	r2,4
    5bb0:	108c3304 	addi	r2,r2,12492
    5bb4:	10c00037 	ldwio	r3,0(r2)
    5bb8:	00800134 	movhi	r2,4
    5bbc:	108c2004 	addi	r2,r2,12416
    5bc0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to clear all detected falling edges
    5bc4:	00c001c4 	movi	r3,7
    5bc8:	00800134 	movhi	r2,4
    5bcc:	108c3304 	addi	r2,r2,12492
    5bd0:	10c00035 	stwio	r3,0(r2)
	return;
    5bd4:	0001883a 	nop
}
    5bd8:	e037883a 	mov	sp,fp
    5bdc:	df000017 	ldw	fp,0(sp)
    5be0:	dec00104 	addi	sp,sp,4
    5be4:	f800283a 	ret

00005be8 <vfreq_relay>:

/* Read incoming frequency from ISR*/
void vfreq_relay()
{
    5be8:	defffc04 	addi	sp,sp,-16
    5bec:	dfc00315 	stw	ra,12(sp)
    5bf0:	df000215 	stw	fp,8(sp)
    5bf4:	df000204 	addi	fp,sp,8
	double freq = SAMPLING_FREQ / IORD(FREQUENCY_ANALYSER_BASE, 0);
    5bf8:	00800134 	movhi	r2,4
    5bfc:	108c4004 	addi	r2,r2,12544
    5c00:	10800037 	ldwio	r2,0(r2)
    5c04:	1009883a 	mov	r4,r2
    5c08:	00083440 	call	8344 <__floatsidf>
    5c0c:	1009883a 	mov	r4,r2
    5c10:	180b883a 	mov	r5,r3
    5c14:	200d883a 	mov	r6,r4
    5c18:	280f883a 	mov	r7,r5
    5c1c:	0009883a 	mov	r4,zero
    5c20:	015033f4 	movhi	r5,16591
    5c24:	29500004 	addi	r5,r5,16384
    5c28:	00068ec0 	call	68ec <__divdf3>
    5c2c:	1009883a 	mov	r4,r2
    5c30:	180b883a 	mov	r5,r3
    5c34:	2005883a 	mov	r2,r4
    5c38:	2807883a 	mov	r3,r5
    5c3c:	e0bffe15 	stw	r2,-8(fp)
    5c40:	e0ffff15 	stw	r3,-4(fp)

	// Send calculation tasks
	xQueueSendToBackFromISR( Q_freq_data, &freq, pdFALSE );
    5c44:	d0a03f17 	ldw	r2,-32516(gp)
    5c48:	000f883a 	mov	r7,zero
    5c4c:	000d883a 	mov	r6,zero
    5c50:	e17ffe04 	addi	r5,fp,-8
    5c54:	1009883a 	mov	r4,r2
    5c58:	000207c0 	call	207c <xQueueGenericSendFromISR>
	//xSemaphoreGiveFromISR( vNetworkStatusTask, NULL);
	return;
    5c5c:	0001883a 	nop
}
    5c60:	e037883a 	mov	sp,fp
    5c64:	dfc00117 	ldw	ra,4(sp)
    5c68:	df000017 	ldw	fp,0(sp)
    5c6c:	dec00204 	addi	sp,sp,8
    5c70:	f800283a 	ret

00005c74 <vFrequencyAnalyser>:

/* Read the frequency from the frequency relay */
void vFrequencyAnalyser()
{
    5c74:	defff804 	addi	sp,sp,-32
    5c78:	dfc00715 	stw	ra,28(sp)
    5c7c:	df000615 	stw	fp,24(sp)
    5c80:	df000604 	addi	fp,sp,24
	freqValues freqValues;
	double freqPrev = 50.0;
    5c84:	e03ffa15 	stw	zero,-24(fp)
    5c88:	00901274 	movhi	r2,16457
    5c8c:	e0bffb15 	stw	r2,-20(fp)

	while(1)
	{
		if(xSemaphoreTake(roc_sem, portMAX_DELAY))
    5c90:	d0a03c17 	ldw	r2,-32528(gp)
    5c94:	000f883a 	mov	r7,zero
    5c98:	01bfffc4 	movi	r6,-1
    5c9c:	000b883a 	mov	r5,zero
    5ca0:	1009883a 	mov	r4,r2
    5ca4:	000222c0 	call	222c <xQueueGenericReceive>
    5ca8:	103ff926 	beq	r2,zero,5c90 <__alt_data_end+0xf0005c90>
		{
			// Do calculations
			freqValues.newFreq = SAMPLING_FREQ / IORD(FREQUENCY_ANALYSER_BASE, 0);
    5cac:	00800134 	movhi	r2,4
    5cb0:	108c4004 	addi	r2,r2,12544
    5cb4:	10800037 	ldwio	r2,0(r2)
    5cb8:	1009883a 	mov	r4,r2
    5cbc:	00083440 	call	8344 <__floatsidf>
    5cc0:	1009883a 	mov	r4,r2
    5cc4:	180b883a 	mov	r5,r3
    5cc8:	200d883a 	mov	r6,r4
    5ccc:	280f883a 	mov	r7,r5
    5cd0:	0009883a 	mov	r4,zero
    5cd4:	015033f4 	movhi	r5,16591
    5cd8:	29500004 	addi	r5,r5,16384
    5cdc:	00068ec0 	call	68ec <__divdf3>
    5ce0:	1009883a 	mov	r4,r2
    5ce4:	180b883a 	mov	r5,r3
    5ce8:	2005883a 	mov	r2,r4
    5cec:	2807883a 	mov	r3,r5
    5cf0:	e0bffe15 	stw	r2,-8(fp)
    5cf4:	e0ffff15 	stw	r3,-4(fp)
			freqValues.rocValue = (freqValues.newFreq-freqPrev) / (freqValues.newFreq);
    5cf8:	e0bffe17 	ldw	r2,-8(fp)
    5cfc:	e0ffff17 	ldw	r3,-4(fp)
    5d00:	e1bffa17 	ldw	r6,-24(fp)
    5d04:	e1fffb17 	ldw	r7,-20(fp)
    5d08:	1009883a 	mov	r4,r2
    5d0c:	180b883a 	mov	r5,r3
    5d10:	00079c80 	call	79c8 <__subdf3>
    5d14:	1009883a 	mov	r4,r2
    5d18:	180b883a 	mov	r5,r3
    5d1c:	2011883a 	mov	r8,r4
    5d20:	2813883a 	mov	r9,r5
    5d24:	e0bffe17 	ldw	r2,-8(fp)
    5d28:	e0ffff17 	ldw	r3,-4(fp)
    5d2c:	100d883a 	mov	r6,r2
    5d30:	180f883a 	mov	r7,r3
    5d34:	4009883a 	mov	r4,r8
    5d38:	480b883a 	mov	r5,r9
    5d3c:	00068ec0 	call	68ec <__divdf3>
    5d40:	1009883a 	mov	r4,r2
    5d44:	180b883a 	mov	r5,r3
    5d48:	2005883a 	mov	r2,r4
    5d4c:	2807883a 	mov	r3,r5
    5d50:	e0bffc15 	stw	r2,-16(fp)
    5d54:	e0fffd15 	stw	r3,-12(fp)
			freqPrev = freqValues.newFreq;
    5d58:	e0bffe17 	ldw	r2,-8(fp)
    5d5c:	e0bffa15 	stw	r2,-24(fp)
    5d60:	e0bfff17 	ldw	r2,-4(fp)
    5d64:	e0bffb15 	stw	r2,-20(fp)

			//Send new Data to the Queue
			xQueueSend(Q_freq_data, &freqValues, 0);
    5d68:	d0a03f17 	ldw	r2,-32516(gp)
    5d6c:	e0fffc04 	addi	r3,fp,-16
    5d70:	000f883a 	mov	r7,zero
    5d74:	000d883a 	mov	r6,zero
    5d78:	180b883a 	mov	r5,r3
    5d7c:	1009883a 	mov	r4,r2
    5d80:	0001edc0 	call	1edc <xQueueGenericSend>
			xSemaphoreGive(roc_sem);
    5d84:	d0a03c17 	ldw	r2,-32528(gp)
    5d88:	000f883a 	mov	r7,zero
    5d8c:	000d883a 	mov	r6,zero
    5d90:	000b883a 	mov	r5,zero
    5d94:	1009883a 	mov	r4,r2
    5d98:	0001edc0 	call	1edc <xQueueGenericSend>
		}
	}
    5d9c:	003fbc06 	br	5c90 <__alt_data_end+0xf0005c90>

00005da0 <vNetworkStatusTask>:
}

/* Read the frequency from the*/
void vNetworkStatusTask()
{
    5da0:	deffff04 	addi	sp,sp,-4
    5da4:	df000015 	stw	fp,0(sp)
    5da8:	d839883a 	mov	fp,sp

	while(1)
	{

	}
    5dac:	003fff06 	br	5dac <__alt_data_end+0xf0005dac>

00005db0 <vSwitchCon>:
}

/* Switch controller */
void vSwitchCon(void *pvParameters)
{
    5db0:	defffe04 	addi	sp,sp,-8
    5db4:	df000115 	stw	fp,4(sp)
    5db8:	df000104 	addi	fp,sp,4
    5dbc:	e13fff15 	stw	r4,-4(fp)
	while(1)
	{
		sw_result = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE) & 0x00FF; //read slide switches
    5dc0:	00800134 	movhi	r2,4
    5dc4:	108c2c04 	addi	r2,r2,12464
    5dc8:	10800037 	ldwio	r2,0(r2)
    5dcc:	10803fcc 	andi	r2,r2,255
    5dd0:	d0a03715 	stw	r2,-32548(gp)
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, sw_result);    //light red LEDs according to switch positions
    5dd4:	d0e03717 	ldw	r3,-32548(gp)
    5dd8:	00800134 	movhi	r2,4
    5ddc:	108c1804 	addi	r2,r2,12384
    5de0:	10c00035 	stwio	r3,0(r2)
	}
    5de4:	003ff606 	br	5dc0 <__alt_data_end+0xf0005dc0>

00005de8 <vLoadManagerTask>:
}


/* Load manager */
void vLoadManagerTask()
{
    5de8:	deffff04 	addi	sp,sp,-4
    5dec:	df000015 	stw	fp,0(sp)
    5df0:	d839883a 	mov	fp,sp
	while(1)
	{

	}
    5df4:	003fff06 	br	5df4 <__alt_data_end+0xf0005df4>

00005df8 <main>:
}

int main(int argc, char* argv[], char* envp[])
{
    5df8:	defffa04 	addi	sp,sp,-24
    5dfc:	dfc00515 	stw	ra,20(sp)
    5e00:	df000415 	stw	fp,16(sp)
    5e04:	df000404 	addi	fp,sp,16
    5e08:	e13ffd15 	stw	r4,-12(fp)
    5e0c:	e17ffe15 	stw	r5,-8(fp)
    5e10:	e1bfff15 	stw	r6,-4(fp)
	// Start Frequency ISR
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, vfreq_relay);
    5e14:	01800034 	movhi	r6,0
    5e18:	3196fa04 	addi	r6,r6,23528
    5e1c:	000b883a 	mov	r5,zero
    5e20:	010001c4 	movi	r4,7
    5e24:	00019200 	call	1920 <alt_irq_register>

	// Start Keyboard setup and ISR
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    5e28:	01020034 	movhi	r4,2048
    5e2c:	21004704 	addi	r4,r4,284
    5e30:	0017c440 	call	17c44 <alt_up_ps2_open_dev>
    5e34:	e0bffc15 	stw	r2,-16(fp)
	if(ps2_device == NULL){
    5e38:	e0bffc17 	ldw	r2,-16(fp)
    5e3c:	1000051e 	bne	r2,zero,5e54 <main+0x5c>
		printf("can't find PS/2 device\n");
    5e40:	01020034 	movhi	r4,2048
    5e44:	21004a04 	addi	r4,r4,296
    5e48:	0008a500 	call	8a50 <puts>
		return 1;
    5e4c:	00800044 	movi	r2,1
    5e50:	00001806 	br	5eb4 <main+0xbc>
	}
	alt_up_ps2_enable_read_interrupt(ps2_device);
    5e54:	e13ffc17 	ldw	r4,-16(fp)
    5e58:	00177c00 	call	177c0 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    5e5c:	01800034 	movhi	r6,0
    5e60:	3196d304 	addi	r6,r6,23372
    5e64:	e17ffc17 	ldw	r5,-16(fp)
    5e68:	01000084 	movi	r4,2
    5e6c:	00019200 	call	1920 <alt_irq_register>

	//Push button setup
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7); //enable interrupt for all three push buttons (Keys 1-3 -> bits 0-2)
    5e70:	00c001c4 	movi	r3,7
    5e74:	00800134 	movhi	r2,4
    5e78:	108c3204 	addi	r2,r2,12488
    5e7c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to edge capture to clear pending interrupts
    5e80:	00c001c4 	movi	r3,7
    5e84:	00800134 	movhi	r2,4
    5e88:	108c3304 	addi	r2,r2,12492
    5e8c:	10c00035 	stwio	r3,0(r2)
	alt_irq_register(PUSH_BUTTON_IRQ, 0, push_button_irq);  //register ISR for push button interrupt request
    5e90:	01800034 	movhi	r6,0
    5e94:	3196e804 	addi	r6,r6,23456
    5e98:	000b883a 	mov	r5,zero
    5e9c:	01000044 	movi	r4,1
    5ea0:	00019200 	call	1920 <alt_irq_register>

	initOSDataStructs();
    5ea4:	0005ec80 	call	5ec8 <initOSDataStructs>
	initCreateTasks();
    5ea8:	0005f880 	call	5f88 <initCreateTasks>
	vTaskStartScheduler();
    5eac:	0002e840 	call	2e84 <vTaskStartScheduler>

	for(;;);
    5eb0:	003fff06 	br	5eb0 <__alt_data_end+0xf0005eb0>
	return 0;
}
    5eb4:	e037883a 	mov	sp,fp
    5eb8:	dfc00117 	ldw	ra,4(sp)
    5ebc:	df000017 	ldw	fp,0(sp)
    5ec0:	dec00204 	addi	sp,sp,8
    5ec4:	f800283a 	ret

00005ec8 <initOSDataStructs>:

/* This function simply creates a message queue and a semaphore */
int initOSDataStructs(void)
{
    5ec8:	defffe04 	addi	sp,sp,-8
    5ecc:	dfc00115 	stw	ra,4(sp)
    5ed0:	df000015 	stw	fp,0(sp)
    5ed4:	d839883a 	mov	fp,sp
	/* Create Queues */
	Q_freq_data = xQueueCreate( 100, sizeof( double ) );
    5ed8:	000d883a 	mov	r6,zero
    5edc:	01400204 	movi	r5,8
    5ee0:	01001904 	movi	r4,100
    5ee4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5ee8:	d0a03f15 	stw	r2,-32516(gp)
	Q_threshold = xQueueCreate( 2, sizeof( double ) );
    5eec:	000d883a 	mov	r6,zero
    5ef0:	01400204 	movi	r5,8
    5ef4:	01000084 	movi	r4,2
    5ef8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5efc:	d0a03a15 	stw	r2,-32536(gp)
	Q_shed = xQueueCreate( 10, sizeof( int ) );
    5f00:	000d883a 	mov	r6,zero
    5f04:	01400104 	movi	r5,4
    5f08:	01000284 	movi	r4,10
    5f0c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5f10:	d0a04315 	stw	r2,-32500(gp)
	Q_load = xQueueCreate( 10, sizeof( int ) );
    5f14:	000d883a 	mov	r6,zero
    5f18:	01400104 	movi	r5,4
    5f1c:	01000284 	movi	r4,10
    5f20:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5f24:	d0a03d15 	stw	r2,-32524(gp)
	Q_timing = xQueueCreate( 4, sizeof( int ) );
    5f28:	000d883a 	mov	r6,zero
    5f2c:	01400104 	movi	r5,4
    5f30:	01000104 	movi	r4,4
    5f34:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5f38:	d0a04115 	stw	r2,-32508(gp)
	Q_resp = xQueueCreate( 1, sizeof( int ) );
    5f3c:	000d883a 	mov	r6,zero
    5f40:	01400104 	movi	r5,4
    5f44:	01000044 	movi	r4,1
    5f48:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5f4c:	d0a03815 	stw	r2,-32544(gp)

	/* Create Semaphores */
	roc_sem = xSemaphoreCreateCounting( 9999, 1 );
    5f50:	01400044 	movi	r5,1
    5f54:	0109c3c4 	movi	r4,9999
    5f58:	0001e840 	call	1e84 <xQueueCreateCountingSemaphore>
    5f5c:	d0a03c15 	stw	r2,-32528(gp)
	state_sem = xSemaphoreCreateCounting( 9999, 1 );
    5f60:	01400044 	movi	r5,1
    5f64:	0109c3c4 	movi	r4,9999
    5f68:	0001e840 	call	1e84 <xQueueCreateCountingSemaphore>
    5f6c:	d0a03e15 	stw	r2,-32520(gp)

	return 0;
    5f70:	0005883a 	mov	r2,zero
}
    5f74:	e037883a 	mov	sp,fp
    5f78:	dfc00117 	ldw	ra,4(sp)
    5f7c:	df000017 	ldw	fp,0(sp)
    5f80:	dec00204 	addi	sp,sp,8
    5f84:	f800283a 	ret

00005f88 <initCreateTasks>:
// This function creates the tasks used in this example
int initCreateTasks(void)
{
    5f88:	defffa04 	addi	sp,sp,-24
    5f8c:	dfc00515 	stw	ra,20(sp)
    5f90:	df000415 	stw	fp,16(sp)
    5f94:	df000404 	addi	fp,sp,16
	xTaskCreate( vLoadManagerTask, "LoadManagerTask", configMINIMAL_STACK_SIZE, NULL, load_manager_priority, NULL );
    5f98:	d8000315 	stw	zero,12(sp)
    5f9c:	d8000215 	stw	zero,8(sp)
    5fa0:	d8000115 	stw	zero,4(sp)
    5fa4:	008001c4 	movi	r2,7
    5fa8:	d8800015 	stw	r2,0(sp)
    5fac:	000f883a 	mov	r7,zero
    5fb0:	01840004 	movi	r6,4096
    5fb4:	01420034 	movhi	r5,2048
    5fb8:	29405004 	addi	r5,r5,320
    5fbc:	01000034 	movhi	r4,0
    5fc0:	21177a04 	addi	r4,r4,24040
    5fc4:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vSwitchCon, "SwitchCon", configMINIMAL_STACK_SIZE, NULL, switch_con_priority, NULL );
    5fc8:	d8000315 	stw	zero,12(sp)
    5fcc:	d8000215 	stw	zero,8(sp)
    5fd0:	d8000115 	stw	zero,4(sp)
    5fd4:	00800204 	movi	r2,8
    5fd8:	d8800015 	stw	r2,0(sp)
    5fdc:	000f883a 	mov	r7,zero
    5fe0:	01840004 	movi	r6,4096
    5fe4:	01420034 	movhi	r5,2048
    5fe8:	29405404 	addi	r5,r5,336
    5fec:	01000034 	movhi	r4,0
    5ff0:	21176c04 	addi	r4,r4,23984
    5ff4:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vFrequencyAnalyser, "FrequencyAnalyser", configMINIMAL_STACK_SIZE, NULL, freq_analyser_priority, NULL );
    5ff8:	d8000315 	stw	zero,12(sp)
    5ffc:	d8000215 	stw	zero,8(sp)
    6000:	d8000115 	stw	zero,4(sp)
    6004:	00800204 	movi	r2,8
    6008:	d8800015 	stw	r2,0(sp)
    600c:	000f883a 	mov	r7,zero
    6010:	01840004 	movi	r6,4096
    6014:	01420034 	movhi	r5,2048
    6018:	29405704 	addi	r5,r5,348
    601c:	01000034 	movhi	r4,0
    6020:	21171d04 	addi	r4,r4,23668
    6024:	0002b780 	call	2b78 <xTaskGenericCreate>

	return 0;
    6028:	0005883a 	mov	r2,zero
}
    602c:	e037883a 	mov	sp,fp
    6030:	dfc00117 	ldw	ra,4(sp)
    6034:	df000017 	ldw	fp,0(sp)
    6038:	dec00204 	addi	sp,sp,8
    603c:	f800283a 	ret

00006040 <__adddf3>:
    6040:	02c00434 	movhi	r11,16
    6044:	5affffc4 	addi	r11,r11,-1
    6048:	2806d7fa 	srli	r3,r5,31
    604c:	2ad4703a 	and	r10,r5,r11
    6050:	3ad2703a 	and	r9,r7,r11
    6054:	3804d53a 	srli	r2,r7,20
    6058:	3018d77a 	srli	r12,r6,29
    605c:	280ad53a 	srli	r5,r5,20
    6060:	501490fa 	slli	r10,r10,3
    6064:	2010d77a 	srli	r8,r4,29
    6068:	481290fa 	slli	r9,r9,3
    606c:	380ed7fa 	srli	r7,r7,31
    6070:	defffb04 	addi	sp,sp,-20
    6074:	dc800215 	stw	r18,8(sp)
    6078:	dc400115 	stw	r17,4(sp)
    607c:	dc000015 	stw	r16,0(sp)
    6080:	dfc00415 	stw	ra,16(sp)
    6084:	dcc00315 	stw	r19,12(sp)
    6088:	1c803fcc 	andi	r18,r3,255
    608c:	2c01ffcc 	andi	r16,r5,2047
    6090:	5210b03a 	or	r8,r10,r8
    6094:	202290fa 	slli	r17,r4,3
    6098:	1081ffcc 	andi	r2,r2,2047
    609c:	4b12b03a 	or	r9,r9,r12
    60a0:	300c90fa 	slli	r6,r6,3
    60a4:	91c07526 	beq	r18,r7,627c <__adddf3+0x23c>
    60a8:	8087c83a 	sub	r3,r16,r2
    60ac:	00c0ab0e 	bge	zero,r3,635c <__adddf3+0x31c>
    60b0:	10002a1e 	bne	r2,zero,615c <__adddf3+0x11c>
    60b4:	4984b03a 	or	r2,r9,r6
    60b8:	1000961e 	bne	r2,zero,6314 <__adddf3+0x2d4>
    60bc:	888001cc 	andi	r2,r17,7
    60c0:	10000726 	beq	r2,zero,60e0 <__adddf3+0xa0>
    60c4:	888003cc 	andi	r2,r17,15
    60c8:	00c00104 	movi	r3,4
    60cc:	10c00426 	beq	r2,r3,60e0 <__adddf3+0xa0>
    60d0:	88c7883a 	add	r3,r17,r3
    60d4:	1c63803a 	cmpltu	r17,r3,r17
    60d8:	4451883a 	add	r8,r8,r17
    60dc:	1823883a 	mov	r17,r3
    60e0:	4080202c 	andhi	r2,r8,128
    60e4:	10005926 	beq	r2,zero,624c <__adddf3+0x20c>
    60e8:	84000044 	addi	r16,r16,1
    60ec:	0081ffc4 	movi	r2,2047
    60f0:	8080ba26 	beq	r16,r2,63dc <__adddf3+0x39c>
    60f4:	00bfe034 	movhi	r2,65408
    60f8:	10bfffc4 	addi	r2,r2,-1
    60fc:	4090703a 	and	r8,r8,r2
    6100:	4004977a 	slli	r2,r8,29
    6104:	4010927a 	slli	r8,r8,9
    6108:	8822d0fa 	srli	r17,r17,3
    610c:	8401ffcc 	andi	r16,r16,2047
    6110:	4010d33a 	srli	r8,r8,12
    6114:	9007883a 	mov	r3,r18
    6118:	1444b03a 	or	r2,r2,r17
    611c:	8401ffcc 	andi	r16,r16,2047
    6120:	8020953a 	slli	r16,r16,20
    6124:	18c03fcc 	andi	r3,r3,255
    6128:	01000434 	movhi	r4,16
    612c:	213fffc4 	addi	r4,r4,-1
    6130:	180697fa 	slli	r3,r3,31
    6134:	4110703a 	and	r8,r8,r4
    6138:	4410b03a 	or	r8,r8,r16
    613c:	40c6b03a 	or	r3,r8,r3
    6140:	dfc00417 	ldw	ra,16(sp)
    6144:	dcc00317 	ldw	r19,12(sp)
    6148:	dc800217 	ldw	r18,8(sp)
    614c:	dc400117 	ldw	r17,4(sp)
    6150:	dc000017 	ldw	r16,0(sp)
    6154:	dec00504 	addi	sp,sp,20
    6158:	f800283a 	ret
    615c:	0081ffc4 	movi	r2,2047
    6160:	80bfd626 	beq	r16,r2,60bc <__alt_data_end+0xf00060bc>
    6164:	4a402034 	orhi	r9,r9,128
    6168:	00800e04 	movi	r2,56
    616c:	10c09f16 	blt	r2,r3,63ec <__adddf3+0x3ac>
    6170:	008007c4 	movi	r2,31
    6174:	10c0c216 	blt	r2,r3,6480 <__adddf3+0x440>
    6178:	00800804 	movi	r2,32
    617c:	10c5c83a 	sub	r2,r2,r3
    6180:	488a983a 	sll	r5,r9,r2
    6184:	30c8d83a 	srl	r4,r6,r3
    6188:	3084983a 	sll	r2,r6,r2
    618c:	48c6d83a 	srl	r3,r9,r3
    6190:	290cb03a 	or	r6,r5,r4
    6194:	1004c03a 	cmpne	r2,r2,zero
    6198:	308cb03a 	or	r6,r6,r2
    619c:	898dc83a 	sub	r6,r17,r6
    61a0:	89a3803a 	cmpltu	r17,r17,r6
    61a4:	40d1c83a 	sub	r8,r8,r3
    61a8:	4451c83a 	sub	r8,r8,r17
    61ac:	3023883a 	mov	r17,r6
    61b0:	4080202c 	andhi	r2,r8,128
    61b4:	10002326 	beq	r2,zero,6244 <__adddf3+0x204>
    61b8:	04c02034 	movhi	r19,128
    61bc:	9cffffc4 	addi	r19,r19,-1
    61c0:	44e6703a 	and	r19,r8,r19
    61c4:	98007626 	beq	r19,zero,63a0 <__adddf3+0x360>
    61c8:	9809883a 	mov	r4,r19
    61cc:	00084200 	call	8420 <__clzsi2>
    61d0:	10fffe04 	addi	r3,r2,-8
    61d4:	010007c4 	movi	r4,31
    61d8:	20c07716 	blt	r4,r3,63b8 <__adddf3+0x378>
    61dc:	00800804 	movi	r2,32
    61e0:	10c5c83a 	sub	r2,r2,r3
    61e4:	8884d83a 	srl	r2,r17,r2
    61e8:	98d0983a 	sll	r8,r19,r3
    61ec:	88e2983a 	sll	r17,r17,r3
    61f0:	1204b03a 	or	r2,r2,r8
    61f4:	1c007416 	blt	r3,r16,63c8 <__adddf3+0x388>
    61f8:	1c21c83a 	sub	r16,r3,r16
    61fc:	82000044 	addi	r8,r16,1
    6200:	00c007c4 	movi	r3,31
    6204:	1a009116 	blt	r3,r8,644c <__adddf3+0x40c>
    6208:	00c00804 	movi	r3,32
    620c:	1a07c83a 	sub	r3,r3,r8
    6210:	8a08d83a 	srl	r4,r17,r8
    6214:	88e2983a 	sll	r17,r17,r3
    6218:	10c6983a 	sll	r3,r2,r3
    621c:	1210d83a 	srl	r8,r2,r8
    6220:	8804c03a 	cmpne	r2,r17,zero
    6224:	1906b03a 	or	r3,r3,r4
    6228:	18a2b03a 	or	r17,r3,r2
    622c:	0021883a 	mov	r16,zero
    6230:	003fa206 	br	60bc <__alt_data_end+0xf00060bc>
    6234:	1890b03a 	or	r8,r3,r2
    6238:	40017d26 	beq	r8,zero,6830 <__adddf3+0x7f0>
    623c:	1011883a 	mov	r8,r2
    6240:	1823883a 	mov	r17,r3
    6244:	888001cc 	andi	r2,r17,7
    6248:	103f9e1e 	bne	r2,zero,60c4 <__alt_data_end+0xf00060c4>
    624c:	4004977a 	slli	r2,r8,29
    6250:	8822d0fa 	srli	r17,r17,3
    6254:	4010d0fa 	srli	r8,r8,3
    6258:	9007883a 	mov	r3,r18
    625c:	1444b03a 	or	r2,r2,r17
    6260:	0101ffc4 	movi	r4,2047
    6264:	81002426 	beq	r16,r4,62f8 <__adddf3+0x2b8>
    6268:	8120703a 	and	r16,r16,r4
    626c:	01000434 	movhi	r4,16
    6270:	213fffc4 	addi	r4,r4,-1
    6274:	4110703a 	and	r8,r8,r4
    6278:	003fa806 	br	611c <__alt_data_end+0xf000611c>
    627c:	8089c83a 	sub	r4,r16,r2
    6280:	01005e0e 	bge	zero,r4,63fc <__adddf3+0x3bc>
    6284:	10002b26 	beq	r2,zero,6334 <__adddf3+0x2f4>
    6288:	0081ffc4 	movi	r2,2047
    628c:	80bf8b26 	beq	r16,r2,60bc <__alt_data_end+0xf00060bc>
    6290:	4a402034 	orhi	r9,r9,128
    6294:	00800e04 	movi	r2,56
    6298:	1100a40e 	bge	r2,r4,652c <__adddf3+0x4ec>
    629c:	498cb03a 	or	r6,r9,r6
    62a0:	300ac03a 	cmpne	r5,r6,zero
    62a4:	0013883a 	mov	r9,zero
    62a8:	2c4b883a 	add	r5,r5,r17
    62ac:	2c63803a 	cmpltu	r17,r5,r17
    62b0:	4a11883a 	add	r8,r9,r8
    62b4:	8a11883a 	add	r8,r17,r8
    62b8:	2823883a 	mov	r17,r5
    62bc:	4080202c 	andhi	r2,r8,128
    62c0:	103fe026 	beq	r2,zero,6244 <__alt_data_end+0xf0006244>
    62c4:	84000044 	addi	r16,r16,1
    62c8:	0081ffc4 	movi	r2,2047
    62cc:	8080d226 	beq	r16,r2,6618 <__adddf3+0x5d8>
    62d0:	00bfe034 	movhi	r2,65408
    62d4:	10bfffc4 	addi	r2,r2,-1
    62d8:	4090703a 	and	r8,r8,r2
    62dc:	880ad07a 	srli	r5,r17,1
    62e0:	400897fa 	slli	r4,r8,31
    62e4:	88c0004c 	andi	r3,r17,1
    62e8:	28e2b03a 	or	r17,r5,r3
    62ec:	4010d07a 	srli	r8,r8,1
    62f0:	2462b03a 	or	r17,r4,r17
    62f4:	003f7106 	br	60bc <__alt_data_end+0xf00060bc>
    62f8:	4088b03a 	or	r4,r8,r2
    62fc:	20014526 	beq	r4,zero,6814 <__adddf3+0x7d4>
    6300:	01000434 	movhi	r4,16
    6304:	42000234 	orhi	r8,r8,8
    6308:	213fffc4 	addi	r4,r4,-1
    630c:	4110703a 	and	r8,r8,r4
    6310:	003f8206 	br	611c <__alt_data_end+0xf000611c>
    6314:	18ffffc4 	addi	r3,r3,-1
    6318:	1800491e 	bne	r3,zero,6440 <__adddf3+0x400>
    631c:	898bc83a 	sub	r5,r17,r6
    6320:	8963803a 	cmpltu	r17,r17,r5
    6324:	4251c83a 	sub	r8,r8,r9
    6328:	4451c83a 	sub	r8,r8,r17
    632c:	2823883a 	mov	r17,r5
    6330:	003f9f06 	br	61b0 <__alt_data_end+0xf00061b0>
    6334:	4984b03a 	or	r2,r9,r6
    6338:	103f6026 	beq	r2,zero,60bc <__alt_data_end+0xf00060bc>
    633c:	213fffc4 	addi	r4,r4,-1
    6340:	2000931e 	bne	r4,zero,6590 <__adddf3+0x550>
    6344:	898d883a 	add	r6,r17,r6
    6348:	3463803a 	cmpltu	r17,r6,r17
    634c:	4251883a 	add	r8,r8,r9
    6350:	8a11883a 	add	r8,r17,r8
    6354:	3023883a 	mov	r17,r6
    6358:	003fd806 	br	62bc <__alt_data_end+0xf00062bc>
    635c:	1800541e 	bne	r3,zero,64b0 <__adddf3+0x470>
    6360:	80800044 	addi	r2,r16,1
    6364:	1081ffcc 	andi	r2,r2,2047
    6368:	00c00044 	movi	r3,1
    636c:	1880a00e 	bge	r3,r2,65f0 <__adddf3+0x5b0>
    6370:	8989c83a 	sub	r4,r17,r6
    6374:	8905803a 	cmpltu	r2,r17,r4
    6378:	4267c83a 	sub	r19,r8,r9
    637c:	98a7c83a 	sub	r19,r19,r2
    6380:	9880202c 	andhi	r2,r19,128
    6384:	10006326 	beq	r2,zero,6514 <__adddf3+0x4d4>
    6388:	3463c83a 	sub	r17,r6,r17
    638c:	4a07c83a 	sub	r3,r9,r8
    6390:	344d803a 	cmpltu	r6,r6,r17
    6394:	19a7c83a 	sub	r19,r3,r6
    6398:	3825883a 	mov	r18,r7
    639c:	983f8a1e 	bne	r19,zero,61c8 <__alt_data_end+0xf00061c8>
    63a0:	8809883a 	mov	r4,r17
    63a4:	00084200 	call	8420 <__clzsi2>
    63a8:	10800804 	addi	r2,r2,32
    63ac:	10fffe04 	addi	r3,r2,-8
    63b0:	010007c4 	movi	r4,31
    63b4:	20ff890e 	bge	r4,r3,61dc <__alt_data_end+0xf00061dc>
    63b8:	10bff604 	addi	r2,r2,-40
    63bc:	8884983a 	sll	r2,r17,r2
    63c0:	0023883a 	mov	r17,zero
    63c4:	1c3f8c0e 	bge	r3,r16,61f8 <__alt_data_end+0xf00061f8>
    63c8:	023fe034 	movhi	r8,65408
    63cc:	423fffc4 	addi	r8,r8,-1
    63d0:	80e1c83a 	sub	r16,r16,r3
    63d4:	1210703a 	and	r8,r2,r8
    63d8:	003f3806 	br	60bc <__alt_data_end+0xf00060bc>
    63dc:	9007883a 	mov	r3,r18
    63e0:	0011883a 	mov	r8,zero
    63e4:	0005883a 	mov	r2,zero
    63e8:	003f4c06 	br	611c <__alt_data_end+0xf000611c>
    63ec:	498cb03a 	or	r6,r9,r6
    63f0:	300cc03a 	cmpne	r6,r6,zero
    63f4:	0007883a 	mov	r3,zero
    63f8:	003f6806 	br	619c <__alt_data_end+0xf000619c>
    63fc:	20009c1e 	bne	r4,zero,6670 <__adddf3+0x630>
    6400:	80800044 	addi	r2,r16,1
    6404:	1141ffcc 	andi	r5,r2,2047
    6408:	01000044 	movi	r4,1
    640c:	2140670e 	bge	r4,r5,65ac <__adddf3+0x56c>
    6410:	0101ffc4 	movi	r4,2047
    6414:	11007f26 	beq	r2,r4,6614 <__adddf3+0x5d4>
    6418:	898d883a 	add	r6,r17,r6
    641c:	4247883a 	add	r3,r8,r9
    6420:	3451803a 	cmpltu	r8,r6,r17
    6424:	40d1883a 	add	r8,r8,r3
    6428:	402297fa 	slli	r17,r8,31
    642c:	300cd07a 	srli	r6,r6,1
    6430:	4010d07a 	srli	r8,r8,1
    6434:	1021883a 	mov	r16,r2
    6438:	89a2b03a 	or	r17,r17,r6
    643c:	003f1f06 	br	60bc <__alt_data_end+0xf00060bc>
    6440:	0081ffc4 	movi	r2,2047
    6444:	80bf481e 	bne	r16,r2,6168 <__alt_data_end+0xf0006168>
    6448:	003f1c06 	br	60bc <__alt_data_end+0xf00060bc>
    644c:	843ff844 	addi	r16,r16,-31
    6450:	01000804 	movi	r4,32
    6454:	1406d83a 	srl	r3,r2,r16
    6458:	41005026 	beq	r8,r4,659c <__adddf3+0x55c>
    645c:	01001004 	movi	r4,64
    6460:	2211c83a 	sub	r8,r4,r8
    6464:	1204983a 	sll	r2,r2,r8
    6468:	88a2b03a 	or	r17,r17,r2
    646c:	8822c03a 	cmpne	r17,r17,zero
    6470:	1c62b03a 	or	r17,r3,r17
    6474:	0011883a 	mov	r8,zero
    6478:	0021883a 	mov	r16,zero
    647c:	003f7106 	br	6244 <__alt_data_end+0xf0006244>
    6480:	193ff804 	addi	r4,r3,-32
    6484:	00800804 	movi	r2,32
    6488:	4908d83a 	srl	r4,r9,r4
    648c:	18804526 	beq	r3,r2,65a4 <__adddf3+0x564>
    6490:	00801004 	movi	r2,64
    6494:	10c5c83a 	sub	r2,r2,r3
    6498:	4886983a 	sll	r3,r9,r2
    649c:	198cb03a 	or	r6,r3,r6
    64a0:	300cc03a 	cmpne	r6,r6,zero
    64a4:	218cb03a 	or	r6,r4,r6
    64a8:	0007883a 	mov	r3,zero
    64ac:	003f3b06 	br	619c <__alt_data_end+0xf000619c>
    64b0:	80002a26 	beq	r16,zero,655c <__adddf3+0x51c>
    64b4:	0101ffc4 	movi	r4,2047
    64b8:	11006826 	beq	r2,r4,665c <__adddf3+0x61c>
    64bc:	00c7c83a 	sub	r3,zero,r3
    64c0:	42002034 	orhi	r8,r8,128
    64c4:	01000e04 	movi	r4,56
    64c8:	20c07c16 	blt	r4,r3,66bc <__adddf3+0x67c>
    64cc:	010007c4 	movi	r4,31
    64d0:	20c0da16 	blt	r4,r3,683c <__adddf3+0x7fc>
    64d4:	01000804 	movi	r4,32
    64d8:	20c9c83a 	sub	r4,r4,r3
    64dc:	4114983a 	sll	r10,r8,r4
    64e0:	88cad83a 	srl	r5,r17,r3
    64e4:	8908983a 	sll	r4,r17,r4
    64e8:	40c6d83a 	srl	r3,r8,r3
    64ec:	5162b03a 	or	r17,r10,r5
    64f0:	2008c03a 	cmpne	r4,r4,zero
    64f4:	8922b03a 	or	r17,r17,r4
    64f8:	3463c83a 	sub	r17,r6,r17
    64fc:	48c7c83a 	sub	r3,r9,r3
    6500:	344d803a 	cmpltu	r6,r6,r17
    6504:	1991c83a 	sub	r8,r3,r6
    6508:	1021883a 	mov	r16,r2
    650c:	3825883a 	mov	r18,r7
    6510:	003f2706 	br	61b0 <__alt_data_end+0xf00061b0>
    6514:	24d0b03a 	or	r8,r4,r19
    6518:	40001b1e 	bne	r8,zero,6588 <__adddf3+0x548>
    651c:	0005883a 	mov	r2,zero
    6520:	0007883a 	mov	r3,zero
    6524:	0021883a 	mov	r16,zero
    6528:	003f4d06 	br	6260 <__alt_data_end+0xf0006260>
    652c:	008007c4 	movi	r2,31
    6530:	11003c16 	blt	r2,r4,6624 <__adddf3+0x5e4>
    6534:	00800804 	movi	r2,32
    6538:	1105c83a 	sub	r2,r2,r4
    653c:	488e983a 	sll	r7,r9,r2
    6540:	310ad83a 	srl	r5,r6,r4
    6544:	3084983a 	sll	r2,r6,r2
    6548:	4912d83a 	srl	r9,r9,r4
    654c:	394ab03a 	or	r5,r7,r5
    6550:	1004c03a 	cmpne	r2,r2,zero
    6554:	288ab03a 	or	r5,r5,r2
    6558:	003f5306 	br	62a8 <__alt_data_end+0xf00062a8>
    655c:	4448b03a 	or	r4,r8,r17
    6560:	20003e26 	beq	r4,zero,665c <__adddf3+0x61c>
    6564:	00c6303a 	nor	r3,zero,r3
    6568:	18003a1e 	bne	r3,zero,6654 <__adddf3+0x614>
    656c:	3463c83a 	sub	r17,r6,r17
    6570:	4a07c83a 	sub	r3,r9,r8
    6574:	344d803a 	cmpltu	r6,r6,r17
    6578:	1991c83a 	sub	r8,r3,r6
    657c:	1021883a 	mov	r16,r2
    6580:	3825883a 	mov	r18,r7
    6584:	003f0a06 	br	61b0 <__alt_data_end+0xf00061b0>
    6588:	2023883a 	mov	r17,r4
    658c:	003f0d06 	br	61c4 <__alt_data_end+0xf00061c4>
    6590:	0081ffc4 	movi	r2,2047
    6594:	80bf3f1e 	bne	r16,r2,6294 <__alt_data_end+0xf0006294>
    6598:	003ec806 	br	60bc <__alt_data_end+0xf00060bc>
    659c:	0005883a 	mov	r2,zero
    65a0:	003fb106 	br	6468 <__alt_data_end+0xf0006468>
    65a4:	0007883a 	mov	r3,zero
    65a8:	003fbc06 	br	649c <__alt_data_end+0xf000649c>
    65ac:	4444b03a 	or	r2,r8,r17
    65b0:	8000871e 	bne	r16,zero,67d0 <__adddf3+0x790>
    65b4:	1000ba26 	beq	r2,zero,68a0 <__adddf3+0x860>
    65b8:	4984b03a 	or	r2,r9,r6
    65bc:	103ebf26 	beq	r2,zero,60bc <__alt_data_end+0xf00060bc>
    65c0:	8985883a 	add	r2,r17,r6
    65c4:	4247883a 	add	r3,r8,r9
    65c8:	1451803a 	cmpltu	r8,r2,r17
    65cc:	40d1883a 	add	r8,r8,r3
    65d0:	40c0202c 	andhi	r3,r8,128
    65d4:	1023883a 	mov	r17,r2
    65d8:	183f1a26 	beq	r3,zero,6244 <__alt_data_end+0xf0006244>
    65dc:	00bfe034 	movhi	r2,65408
    65e0:	10bfffc4 	addi	r2,r2,-1
    65e4:	2021883a 	mov	r16,r4
    65e8:	4090703a 	and	r8,r8,r2
    65ec:	003eb306 	br	60bc <__alt_data_end+0xf00060bc>
    65f0:	4444b03a 	or	r2,r8,r17
    65f4:	8000291e 	bne	r16,zero,669c <__adddf3+0x65c>
    65f8:	10004b1e 	bne	r2,zero,6728 <__adddf3+0x6e8>
    65fc:	4990b03a 	or	r8,r9,r6
    6600:	40008b26 	beq	r8,zero,6830 <__adddf3+0x7f0>
    6604:	4811883a 	mov	r8,r9
    6608:	3023883a 	mov	r17,r6
    660c:	3825883a 	mov	r18,r7
    6610:	003eaa06 	br	60bc <__alt_data_end+0xf00060bc>
    6614:	1021883a 	mov	r16,r2
    6618:	0011883a 	mov	r8,zero
    661c:	0005883a 	mov	r2,zero
    6620:	003f0f06 	br	6260 <__alt_data_end+0xf0006260>
    6624:	217ff804 	addi	r5,r4,-32
    6628:	00800804 	movi	r2,32
    662c:	494ad83a 	srl	r5,r9,r5
    6630:	20807d26 	beq	r4,r2,6828 <__adddf3+0x7e8>
    6634:	00801004 	movi	r2,64
    6638:	1109c83a 	sub	r4,r2,r4
    663c:	4912983a 	sll	r9,r9,r4
    6640:	498cb03a 	or	r6,r9,r6
    6644:	300cc03a 	cmpne	r6,r6,zero
    6648:	298ab03a 	or	r5,r5,r6
    664c:	0013883a 	mov	r9,zero
    6650:	003f1506 	br	62a8 <__alt_data_end+0xf00062a8>
    6654:	0101ffc4 	movi	r4,2047
    6658:	113f9a1e 	bne	r2,r4,64c4 <__alt_data_end+0xf00064c4>
    665c:	4811883a 	mov	r8,r9
    6660:	3023883a 	mov	r17,r6
    6664:	1021883a 	mov	r16,r2
    6668:	3825883a 	mov	r18,r7
    666c:	003e9306 	br	60bc <__alt_data_end+0xf00060bc>
    6670:	8000161e 	bne	r16,zero,66cc <__adddf3+0x68c>
    6674:	444ab03a 	or	r5,r8,r17
    6678:	28005126 	beq	r5,zero,67c0 <__adddf3+0x780>
    667c:	0108303a 	nor	r4,zero,r4
    6680:	20004d1e 	bne	r4,zero,67b8 <__adddf3+0x778>
    6684:	89a3883a 	add	r17,r17,r6
    6688:	4253883a 	add	r9,r8,r9
    668c:	898d803a 	cmpltu	r6,r17,r6
    6690:	3251883a 	add	r8,r6,r9
    6694:	1021883a 	mov	r16,r2
    6698:	003f0806 	br	62bc <__alt_data_end+0xf00062bc>
    669c:	1000301e 	bne	r2,zero,6760 <__adddf3+0x720>
    66a0:	4984b03a 	or	r2,r9,r6
    66a4:	10007126 	beq	r2,zero,686c <__adddf3+0x82c>
    66a8:	4811883a 	mov	r8,r9
    66ac:	3023883a 	mov	r17,r6
    66b0:	3825883a 	mov	r18,r7
    66b4:	0401ffc4 	movi	r16,2047
    66b8:	003e8006 	br	60bc <__alt_data_end+0xf00060bc>
    66bc:	4462b03a 	or	r17,r8,r17
    66c0:	8822c03a 	cmpne	r17,r17,zero
    66c4:	0007883a 	mov	r3,zero
    66c8:	003f8b06 	br	64f8 <__alt_data_end+0xf00064f8>
    66cc:	0141ffc4 	movi	r5,2047
    66d0:	11403b26 	beq	r2,r5,67c0 <__adddf3+0x780>
    66d4:	0109c83a 	sub	r4,zero,r4
    66d8:	42002034 	orhi	r8,r8,128
    66dc:	01400e04 	movi	r5,56
    66e0:	29006716 	blt	r5,r4,6880 <__adddf3+0x840>
    66e4:	014007c4 	movi	r5,31
    66e8:	29007016 	blt	r5,r4,68ac <__adddf3+0x86c>
    66ec:	01400804 	movi	r5,32
    66f0:	290bc83a 	sub	r5,r5,r4
    66f4:	4154983a 	sll	r10,r8,r5
    66f8:	890ed83a 	srl	r7,r17,r4
    66fc:	894a983a 	sll	r5,r17,r5
    6700:	4108d83a 	srl	r4,r8,r4
    6704:	51e2b03a 	or	r17,r10,r7
    6708:	280ac03a 	cmpne	r5,r5,zero
    670c:	8962b03a 	or	r17,r17,r5
    6710:	89a3883a 	add	r17,r17,r6
    6714:	2253883a 	add	r9,r4,r9
    6718:	898d803a 	cmpltu	r6,r17,r6
    671c:	3251883a 	add	r8,r6,r9
    6720:	1021883a 	mov	r16,r2
    6724:	003ee506 	br	62bc <__alt_data_end+0xf00062bc>
    6728:	4984b03a 	or	r2,r9,r6
    672c:	103e6326 	beq	r2,zero,60bc <__alt_data_end+0xf00060bc>
    6730:	8987c83a 	sub	r3,r17,r6
    6734:	88c9803a 	cmpltu	r4,r17,r3
    6738:	4245c83a 	sub	r2,r8,r9
    673c:	1105c83a 	sub	r2,r2,r4
    6740:	1100202c 	andhi	r4,r2,128
    6744:	203ebb26 	beq	r4,zero,6234 <__alt_data_end+0xf0006234>
    6748:	3463c83a 	sub	r17,r6,r17
    674c:	4a07c83a 	sub	r3,r9,r8
    6750:	344d803a 	cmpltu	r6,r6,r17
    6754:	1991c83a 	sub	r8,r3,r6
    6758:	3825883a 	mov	r18,r7
    675c:	003e5706 	br	60bc <__alt_data_end+0xf00060bc>
    6760:	4984b03a 	or	r2,r9,r6
    6764:	10002e26 	beq	r2,zero,6820 <__adddf3+0x7e0>
    6768:	4004d0fa 	srli	r2,r8,3
    676c:	8822d0fa 	srli	r17,r17,3
    6770:	4010977a 	slli	r8,r8,29
    6774:	10c0022c 	andhi	r3,r2,8
    6778:	4462b03a 	or	r17,r8,r17
    677c:	18000826 	beq	r3,zero,67a0 <__adddf3+0x760>
    6780:	4808d0fa 	srli	r4,r9,3
    6784:	20c0022c 	andhi	r3,r4,8
    6788:	1800051e 	bne	r3,zero,67a0 <__adddf3+0x760>
    678c:	300cd0fa 	srli	r6,r6,3
    6790:	4806977a 	slli	r3,r9,29
    6794:	2005883a 	mov	r2,r4
    6798:	3825883a 	mov	r18,r7
    679c:	19a2b03a 	or	r17,r3,r6
    67a0:	8810d77a 	srli	r8,r17,29
    67a4:	100490fa 	slli	r2,r2,3
    67a8:	882290fa 	slli	r17,r17,3
    67ac:	0401ffc4 	movi	r16,2047
    67b0:	4090b03a 	or	r8,r8,r2
    67b4:	003e4106 	br	60bc <__alt_data_end+0xf00060bc>
    67b8:	0141ffc4 	movi	r5,2047
    67bc:	117fc71e 	bne	r2,r5,66dc <__alt_data_end+0xf00066dc>
    67c0:	4811883a 	mov	r8,r9
    67c4:	3023883a 	mov	r17,r6
    67c8:	1021883a 	mov	r16,r2
    67cc:	003e3b06 	br	60bc <__alt_data_end+0xf00060bc>
    67d0:	10002f26 	beq	r2,zero,6890 <__adddf3+0x850>
    67d4:	4984b03a 	or	r2,r9,r6
    67d8:	10001126 	beq	r2,zero,6820 <__adddf3+0x7e0>
    67dc:	4004d0fa 	srli	r2,r8,3
    67e0:	8822d0fa 	srli	r17,r17,3
    67e4:	4010977a 	slli	r8,r8,29
    67e8:	10c0022c 	andhi	r3,r2,8
    67ec:	4462b03a 	or	r17,r8,r17
    67f0:	183feb26 	beq	r3,zero,67a0 <__alt_data_end+0xf00067a0>
    67f4:	4808d0fa 	srli	r4,r9,3
    67f8:	20c0022c 	andhi	r3,r4,8
    67fc:	183fe81e 	bne	r3,zero,67a0 <__alt_data_end+0xf00067a0>
    6800:	300cd0fa 	srli	r6,r6,3
    6804:	4806977a 	slli	r3,r9,29
    6808:	2005883a 	mov	r2,r4
    680c:	19a2b03a 	or	r17,r3,r6
    6810:	003fe306 	br	67a0 <__alt_data_end+0xf00067a0>
    6814:	0011883a 	mov	r8,zero
    6818:	0005883a 	mov	r2,zero
    681c:	003e3f06 	br	611c <__alt_data_end+0xf000611c>
    6820:	0401ffc4 	movi	r16,2047
    6824:	003e2506 	br	60bc <__alt_data_end+0xf00060bc>
    6828:	0013883a 	mov	r9,zero
    682c:	003f8406 	br	6640 <__alt_data_end+0xf0006640>
    6830:	0005883a 	mov	r2,zero
    6834:	0007883a 	mov	r3,zero
    6838:	003e8906 	br	6260 <__alt_data_end+0xf0006260>
    683c:	197ff804 	addi	r5,r3,-32
    6840:	01000804 	movi	r4,32
    6844:	414ad83a 	srl	r5,r8,r5
    6848:	19002426 	beq	r3,r4,68dc <__adddf3+0x89c>
    684c:	01001004 	movi	r4,64
    6850:	20c7c83a 	sub	r3,r4,r3
    6854:	40c6983a 	sll	r3,r8,r3
    6858:	1c46b03a 	or	r3,r3,r17
    685c:	1806c03a 	cmpne	r3,r3,zero
    6860:	28e2b03a 	or	r17,r5,r3
    6864:	0007883a 	mov	r3,zero
    6868:	003f2306 	br	64f8 <__alt_data_end+0xf00064f8>
    686c:	0007883a 	mov	r3,zero
    6870:	5811883a 	mov	r8,r11
    6874:	00bfffc4 	movi	r2,-1
    6878:	0401ffc4 	movi	r16,2047
    687c:	003e7806 	br	6260 <__alt_data_end+0xf0006260>
    6880:	4462b03a 	or	r17,r8,r17
    6884:	8822c03a 	cmpne	r17,r17,zero
    6888:	0009883a 	mov	r4,zero
    688c:	003fa006 	br	6710 <__alt_data_end+0xf0006710>
    6890:	4811883a 	mov	r8,r9
    6894:	3023883a 	mov	r17,r6
    6898:	0401ffc4 	movi	r16,2047
    689c:	003e0706 	br	60bc <__alt_data_end+0xf00060bc>
    68a0:	4811883a 	mov	r8,r9
    68a4:	3023883a 	mov	r17,r6
    68a8:	003e0406 	br	60bc <__alt_data_end+0xf00060bc>
    68ac:	21fff804 	addi	r7,r4,-32
    68b0:	01400804 	movi	r5,32
    68b4:	41ced83a 	srl	r7,r8,r7
    68b8:	21400a26 	beq	r4,r5,68e4 <__adddf3+0x8a4>
    68bc:	01401004 	movi	r5,64
    68c0:	2909c83a 	sub	r4,r5,r4
    68c4:	4108983a 	sll	r4,r8,r4
    68c8:	2448b03a 	or	r4,r4,r17
    68cc:	2008c03a 	cmpne	r4,r4,zero
    68d0:	3922b03a 	or	r17,r7,r4
    68d4:	0009883a 	mov	r4,zero
    68d8:	003f8d06 	br	6710 <__alt_data_end+0xf0006710>
    68dc:	0007883a 	mov	r3,zero
    68e0:	003fdd06 	br	6858 <__alt_data_end+0xf0006858>
    68e4:	0009883a 	mov	r4,zero
    68e8:	003ff706 	br	68c8 <__alt_data_end+0xf00068c8>

000068ec <__divdf3>:
    68ec:	defff204 	addi	sp,sp,-56
    68f0:	dd400915 	stw	r21,36(sp)
    68f4:	282ad53a 	srli	r21,r5,20
    68f8:	dd000815 	stw	r20,32(sp)
    68fc:	2828d7fa 	srli	r20,r5,31
    6900:	dc000415 	stw	r16,16(sp)
    6904:	04000434 	movhi	r16,16
    6908:	df000c15 	stw	fp,48(sp)
    690c:	843fffc4 	addi	r16,r16,-1
    6910:	dfc00d15 	stw	ra,52(sp)
    6914:	ddc00b15 	stw	r23,44(sp)
    6918:	dd800a15 	stw	r22,40(sp)
    691c:	dcc00715 	stw	r19,28(sp)
    6920:	dc800615 	stw	r18,24(sp)
    6924:	dc400515 	stw	r17,20(sp)
    6928:	ad41ffcc 	andi	r21,r21,2047
    692c:	2c20703a 	and	r16,r5,r16
    6930:	a7003fcc 	andi	fp,r20,255
    6934:	a8006126 	beq	r21,zero,6abc <__divdf3+0x1d0>
    6938:	0081ffc4 	movi	r2,2047
    693c:	2025883a 	mov	r18,r4
    6940:	a8803726 	beq	r21,r2,6a20 <__divdf3+0x134>
    6944:	80800434 	orhi	r2,r16,16
    6948:	100490fa 	slli	r2,r2,3
    694c:	2020d77a 	srli	r16,r4,29
    6950:	202490fa 	slli	r18,r4,3
    6954:	ad7f0044 	addi	r21,r21,-1023
    6958:	80a0b03a 	or	r16,r16,r2
    695c:	0027883a 	mov	r19,zero
    6960:	0013883a 	mov	r9,zero
    6964:	3804d53a 	srli	r2,r7,20
    6968:	382cd7fa 	srli	r22,r7,31
    696c:	04400434 	movhi	r17,16
    6970:	8c7fffc4 	addi	r17,r17,-1
    6974:	1081ffcc 	andi	r2,r2,2047
    6978:	3011883a 	mov	r8,r6
    697c:	3c62703a 	and	r17,r7,r17
    6980:	b5c03fcc 	andi	r23,r22,255
    6984:	10006c26 	beq	r2,zero,6b38 <__divdf3+0x24c>
    6988:	00c1ffc4 	movi	r3,2047
    698c:	10c06426 	beq	r2,r3,6b20 <__divdf3+0x234>
    6990:	88c00434 	orhi	r3,r17,16
    6994:	180690fa 	slli	r3,r3,3
    6998:	3022d77a 	srli	r17,r6,29
    699c:	301090fa 	slli	r8,r6,3
    69a0:	10bf0044 	addi	r2,r2,-1023
    69a4:	88e2b03a 	or	r17,r17,r3
    69a8:	000f883a 	mov	r7,zero
    69ac:	a58cf03a 	xor	r6,r20,r22
    69b0:	3cc8b03a 	or	r4,r7,r19
    69b4:	a8abc83a 	sub	r21,r21,r2
    69b8:	008003c4 	movi	r2,15
    69bc:	3007883a 	mov	r3,r6
    69c0:	34c03fcc 	andi	r19,r6,255
    69c4:	11009036 	bltu	r2,r4,6c08 <__divdf3+0x31c>
    69c8:	200890ba 	slli	r4,r4,2
    69cc:	00800034 	movhi	r2,0
    69d0:	109a7804 	addi	r2,r2,27104
    69d4:	2089883a 	add	r4,r4,r2
    69d8:	20800017 	ldw	r2,0(r4)
    69dc:	1000683a 	jmp	r2
    69e0:	00006c08 	cmpgei	zero,zero,432
    69e4:	00006a58 	cmpnei	zero,zero,425
    69e8:	00006bf8 	rdprs	zero,zero,431
    69ec:	00006a4c 	andi	zero,zero,425
    69f0:	00006bf8 	rdprs	zero,zero,431
    69f4:	00006bcc 	andi	zero,zero,431
    69f8:	00006bf8 	rdprs	zero,zero,431
    69fc:	00006a4c 	andi	zero,zero,425
    6a00:	00006a58 	cmpnei	zero,zero,425
    6a04:	00006a58 	cmpnei	zero,zero,425
    6a08:	00006bcc 	andi	zero,zero,431
    6a0c:	00006a4c 	andi	zero,zero,425
    6a10:	00006a3c 	xorhi	zero,zero,424
    6a14:	00006a3c 	xorhi	zero,zero,424
    6a18:	00006a3c 	xorhi	zero,zero,424
    6a1c:	00006eec 	andhi	zero,zero,443
    6a20:	2404b03a 	or	r2,r4,r16
    6a24:	1000661e 	bne	r2,zero,6bc0 <__divdf3+0x2d4>
    6a28:	04c00204 	movi	r19,8
    6a2c:	0021883a 	mov	r16,zero
    6a30:	0025883a 	mov	r18,zero
    6a34:	02400084 	movi	r9,2
    6a38:	003fca06 	br	6964 <__alt_data_end+0xf0006964>
    6a3c:	8023883a 	mov	r17,r16
    6a40:	9011883a 	mov	r8,r18
    6a44:	e02f883a 	mov	r23,fp
    6a48:	480f883a 	mov	r7,r9
    6a4c:	00800084 	movi	r2,2
    6a50:	3881311e 	bne	r7,r2,6f18 <__divdf3+0x62c>
    6a54:	b827883a 	mov	r19,r23
    6a58:	98c0004c 	andi	r3,r19,1
    6a5c:	0081ffc4 	movi	r2,2047
    6a60:	000b883a 	mov	r5,zero
    6a64:	0025883a 	mov	r18,zero
    6a68:	1004953a 	slli	r2,r2,20
    6a6c:	18c03fcc 	andi	r3,r3,255
    6a70:	04400434 	movhi	r17,16
    6a74:	8c7fffc4 	addi	r17,r17,-1
    6a78:	180697fa 	slli	r3,r3,31
    6a7c:	2c4a703a 	and	r5,r5,r17
    6a80:	288ab03a 	or	r5,r5,r2
    6a84:	28c6b03a 	or	r3,r5,r3
    6a88:	9005883a 	mov	r2,r18
    6a8c:	dfc00d17 	ldw	ra,52(sp)
    6a90:	df000c17 	ldw	fp,48(sp)
    6a94:	ddc00b17 	ldw	r23,44(sp)
    6a98:	dd800a17 	ldw	r22,40(sp)
    6a9c:	dd400917 	ldw	r21,36(sp)
    6aa0:	dd000817 	ldw	r20,32(sp)
    6aa4:	dcc00717 	ldw	r19,28(sp)
    6aa8:	dc800617 	ldw	r18,24(sp)
    6aac:	dc400517 	ldw	r17,20(sp)
    6ab0:	dc000417 	ldw	r16,16(sp)
    6ab4:	dec00e04 	addi	sp,sp,56
    6ab8:	f800283a 	ret
    6abc:	2404b03a 	or	r2,r4,r16
    6ac0:	2027883a 	mov	r19,r4
    6ac4:	10003926 	beq	r2,zero,6bac <__divdf3+0x2c0>
    6ac8:	80012e26 	beq	r16,zero,6f84 <__divdf3+0x698>
    6acc:	8009883a 	mov	r4,r16
    6ad0:	d9800315 	stw	r6,12(sp)
    6ad4:	d9c00215 	stw	r7,8(sp)
    6ad8:	00084200 	call	8420 <__clzsi2>
    6adc:	d9800317 	ldw	r6,12(sp)
    6ae0:	d9c00217 	ldw	r7,8(sp)
    6ae4:	113ffd44 	addi	r4,r2,-11
    6ae8:	00c00704 	movi	r3,28
    6aec:	19012116 	blt	r3,r4,6f74 <__divdf3+0x688>
    6af0:	00c00744 	movi	r3,29
    6af4:	147ffe04 	addi	r17,r2,-8
    6af8:	1907c83a 	sub	r3,r3,r4
    6afc:	8460983a 	sll	r16,r16,r17
    6b00:	98c6d83a 	srl	r3,r19,r3
    6b04:	9c64983a 	sll	r18,r19,r17
    6b08:	1c20b03a 	or	r16,r3,r16
    6b0c:	1080fcc4 	addi	r2,r2,1011
    6b10:	00abc83a 	sub	r21,zero,r2
    6b14:	0027883a 	mov	r19,zero
    6b18:	0013883a 	mov	r9,zero
    6b1c:	003f9106 	br	6964 <__alt_data_end+0xf0006964>
    6b20:	3446b03a 	or	r3,r6,r17
    6b24:	18001f1e 	bne	r3,zero,6ba4 <__divdf3+0x2b8>
    6b28:	0023883a 	mov	r17,zero
    6b2c:	0011883a 	mov	r8,zero
    6b30:	01c00084 	movi	r7,2
    6b34:	003f9d06 	br	69ac <__alt_data_end+0xf00069ac>
    6b38:	3446b03a 	or	r3,r6,r17
    6b3c:	18001526 	beq	r3,zero,6b94 <__divdf3+0x2a8>
    6b40:	88011b26 	beq	r17,zero,6fb0 <__divdf3+0x6c4>
    6b44:	8809883a 	mov	r4,r17
    6b48:	d9800315 	stw	r6,12(sp)
    6b4c:	da400115 	stw	r9,4(sp)
    6b50:	00084200 	call	8420 <__clzsi2>
    6b54:	d9800317 	ldw	r6,12(sp)
    6b58:	da400117 	ldw	r9,4(sp)
    6b5c:	113ffd44 	addi	r4,r2,-11
    6b60:	00c00704 	movi	r3,28
    6b64:	19010e16 	blt	r3,r4,6fa0 <__divdf3+0x6b4>
    6b68:	00c00744 	movi	r3,29
    6b6c:	123ffe04 	addi	r8,r2,-8
    6b70:	1907c83a 	sub	r3,r3,r4
    6b74:	8a22983a 	sll	r17,r17,r8
    6b78:	30c6d83a 	srl	r3,r6,r3
    6b7c:	3210983a 	sll	r8,r6,r8
    6b80:	1c62b03a 	or	r17,r3,r17
    6b84:	1080fcc4 	addi	r2,r2,1011
    6b88:	0085c83a 	sub	r2,zero,r2
    6b8c:	000f883a 	mov	r7,zero
    6b90:	003f8606 	br	69ac <__alt_data_end+0xf00069ac>
    6b94:	0023883a 	mov	r17,zero
    6b98:	0011883a 	mov	r8,zero
    6b9c:	01c00044 	movi	r7,1
    6ba0:	003f8206 	br	69ac <__alt_data_end+0xf00069ac>
    6ba4:	01c000c4 	movi	r7,3
    6ba8:	003f8006 	br	69ac <__alt_data_end+0xf00069ac>
    6bac:	04c00104 	movi	r19,4
    6bb0:	0021883a 	mov	r16,zero
    6bb4:	0025883a 	mov	r18,zero
    6bb8:	02400044 	movi	r9,1
    6bbc:	003f6906 	br	6964 <__alt_data_end+0xf0006964>
    6bc0:	04c00304 	movi	r19,12
    6bc4:	024000c4 	movi	r9,3
    6bc8:	003f6606 	br	6964 <__alt_data_end+0xf0006964>
    6bcc:	01400434 	movhi	r5,16
    6bd0:	0007883a 	mov	r3,zero
    6bd4:	297fffc4 	addi	r5,r5,-1
    6bd8:	04bfffc4 	movi	r18,-1
    6bdc:	0081ffc4 	movi	r2,2047
    6be0:	003fa106 	br	6a68 <__alt_data_end+0xf0006a68>
    6be4:	00c00044 	movi	r3,1
    6be8:	1887c83a 	sub	r3,r3,r2
    6bec:	01000e04 	movi	r4,56
    6bf0:	20c1210e 	bge	r4,r3,7078 <__divdf3+0x78c>
    6bf4:	98c0004c 	andi	r3,r19,1
    6bf8:	0005883a 	mov	r2,zero
    6bfc:	000b883a 	mov	r5,zero
    6c00:	0025883a 	mov	r18,zero
    6c04:	003f9806 	br	6a68 <__alt_data_end+0xf0006a68>
    6c08:	8c00fd36 	bltu	r17,r16,7000 <__divdf3+0x714>
    6c0c:	8440fb26 	beq	r16,r17,6ffc <__divdf3+0x710>
    6c10:	8007883a 	mov	r3,r16
    6c14:	ad7fffc4 	addi	r21,r21,-1
    6c18:	0021883a 	mov	r16,zero
    6c1c:	4004d63a 	srli	r2,r8,24
    6c20:	8822923a 	slli	r17,r17,8
    6c24:	1809883a 	mov	r4,r3
    6c28:	402c923a 	slli	r22,r8,8
    6c2c:	88b8b03a 	or	fp,r17,r2
    6c30:	e028d43a 	srli	r20,fp,16
    6c34:	d8c00015 	stw	r3,0(sp)
    6c38:	e5ffffcc 	andi	r23,fp,65535
    6c3c:	a00b883a 	mov	r5,r20
    6c40:	000857c0 	call	857c <__udivsi3>
    6c44:	d8c00017 	ldw	r3,0(sp)
    6c48:	a00b883a 	mov	r5,r20
    6c4c:	d8800315 	stw	r2,12(sp)
    6c50:	1809883a 	mov	r4,r3
    6c54:	00085e00 	call	85e0 <__umodsi3>
    6c58:	d9800317 	ldw	r6,12(sp)
    6c5c:	1006943a 	slli	r3,r2,16
    6c60:	9004d43a 	srli	r2,r18,16
    6c64:	b9a3383a 	mul	r17,r23,r6
    6c68:	10c4b03a 	or	r2,r2,r3
    6c6c:	1440062e 	bgeu	r2,r17,6c88 <__divdf3+0x39c>
    6c70:	1705883a 	add	r2,r2,fp
    6c74:	30ffffc4 	addi	r3,r6,-1
    6c78:	1700ee36 	bltu	r2,fp,7034 <__divdf3+0x748>
    6c7c:	1440ed2e 	bgeu	r2,r17,7034 <__divdf3+0x748>
    6c80:	31bfff84 	addi	r6,r6,-2
    6c84:	1705883a 	add	r2,r2,fp
    6c88:	1463c83a 	sub	r17,r2,r17
    6c8c:	a00b883a 	mov	r5,r20
    6c90:	8809883a 	mov	r4,r17
    6c94:	d9800315 	stw	r6,12(sp)
    6c98:	000857c0 	call	857c <__udivsi3>
    6c9c:	a00b883a 	mov	r5,r20
    6ca0:	8809883a 	mov	r4,r17
    6ca4:	d8800215 	stw	r2,8(sp)
    6ca8:	00085e00 	call	85e0 <__umodsi3>
    6cac:	d9c00217 	ldw	r7,8(sp)
    6cb0:	1004943a 	slli	r2,r2,16
    6cb4:	94bfffcc 	andi	r18,r18,65535
    6cb8:	b9d1383a 	mul	r8,r23,r7
    6cbc:	90a4b03a 	or	r18,r18,r2
    6cc0:	d9800317 	ldw	r6,12(sp)
    6cc4:	9200062e 	bgeu	r18,r8,6ce0 <__divdf3+0x3f4>
    6cc8:	9725883a 	add	r18,r18,fp
    6ccc:	38bfffc4 	addi	r2,r7,-1
    6cd0:	9700d636 	bltu	r18,fp,702c <__divdf3+0x740>
    6cd4:	9200d52e 	bgeu	r18,r8,702c <__divdf3+0x740>
    6cd8:	39ffff84 	addi	r7,r7,-2
    6cdc:	9725883a 	add	r18,r18,fp
    6ce0:	3004943a 	slli	r2,r6,16
    6ce4:	b012d43a 	srli	r9,r22,16
    6ce8:	b1bfffcc 	andi	r6,r22,65535
    6cec:	11e2b03a 	or	r17,r2,r7
    6cf0:	8806d43a 	srli	r3,r17,16
    6cf4:	893fffcc 	andi	r4,r17,65535
    6cf8:	218b383a 	mul	r5,r4,r6
    6cfc:	30c5383a 	mul	r2,r6,r3
    6d00:	2249383a 	mul	r4,r4,r9
    6d04:	280ed43a 	srli	r7,r5,16
    6d08:	9225c83a 	sub	r18,r18,r8
    6d0c:	2089883a 	add	r4,r4,r2
    6d10:	3909883a 	add	r4,r7,r4
    6d14:	1a47383a 	mul	r3,r3,r9
    6d18:	2080022e 	bgeu	r4,r2,6d24 <__divdf3+0x438>
    6d1c:	00800074 	movhi	r2,1
    6d20:	1887883a 	add	r3,r3,r2
    6d24:	2004d43a 	srli	r2,r4,16
    6d28:	2008943a 	slli	r4,r4,16
    6d2c:	297fffcc 	andi	r5,r5,65535
    6d30:	10c7883a 	add	r3,r2,r3
    6d34:	2149883a 	add	r4,r4,r5
    6d38:	90c0a536 	bltu	r18,r3,6fd0 <__divdf3+0x6e4>
    6d3c:	90c0bf26 	beq	r18,r3,703c <__divdf3+0x750>
    6d40:	90c7c83a 	sub	r3,r18,r3
    6d44:	810fc83a 	sub	r7,r16,r4
    6d48:	81e5803a 	cmpltu	r18,r16,r7
    6d4c:	1ca5c83a 	sub	r18,r3,r18
    6d50:	e480c126 	beq	fp,r18,7058 <__divdf3+0x76c>
    6d54:	a00b883a 	mov	r5,r20
    6d58:	9009883a 	mov	r4,r18
    6d5c:	d9800315 	stw	r6,12(sp)
    6d60:	d9c00215 	stw	r7,8(sp)
    6d64:	da400115 	stw	r9,4(sp)
    6d68:	000857c0 	call	857c <__udivsi3>
    6d6c:	a00b883a 	mov	r5,r20
    6d70:	9009883a 	mov	r4,r18
    6d74:	d8800015 	stw	r2,0(sp)
    6d78:	00085e00 	call	85e0 <__umodsi3>
    6d7c:	d9c00217 	ldw	r7,8(sp)
    6d80:	da000017 	ldw	r8,0(sp)
    6d84:	1006943a 	slli	r3,r2,16
    6d88:	3804d43a 	srli	r2,r7,16
    6d8c:	ba21383a 	mul	r16,r23,r8
    6d90:	d9800317 	ldw	r6,12(sp)
    6d94:	10c4b03a 	or	r2,r2,r3
    6d98:	da400117 	ldw	r9,4(sp)
    6d9c:	1400062e 	bgeu	r2,r16,6db8 <__divdf3+0x4cc>
    6da0:	1705883a 	add	r2,r2,fp
    6da4:	40ffffc4 	addi	r3,r8,-1
    6da8:	1700ad36 	bltu	r2,fp,7060 <__divdf3+0x774>
    6dac:	1400ac2e 	bgeu	r2,r16,7060 <__divdf3+0x774>
    6db0:	423fff84 	addi	r8,r8,-2
    6db4:	1705883a 	add	r2,r2,fp
    6db8:	1421c83a 	sub	r16,r2,r16
    6dbc:	a00b883a 	mov	r5,r20
    6dc0:	8009883a 	mov	r4,r16
    6dc4:	d9800315 	stw	r6,12(sp)
    6dc8:	d9c00215 	stw	r7,8(sp)
    6dcc:	da000015 	stw	r8,0(sp)
    6dd0:	da400115 	stw	r9,4(sp)
    6dd4:	000857c0 	call	857c <__udivsi3>
    6dd8:	8009883a 	mov	r4,r16
    6ddc:	a00b883a 	mov	r5,r20
    6de0:	1025883a 	mov	r18,r2
    6de4:	00085e00 	call	85e0 <__umodsi3>
    6de8:	d9c00217 	ldw	r7,8(sp)
    6dec:	1004943a 	slli	r2,r2,16
    6df0:	bcaf383a 	mul	r23,r23,r18
    6df4:	393fffcc 	andi	r4,r7,65535
    6df8:	2088b03a 	or	r4,r4,r2
    6dfc:	d9800317 	ldw	r6,12(sp)
    6e00:	da000017 	ldw	r8,0(sp)
    6e04:	da400117 	ldw	r9,4(sp)
    6e08:	25c0062e 	bgeu	r4,r23,6e24 <__divdf3+0x538>
    6e0c:	2709883a 	add	r4,r4,fp
    6e10:	90bfffc4 	addi	r2,r18,-1
    6e14:	27009436 	bltu	r4,fp,7068 <__divdf3+0x77c>
    6e18:	25c0932e 	bgeu	r4,r23,7068 <__divdf3+0x77c>
    6e1c:	94bfff84 	addi	r18,r18,-2
    6e20:	2709883a 	add	r4,r4,fp
    6e24:	4004943a 	slli	r2,r8,16
    6e28:	25efc83a 	sub	r23,r4,r23
    6e2c:	1490b03a 	or	r8,r2,r18
    6e30:	4008d43a 	srli	r4,r8,16
    6e34:	40ffffcc 	andi	r3,r8,65535
    6e38:	30c5383a 	mul	r2,r6,r3
    6e3c:	1a47383a 	mul	r3,r3,r9
    6e40:	310d383a 	mul	r6,r6,r4
    6e44:	100ad43a 	srli	r5,r2,16
    6e48:	4913383a 	mul	r9,r9,r4
    6e4c:	1987883a 	add	r3,r3,r6
    6e50:	28c7883a 	add	r3,r5,r3
    6e54:	1980022e 	bgeu	r3,r6,6e60 <__divdf3+0x574>
    6e58:	01000074 	movhi	r4,1
    6e5c:	4913883a 	add	r9,r9,r4
    6e60:	1808d43a 	srli	r4,r3,16
    6e64:	1806943a 	slli	r3,r3,16
    6e68:	10bfffcc 	andi	r2,r2,65535
    6e6c:	2253883a 	add	r9,r4,r9
    6e70:	1887883a 	add	r3,r3,r2
    6e74:	ba403836 	bltu	r23,r9,6f58 <__divdf3+0x66c>
    6e78:	ba403626 	beq	r23,r9,6f54 <__divdf3+0x668>
    6e7c:	42000054 	ori	r8,r8,1
    6e80:	a880ffc4 	addi	r2,r21,1023
    6e84:	00bf570e 	bge	zero,r2,6be4 <__alt_data_end+0xf0006be4>
    6e88:	40c001cc 	andi	r3,r8,7
    6e8c:	18000726 	beq	r3,zero,6eac <__divdf3+0x5c0>
    6e90:	40c003cc 	andi	r3,r8,15
    6e94:	01000104 	movi	r4,4
    6e98:	19000426 	beq	r3,r4,6eac <__divdf3+0x5c0>
    6e9c:	4107883a 	add	r3,r8,r4
    6ea0:	1a11803a 	cmpltu	r8,r3,r8
    6ea4:	8a23883a 	add	r17,r17,r8
    6ea8:	1811883a 	mov	r8,r3
    6eac:	88c0402c 	andhi	r3,r17,256
    6eb0:	18000426 	beq	r3,zero,6ec4 <__divdf3+0x5d8>
    6eb4:	00ffc034 	movhi	r3,65280
    6eb8:	18ffffc4 	addi	r3,r3,-1
    6ebc:	a8810004 	addi	r2,r21,1024
    6ec0:	88e2703a 	and	r17,r17,r3
    6ec4:	00c1ff84 	movi	r3,2046
    6ec8:	18bee316 	blt	r3,r2,6a58 <__alt_data_end+0xf0006a58>
    6ecc:	8824977a 	slli	r18,r17,29
    6ed0:	4010d0fa 	srli	r8,r8,3
    6ed4:	8822927a 	slli	r17,r17,9
    6ed8:	1081ffcc 	andi	r2,r2,2047
    6edc:	9224b03a 	or	r18,r18,r8
    6ee0:	880ad33a 	srli	r5,r17,12
    6ee4:	98c0004c 	andi	r3,r19,1
    6ee8:	003edf06 	br	6a68 <__alt_data_end+0xf0006a68>
    6eec:	8080022c 	andhi	r2,r16,8
    6ef0:	10001226 	beq	r2,zero,6f3c <__divdf3+0x650>
    6ef4:	8880022c 	andhi	r2,r17,8
    6ef8:	1000101e 	bne	r2,zero,6f3c <__divdf3+0x650>
    6efc:	00800434 	movhi	r2,16
    6f00:	89400234 	orhi	r5,r17,8
    6f04:	10bfffc4 	addi	r2,r2,-1
    6f08:	b007883a 	mov	r3,r22
    6f0c:	288a703a 	and	r5,r5,r2
    6f10:	4025883a 	mov	r18,r8
    6f14:	003f3106 	br	6bdc <__alt_data_end+0xf0006bdc>
    6f18:	008000c4 	movi	r2,3
    6f1c:	3880a626 	beq	r7,r2,71b8 <__divdf3+0x8cc>
    6f20:	00800044 	movi	r2,1
    6f24:	3880521e 	bne	r7,r2,7070 <__divdf3+0x784>
    6f28:	b807883a 	mov	r3,r23
    6f2c:	0005883a 	mov	r2,zero
    6f30:	000b883a 	mov	r5,zero
    6f34:	0025883a 	mov	r18,zero
    6f38:	003ecb06 	br	6a68 <__alt_data_end+0xf0006a68>
    6f3c:	00800434 	movhi	r2,16
    6f40:	81400234 	orhi	r5,r16,8
    6f44:	10bfffc4 	addi	r2,r2,-1
    6f48:	a007883a 	mov	r3,r20
    6f4c:	288a703a 	and	r5,r5,r2
    6f50:	003f2206 	br	6bdc <__alt_data_end+0xf0006bdc>
    6f54:	183fca26 	beq	r3,zero,6e80 <__alt_data_end+0xf0006e80>
    6f58:	e5ef883a 	add	r23,fp,r23
    6f5c:	40bfffc4 	addi	r2,r8,-1
    6f60:	bf00392e 	bgeu	r23,fp,7048 <__divdf3+0x75c>
    6f64:	1011883a 	mov	r8,r2
    6f68:	ba7fc41e 	bne	r23,r9,6e7c <__alt_data_end+0xf0006e7c>
    6f6c:	b0ffc31e 	bne	r22,r3,6e7c <__alt_data_end+0xf0006e7c>
    6f70:	003fc306 	br	6e80 <__alt_data_end+0xf0006e80>
    6f74:	143ff604 	addi	r16,r2,-40
    6f78:	9c20983a 	sll	r16,r19,r16
    6f7c:	0025883a 	mov	r18,zero
    6f80:	003ee206 	br	6b0c <__alt_data_end+0xf0006b0c>
    6f84:	d9800315 	stw	r6,12(sp)
    6f88:	d9c00215 	stw	r7,8(sp)
    6f8c:	00084200 	call	8420 <__clzsi2>
    6f90:	10800804 	addi	r2,r2,32
    6f94:	d9c00217 	ldw	r7,8(sp)
    6f98:	d9800317 	ldw	r6,12(sp)
    6f9c:	003ed106 	br	6ae4 <__alt_data_end+0xf0006ae4>
    6fa0:	147ff604 	addi	r17,r2,-40
    6fa4:	3462983a 	sll	r17,r6,r17
    6fa8:	0011883a 	mov	r8,zero
    6fac:	003ef506 	br	6b84 <__alt_data_end+0xf0006b84>
    6fb0:	3009883a 	mov	r4,r6
    6fb4:	d9800315 	stw	r6,12(sp)
    6fb8:	da400115 	stw	r9,4(sp)
    6fbc:	00084200 	call	8420 <__clzsi2>
    6fc0:	10800804 	addi	r2,r2,32
    6fc4:	da400117 	ldw	r9,4(sp)
    6fc8:	d9800317 	ldw	r6,12(sp)
    6fcc:	003ee306 	br	6b5c <__alt_data_end+0xf0006b5c>
    6fd0:	85a1883a 	add	r16,r16,r22
    6fd4:	8585803a 	cmpltu	r2,r16,r22
    6fd8:	1705883a 	add	r2,r2,fp
    6fdc:	14a5883a 	add	r18,r2,r18
    6fe0:	88bfffc4 	addi	r2,r17,-1
    6fe4:	e4800c2e 	bgeu	fp,r18,7018 <__divdf3+0x72c>
    6fe8:	90c03e36 	bltu	r18,r3,70e4 <__divdf3+0x7f8>
    6fec:	1c806926 	beq	r3,r18,7194 <__divdf3+0x8a8>
    6ff0:	90c7c83a 	sub	r3,r18,r3
    6ff4:	1023883a 	mov	r17,r2
    6ff8:	003f5206 	br	6d44 <__alt_data_end+0xf0006d44>
    6ffc:	923f0436 	bltu	r18,r8,6c10 <__alt_data_end+0xf0006c10>
    7000:	800897fa 	slli	r4,r16,31
    7004:	9004d07a 	srli	r2,r18,1
    7008:	8006d07a 	srli	r3,r16,1
    700c:	902097fa 	slli	r16,r18,31
    7010:	20a4b03a 	or	r18,r4,r2
    7014:	003f0106 	br	6c1c <__alt_data_end+0xf0006c1c>
    7018:	e4bff51e 	bne	fp,r18,6ff0 <__alt_data_end+0xf0006ff0>
    701c:	85bff22e 	bgeu	r16,r22,6fe8 <__alt_data_end+0xf0006fe8>
    7020:	e0c7c83a 	sub	r3,fp,r3
    7024:	1023883a 	mov	r17,r2
    7028:	003f4606 	br	6d44 <__alt_data_end+0xf0006d44>
    702c:	100f883a 	mov	r7,r2
    7030:	003f2b06 	br	6ce0 <__alt_data_end+0xf0006ce0>
    7034:	180d883a 	mov	r6,r3
    7038:	003f1306 	br	6c88 <__alt_data_end+0xf0006c88>
    703c:	813fe436 	bltu	r16,r4,6fd0 <__alt_data_end+0xf0006fd0>
    7040:	0007883a 	mov	r3,zero
    7044:	003f3f06 	br	6d44 <__alt_data_end+0xf0006d44>
    7048:	ba402c36 	bltu	r23,r9,70fc <__divdf3+0x810>
    704c:	4dc05426 	beq	r9,r23,71a0 <__divdf3+0x8b4>
    7050:	1011883a 	mov	r8,r2
    7054:	003f8906 	br	6e7c <__alt_data_end+0xf0006e7c>
    7058:	023fffc4 	movi	r8,-1
    705c:	003f8806 	br	6e80 <__alt_data_end+0xf0006e80>
    7060:	1811883a 	mov	r8,r3
    7064:	003f5406 	br	6db8 <__alt_data_end+0xf0006db8>
    7068:	1025883a 	mov	r18,r2
    706c:	003f6d06 	br	6e24 <__alt_data_end+0xf0006e24>
    7070:	b827883a 	mov	r19,r23
    7074:	003f8206 	br	6e80 <__alt_data_end+0xf0006e80>
    7078:	010007c4 	movi	r4,31
    707c:	20c02616 	blt	r4,r3,7118 <__divdf3+0x82c>
    7080:	00800804 	movi	r2,32
    7084:	10c5c83a 	sub	r2,r2,r3
    7088:	888a983a 	sll	r5,r17,r2
    708c:	40c8d83a 	srl	r4,r8,r3
    7090:	4084983a 	sll	r2,r8,r2
    7094:	88e2d83a 	srl	r17,r17,r3
    7098:	2906b03a 	or	r3,r5,r4
    709c:	1004c03a 	cmpne	r2,r2,zero
    70a0:	1886b03a 	or	r3,r3,r2
    70a4:	188001cc 	andi	r2,r3,7
    70a8:	10000726 	beq	r2,zero,70c8 <__divdf3+0x7dc>
    70ac:	188003cc 	andi	r2,r3,15
    70b0:	01000104 	movi	r4,4
    70b4:	11000426 	beq	r2,r4,70c8 <__divdf3+0x7dc>
    70b8:	1805883a 	mov	r2,r3
    70bc:	10c00104 	addi	r3,r2,4
    70c0:	1885803a 	cmpltu	r2,r3,r2
    70c4:	88a3883a 	add	r17,r17,r2
    70c8:	8880202c 	andhi	r2,r17,128
    70cc:	10002726 	beq	r2,zero,716c <__divdf3+0x880>
    70d0:	98c0004c 	andi	r3,r19,1
    70d4:	00800044 	movi	r2,1
    70d8:	000b883a 	mov	r5,zero
    70dc:	0025883a 	mov	r18,zero
    70e0:	003e6106 	br	6a68 <__alt_data_end+0xf0006a68>
    70e4:	85a1883a 	add	r16,r16,r22
    70e8:	8585803a 	cmpltu	r2,r16,r22
    70ec:	1705883a 	add	r2,r2,fp
    70f0:	14a5883a 	add	r18,r2,r18
    70f4:	8c7fff84 	addi	r17,r17,-2
    70f8:	003f1106 	br	6d40 <__alt_data_end+0xf0006d40>
    70fc:	b589883a 	add	r4,r22,r22
    7100:	25ad803a 	cmpltu	r22,r4,r22
    7104:	b739883a 	add	fp,r22,fp
    7108:	40bfff84 	addi	r2,r8,-2
    710c:	bf2f883a 	add	r23,r23,fp
    7110:	202d883a 	mov	r22,r4
    7114:	003f9306 	br	6f64 <__alt_data_end+0xf0006f64>
    7118:	013ff844 	movi	r4,-31
    711c:	2085c83a 	sub	r2,r4,r2
    7120:	8888d83a 	srl	r4,r17,r2
    7124:	00800804 	movi	r2,32
    7128:	18802126 	beq	r3,r2,71b0 <__divdf3+0x8c4>
    712c:	00801004 	movi	r2,64
    7130:	10c5c83a 	sub	r2,r2,r3
    7134:	8884983a 	sll	r2,r17,r2
    7138:	1204b03a 	or	r2,r2,r8
    713c:	1004c03a 	cmpne	r2,r2,zero
    7140:	2084b03a 	or	r2,r4,r2
    7144:	144001cc 	andi	r17,r2,7
    7148:	88000d1e 	bne	r17,zero,7180 <__divdf3+0x894>
    714c:	000b883a 	mov	r5,zero
    7150:	1024d0fa 	srli	r18,r2,3
    7154:	98c0004c 	andi	r3,r19,1
    7158:	0005883a 	mov	r2,zero
    715c:	9464b03a 	or	r18,r18,r17
    7160:	003e4106 	br	6a68 <__alt_data_end+0xf0006a68>
    7164:	1007883a 	mov	r3,r2
    7168:	0023883a 	mov	r17,zero
    716c:	880a927a 	slli	r5,r17,9
    7170:	1805883a 	mov	r2,r3
    7174:	8822977a 	slli	r17,r17,29
    7178:	280ad33a 	srli	r5,r5,12
    717c:	003ff406 	br	7150 <__alt_data_end+0xf0007150>
    7180:	10c003cc 	andi	r3,r2,15
    7184:	01000104 	movi	r4,4
    7188:	193ff626 	beq	r3,r4,7164 <__alt_data_end+0xf0007164>
    718c:	0023883a 	mov	r17,zero
    7190:	003fca06 	br	70bc <__alt_data_end+0xf00070bc>
    7194:	813fd336 	bltu	r16,r4,70e4 <__alt_data_end+0xf00070e4>
    7198:	1023883a 	mov	r17,r2
    719c:	003fa806 	br	7040 <__alt_data_end+0xf0007040>
    71a0:	b0ffd636 	bltu	r22,r3,70fc <__alt_data_end+0xf00070fc>
    71a4:	1011883a 	mov	r8,r2
    71a8:	b0ff341e 	bne	r22,r3,6e7c <__alt_data_end+0xf0006e7c>
    71ac:	003f3406 	br	6e80 <__alt_data_end+0xf0006e80>
    71b0:	0005883a 	mov	r2,zero
    71b4:	003fe006 	br	7138 <__alt_data_end+0xf0007138>
    71b8:	00800434 	movhi	r2,16
    71bc:	89400234 	orhi	r5,r17,8
    71c0:	10bfffc4 	addi	r2,r2,-1
    71c4:	b807883a 	mov	r3,r23
    71c8:	288a703a 	and	r5,r5,r2
    71cc:	4025883a 	mov	r18,r8
    71d0:	003e8206 	br	6bdc <__alt_data_end+0xf0006bdc>

000071d4 <__gedf2>:
    71d4:	2804d53a 	srli	r2,r5,20
    71d8:	3806d53a 	srli	r3,r7,20
    71dc:	02000434 	movhi	r8,16
    71e0:	423fffc4 	addi	r8,r8,-1
    71e4:	1081ffcc 	andi	r2,r2,2047
    71e8:	0241ffc4 	movi	r9,2047
    71ec:	2a14703a 	and	r10,r5,r8
    71f0:	18c1ffcc 	andi	r3,r3,2047
    71f4:	3a10703a 	and	r8,r7,r8
    71f8:	280ad7fa 	srli	r5,r5,31
    71fc:	380ed7fa 	srli	r7,r7,31
    7200:	12401d26 	beq	r2,r9,7278 <__gedf2+0xa4>
    7204:	0241ffc4 	movi	r9,2047
    7208:	1a401226 	beq	r3,r9,7254 <__gedf2+0x80>
    720c:	1000081e 	bne	r2,zero,7230 <__gedf2+0x5c>
    7210:	2296b03a 	or	r11,r4,r10
    7214:	5813003a 	cmpeq	r9,r11,zero
    7218:	1800091e 	bne	r3,zero,7240 <__gedf2+0x6c>
    721c:	3218b03a 	or	r12,r6,r8
    7220:	6000071e 	bne	r12,zero,7240 <__gedf2+0x6c>
    7224:	0005883a 	mov	r2,zero
    7228:	5800101e 	bne	r11,zero,726c <__gedf2+0x98>
    722c:	f800283a 	ret
    7230:	18000c1e 	bne	r3,zero,7264 <__gedf2+0x90>
    7234:	3212b03a 	or	r9,r6,r8
    7238:	48000c26 	beq	r9,zero,726c <__gedf2+0x98>
    723c:	0013883a 	mov	r9,zero
    7240:	39c03fcc 	andi	r7,r7,255
    7244:	48000826 	beq	r9,zero,7268 <__gedf2+0x94>
    7248:	38000926 	beq	r7,zero,7270 <__gedf2+0x9c>
    724c:	00800044 	movi	r2,1
    7250:	f800283a 	ret
    7254:	3212b03a 	or	r9,r6,r8
    7258:	483fec26 	beq	r9,zero,720c <__alt_data_end+0xf000720c>
    725c:	00bfff84 	movi	r2,-2
    7260:	f800283a 	ret
    7264:	39c03fcc 	andi	r7,r7,255
    7268:	29c00626 	beq	r5,r7,7284 <__gedf2+0xb0>
    726c:	283ff726 	beq	r5,zero,724c <__alt_data_end+0xf000724c>
    7270:	00bfffc4 	movi	r2,-1
    7274:	f800283a 	ret
    7278:	2292b03a 	or	r9,r4,r10
    727c:	483fe126 	beq	r9,zero,7204 <__alt_data_end+0xf0007204>
    7280:	003ff606 	br	725c <__alt_data_end+0xf000725c>
    7284:	18bff916 	blt	r3,r2,726c <__alt_data_end+0xf000726c>
    7288:	10c00316 	blt	r2,r3,7298 <__gedf2+0xc4>
    728c:	42bff736 	bltu	r8,r10,726c <__alt_data_end+0xf000726c>
    7290:	52000326 	beq	r10,r8,72a0 <__gedf2+0xcc>
    7294:	5200042e 	bgeu	r10,r8,72a8 <__gedf2+0xd4>
    7298:	283fec1e 	bne	r5,zero,724c <__alt_data_end+0xf000724c>
    729c:	003ff406 	br	7270 <__alt_data_end+0xf0007270>
    72a0:	313ff236 	bltu	r6,r4,726c <__alt_data_end+0xf000726c>
    72a4:	21bffc36 	bltu	r4,r6,7298 <__alt_data_end+0xf0007298>
    72a8:	0005883a 	mov	r2,zero
    72ac:	f800283a 	ret

000072b0 <__muldf3>:
    72b0:	defff304 	addi	sp,sp,-52
    72b4:	2804d53a 	srli	r2,r5,20
    72b8:	dd800915 	stw	r22,36(sp)
    72bc:	282cd7fa 	srli	r22,r5,31
    72c0:	dc000315 	stw	r16,12(sp)
    72c4:	04000434 	movhi	r16,16
    72c8:	dd400815 	stw	r21,32(sp)
    72cc:	dc800515 	stw	r18,20(sp)
    72d0:	843fffc4 	addi	r16,r16,-1
    72d4:	dfc00c15 	stw	ra,48(sp)
    72d8:	df000b15 	stw	fp,44(sp)
    72dc:	ddc00a15 	stw	r23,40(sp)
    72e0:	dd000715 	stw	r20,28(sp)
    72e4:	dcc00615 	stw	r19,24(sp)
    72e8:	dc400415 	stw	r17,16(sp)
    72ec:	1481ffcc 	andi	r18,r2,2047
    72f0:	2c20703a 	and	r16,r5,r16
    72f4:	b02b883a 	mov	r21,r22
    72f8:	b2403fcc 	andi	r9,r22,255
    72fc:	90006026 	beq	r18,zero,7480 <__muldf3+0x1d0>
    7300:	0081ffc4 	movi	r2,2047
    7304:	2029883a 	mov	r20,r4
    7308:	90803626 	beq	r18,r2,73e4 <__muldf3+0x134>
    730c:	80800434 	orhi	r2,r16,16
    7310:	100490fa 	slli	r2,r2,3
    7314:	2020d77a 	srli	r16,r4,29
    7318:	202890fa 	slli	r20,r4,3
    731c:	94bf0044 	addi	r18,r18,-1023
    7320:	80a0b03a 	or	r16,r16,r2
    7324:	0027883a 	mov	r19,zero
    7328:	0039883a 	mov	fp,zero
    732c:	3804d53a 	srli	r2,r7,20
    7330:	382ed7fa 	srli	r23,r7,31
    7334:	04400434 	movhi	r17,16
    7338:	8c7fffc4 	addi	r17,r17,-1
    733c:	1081ffcc 	andi	r2,r2,2047
    7340:	3011883a 	mov	r8,r6
    7344:	3c62703a 	and	r17,r7,r17
    7348:	ba803fcc 	andi	r10,r23,255
    734c:	10006d26 	beq	r2,zero,7504 <__muldf3+0x254>
    7350:	00c1ffc4 	movi	r3,2047
    7354:	10c06526 	beq	r2,r3,74ec <__muldf3+0x23c>
    7358:	88c00434 	orhi	r3,r17,16
    735c:	180690fa 	slli	r3,r3,3
    7360:	3022d77a 	srli	r17,r6,29
    7364:	301090fa 	slli	r8,r6,3
    7368:	10bf0044 	addi	r2,r2,-1023
    736c:	88e2b03a 	or	r17,r17,r3
    7370:	000b883a 	mov	r5,zero
    7374:	9085883a 	add	r2,r18,r2
    7378:	2cc8b03a 	or	r4,r5,r19
    737c:	00c003c4 	movi	r3,15
    7380:	bdacf03a 	xor	r22,r23,r22
    7384:	12c00044 	addi	r11,r2,1
    7388:	19009936 	bltu	r3,r4,75f0 <__muldf3+0x340>
    738c:	200890ba 	slli	r4,r4,2
    7390:	00c00034 	movhi	r3,0
    7394:	18dce904 	addi	r3,r3,29604
    7398:	20c9883a 	add	r4,r4,r3
    739c:	20c00017 	ldw	r3,0(r4)
    73a0:	1800683a 	jmp	r3
    73a4:	000075f0 	cmpltui	zero,zero,471
    73a8:	00007404 	movi	zero,464
    73ac:	00007404 	movi	zero,464
    73b0:	00007400 	call	740 <vCoRoutineSchedule+0x70>
    73b4:	000075cc 	andi	zero,zero,471
    73b8:	000075cc 	andi	zero,zero,471
    73bc:	000075b4 	movhi	zero,470
    73c0:	00007400 	call	740 <vCoRoutineSchedule+0x70>
    73c4:	000075cc 	andi	zero,zero,471
    73c8:	000075b4 	movhi	zero,470
    73cc:	000075cc 	andi	zero,zero,471
    73d0:	00007400 	call	740 <vCoRoutineSchedule+0x70>
    73d4:	000075dc 	xori	zero,zero,471
    73d8:	000075dc 	xori	zero,zero,471
    73dc:	000075dc 	xori	zero,zero,471
    73e0:	000077f8 	rdprs	zero,zero,479
    73e4:	2404b03a 	or	r2,r4,r16
    73e8:	10006f1e 	bne	r2,zero,75a8 <__muldf3+0x2f8>
    73ec:	04c00204 	movi	r19,8
    73f0:	0021883a 	mov	r16,zero
    73f4:	0029883a 	mov	r20,zero
    73f8:	07000084 	movi	fp,2
    73fc:	003fcb06 	br	732c <__alt_data_end+0xf000732c>
    7400:	502d883a 	mov	r22,r10
    7404:	00800084 	movi	r2,2
    7408:	28805726 	beq	r5,r2,7568 <__muldf3+0x2b8>
    740c:	008000c4 	movi	r2,3
    7410:	28816626 	beq	r5,r2,79ac <__muldf3+0x6fc>
    7414:	00800044 	movi	r2,1
    7418:	2881411e 	bne	r5,r2,7920 <__muldf3+0x670>
    741c:	b02b883a 	mov	r21,r22
    7420:	0005883a 	mov	r2,zero
    7424:	000b883a 	mov	r5,zero
    7428:	0029883a 	mov	r20,zero
    742c:	1004953a 	slli	r2,r2,20
    7430:	a8c03fcc 	andi	r3,r21,255
    7434:	04400434 	movhi	r17,16
    7438:	8c7fffc4 	addi	r17,r17,-1
    743c:	180697fa 	slli	r3,r3,31
    7440:	2c4a703a 	and	r5,r5,r17
    7444:	288ab03a 	or	r5,r5,r2
    7448:	28c6b03a 	or	r3,r5,r3
    744c:	a005883a 	mov	r2,r20
    7450:	dfc00c17 	ldw	ra,48(sp)
    7454:	df000b17 	ldw	fp,44(sp)
    7458:	ddc00a17 	ldw	r23,40(sp)
    745c:	dd800917 	ldw	r22,36(sp)
    7460:	dd400817 	ldw	r21,32(sp)
    7464:	dd000717 	ldw	r20,28(sp)
    7468:	dcc00617 	ldw	r19,24(sp)
    746c:	dc800517 	ldw	r18,20(sp)
    7470:	dc400417 	ldw	r17,16(sp)
    7474:	dc000317 	ldw	r16,12(sp)
    7478:	dec00d04 	addi	sp,sp,52
    747c:	f800283a 	ret
    7480:	2404b03a 	or	r2,r4,r16
    7484:	2027883a 	mov	r19,r4
    7488:	10004226 	beq	r2,zero,7594 <__muldf3+0x2e4>
    748c:	8000fc26 	beq	r16,zero,7880 <__muldf3+0x5d0>
    7490:	8009883a 	mov	r4,r16
    7494:	d9800215 	stw	r6,8(sp)
    7498:	d9c00015 	stw	r7,0(sp)
    749c:	da400115 	stw	r9,4(sp)
    74a0:	00084200 	call	8420 <__clzsi2>
    74a4:	d9800217 	ldw	r6,8(sp)
    74a8:	d9c00017 	ldw	r7,0(sp)
    74ac:	da400117 	ldw	r9,4(sp)
    74b0:	113ffd44 	addi	r4,r2,-11
    74b4:	00c00704 	movi	r3,28
    74b8:	1900ed16 	blt	r3,r4,7870 <__muldf3+0x5c0>
    74bc:	00c00744 	movi	r3,29
    74c0:	147ffe04 	addi	r17,r2,-8
    74c4:	1907c83a 	sub	r3,r3,r4
    74c8:	8460983a 	sll	r16,r16,r17
    74cc:	98c6d83a 	srl	r3,r19,r3
    74d0:	9c68983a 	sll	r20,r19,r17
    74d4:	1c20b03a 	or	r16,r3,r16
    74d8:	1080fcc4 	addi	r2,r2,1011
    74dc:	00a5c83a 	sub	r18,zero,r2
    74e0:	0027883a 	mov	r19,zero
    74e4:	0039883a 	mov	fp,zero
    74e8:	003f9006 	br	732c <__alt_data_end+0xf000732c>
    74ec:	3446b03a 	or	r3,r6,r17
    74f0:	1800261e 	bne	r3,zero,758c <__muldf3+0x2dc>
    74f4:	0023883a 	mov	r17,zero
    74f8:	0011883a 	mov	r8,zero
    74fc:	01400084 	movi	r5,2
    7500:	003f9c06 	br	7374 <__alt_data_end+0xf0007374>
    7504:	3446b03a 	or	r3,r6,r17
    7508:	18001c26 	beq	r3,zero,757c <__muldf3+0x2cc>
    750c:	8800ce26 	beq	r17,zero,7848 <__muldf3+0x598>
    7510:	8809883a 	mov	r4,r17
    7514:	d9800215 	stw	r6,8(sp)
    7518:	da400115 	stw	r9,4(sp)
    751c:	da800015 	stw	r10,0(sp)
    7520:	00084200 	call	8420 <__clzsi2>
    7524:	d9800217 	ldw	r6,8(sp)
    7528:	da400117 	ldw	r9,4(sp)
    752c:	da800017 	ldw	r10,0(sp)
    7530:	113ffd44 	addi	r4,r2,-11
    7534:	00c00704 	movi	r3,28
    7538:	1900bf16 	blt	r3,r4,7838 <__muldf3+0x588>
    753c:	00c00744 	movi	r3,29
    7540:	123ffe04 	addi	r8,r2,-8
    7544:	1907c83a 	sub	r3,r3,r4
    7548:	8a22983a 	sll	r17,r17,r8
    754c:	30c6d83a 	srl	r3,r6,r3
    7550:	3210983a 	sll	r8,r6,r8
    7554:	1c62b03a 	or	r17,r3,r17
    7558:	1080fcc4 	addi	r2,r2,1011
    755c:	0085c83a 	sub	r2,zero,r2
    7560:	000b883a 	mov	r5,zero
    7564:	003f8306 	br	7374 <__alt_data_end+0xf0007374>
    7568:	b02b883a 	mov	r21,r22
    756c:	0081ffc4 	movi	r2,2047
    7570:	000b883a 	mov	r5,zero
    7574:	0029883a 	mov	r20,zero
    7578:	003fac06 	br	742c <__alt_data_end+0xf000742c>
    757c:	0023883a 	mov	r17,zero
    7580:	0011883a 	mov	r8,zero
    7584:	01400044 	movi	r5,1
    7588:	003f7a06 	br	7374 <__alt_data_end+0xf0007374>
    758c:	014000c4 	movi	r5,3
    7590:	003f7806 	br	7374 <__alt_data_end+0xf0007374>
    7594:	04c00104 	movi	r19,4
    7598:	0021883a 	mov	r16,zero
    759c:	0029883a 	mov	r20,zero
    75a0:	07000044 	movi	fp,1
    75a4:	003f6106 	br	732c <__alt_data_end+0xf000732c>
    75a8:	04c00304 	movi	r19,12
    75ac:	070000c4 	movi	fp,3
    75b0:	003f5e06 	br	732c <__alt_data_end+0xf000732c>
    75b4:	01400434 	movhi	r5,16
    75b8:	002b883a 	mov	r21,zero
    75bc:	297fffc4 	addi	r5,r5,-1
    75c0:	053fffc4 	movi	r20,-1
    75c4:	0081ffc4 	movi	r2,2047
    75c8:	003f9806 	br	742c <__alt_data_end+0xf000742c>
    75cc:	8023883a 	mov	r17,r16
    75d0:	a011883a 	mov	r8,r20
    75d4:	e00b883a 	mov	r5,fp
    75d8:	003f8a06 	br	7404 <__alt_data_end+0xf0007404>
    75dc:	8023883a 	mov	r17,r16
    75e0:	a011883a 	mov	r8,r20
    75e4:	482d883a 	mov	r22,r9
    75e8:	e00b883a 	mov	r5,fp
    75ec:	003f8506 	br	7404 <__alt_data_end+0xf0007404>
    75f0:	a00ad43a 	srli	r5,r20,16
    75f4:	401ad43a 	srli	r13,r8,16
    75f8:	a53fffcc 	andi	r20,r20,65535
    75fc:	423fffcc 	andi	r8,r8,65535
    7600:	4519383a 	mul	r12,r8,r20
    7604:	4147383a 	mul	r3,r8,r5
    7608:	6d09383a 	mul	r4,r13,r20
    760c:	600cd43a 	srli	r6,r12,16
    7610:	2b5d383a 	mul	r14,r5,r13
    7614:	20c9883a 	add	r4,r4,r3
    7618:	310d883a 	add	r6,r6,r4
    761c:	30c0022e 	bgeu	r6,r3,7628 <__muldf3+0x378>
    7620:	00c00074 	movhi	r3,1
    7624:	70dd883a 	add	r14,r14,r3
    7628:	8826d43a 	srli	r19,r17,16
    762c:	8bffffcc 	andi	r15,r17,65535
    7630:	7d23383a 	mul	r17,r15,r20
    7634:	7949383a 	mul	r4,r15,r5
    7638:	9d29383a 	mul	r20,r19,r20
    763c:	8814d43a 	srli	r10,r17,16
    7640:	3012943a 	slli	r9,r6,16
    7644:	a129883a 	add	r20,r20,r4
    7648:	633fffcc 	andi	r12,r12,65535
    764c:	5515883a 	add	r10,r10,r20
    7650:	3006d43a 	srli	r3,r6,16
    7654:	4b13883a 	add	r9,r9,r12
    7658:	2ccb383a 	mul	r5,r5,r19
    765c:	5100022e 	bgeu	r10,r4,7668 <__muldf3+0x3b8>
    7660:	01000074 	movhi	r4,1
    7664:	290b883a 	add	r5,r5,r4
    7668:	802ad43a 	srli	r21,r16,16
    766c:	843fffcc 	andi	r16,r16,65535
    7670:	440d383a 	mul	r6,r8,r16
    7674:	4565383a 	mul	r18,r8,r21
    7678:	8349383a 	mul	r4,r16,r13
    767c:	500e943a 	slli	r7,r10,16
    7680:	3010d43a 	srli	r8,r6,16
    7684:	5028d43a 	srli	r20,r10,16
    7688:	2489883a 	add	r4,r4,r18
    768c:	8abfffcc 	andi	r10,r17,65535
    7690:	3a95883a 	add	r10,r7,r10
    7694:	4119883a 	add	r12,r8,r4
    7698:	a169883a 	add	r20,r20,r5
    769c:	1a87883a 	add	r3,r3,r10
    76a0:	6d5b383a 	mul	r13,r13,r21
    76a4:	6480022e 	bgeu	r12,r18,76b0 <__muldf3+0x400>
    76a8:	01000074 	movhi	r4,1
    76ac:	691b883a 	add	r13,r13,r4
    76b0:	7c25383a 	mul	r18,r15,r16
    76b4:	7d4b383a 	mul	r5,r15,r21
    76b8:	84cf383a 	mul	r7,r16,r19
    76bc:	901ed43a 	srli	r15,r18,16
    76c0:	6008d43a 	srli	r4,r12,16
    76c4:	6010943a 	slli	r8,r12,16
    76c8:	394f883a 	add	r7,r7,r5
    76cc:	333fffcc 	andi	r12,r6,65535
    76d0:	79df883a 	add	r15,r15,r7
    76d4:	235b883a 	add	r13,r4,r13
    76d8:	9d63383a 	mul	r17,r19,r21
    76dc:	4309883a 	add	r4,r8,r12
    76e0:	7940022e 	bgeu	r15,r5,76ec <__muldf3+0x43c>
    76e4:	01400074 	movhi	r5,1
    76e8:	8963883a 	add	r17,r17,r5
    76ec:	780a943a 	slli	r5,r15,16
    76f0:	91bfffcc 	andi	r6,r18,65535
    76f4:	70c7883a 	add	r3,r14,r3
    76f8:	298d883a 	add	r6,r5,r6
    76fc:	1a8f803a 	cmpltu	r7,r3,r10
    7700:	350b883a 	add	r5,r6,r20
    7704:	20c7883a 	add	r3,r4,r3
    7708:	3955883a 	add	r10,r7,r5
    770c:	1909803a 	cmpltu	r4,r3,r4
    7710:	6a91883a 	add	r8,r13,r10
    7714:	780cd43a 	srli	r6,r15,16
    7718:	2219883a 	add	r12,r4,r8
    771c:	2d0b803a 	cmpltu	r5,r5,r20
    7720:	51cf803a 	cmpltu	r7,r10,r7
    7724:	29ceb03a 	or	r7,r5,r7
    7728:	4351803a 	cmpltu	r8,r8,r13
    772c:	610b803a 	cmpltu	r5,r12,r4
    7730:	4148b03a 	or	r4,r8,r5
    7734:	398f883a 	add	r7,r7,r6
    7738:	3909883a 	add	r4,r7,r4
    773c:	1810927a 	slli	r8,r3,9
    7740:	2449883a 	add	r4,r4,r17
    7744:	2008927a 	slli	r4,r4,9
    7748:	6022d5fa 	srli	r17,r12,23
    774c:	1806d5fa 	srli	r3,r3,23
    7750:	4252b03a 	or	r9,r8,r9
    7754:	600a927a 	slli	r5,r12,9
    7758:	4810c03a 	cmpne	r8,r9,zero
    775c:	2462b03a 	or	r17,r4,r17
    7760:	40c6b03a 	or	r3,r8,r3
    7764:	8900402c 	andhi	r4,r17,256
    7768:	1950b03a 	or	r8,r3,r5
    776c:	20000726 	beq	r4,zero,778c <__muldf3+0x4dc>
    7770:	4006d07a 	srli	r3,r8,1
    7774:	880497fa 	slli	r2,r17,31
    7778:	4200004c 	andi	r8,r8,1
    777c:	8822d07a 	srli	r17,r17,1
    7780:	1a10b03a 	or	r8,r3,r8
    7784:	1210b03a 	or	r8,r2,r8
    7788:	5805883a 	mov	r2,r11
    778c:	1140ffc4 	addi	r5,r2,1023
    7790:	0140440e 	bge	zero,r5,78a4 <__muldf3+0x5f4>
    7794:	40c001cc 	andi	r3,r8,7
    7798:	18000726 	beq	r3,zero,77b8 <__muldf3+0x508>
    779c:	40c003cc 	andi	r3,r8,15
    77a0:	01000104 	movi	r4,4
    77a4:	19000426 	beq	r3,r4,77b8 <__muldf3+0x508>
    77a8:	4107883a 	add	r3,r8,r4
    77ac:	1a11803a 	cmpltu	r8,r3,r8
    77b0:	8a23883a 	add	r17,r17,r8
    77b4:	1811883a 	mov	r8,r3
    77b8:	88c0402c 	andhi	r3,r17,256
    77bc:	18000426 	beq	r3,zero,77d0 <__muldf3+0x520>
    77c0:	11410004 	addi	r5,r2,1024
    77c4:	00bfc034 	movhi	r2,65280
    77c8:	10bfffc4 	addi	r2,r2,-1
    77cc:	88a2703a 	and	r17,r17,r2
    77d0:	0081ff84 	movi	r2,2046
    77d4:	117f6416 	blt	r2,r5,7568 <__alt_data_end+0xf0007568>
    77d8:	8828977a 	slli	r20,r17,29
    77dc:	4010d0fa 	srli	r8,r8,3
    77e0:	8822927a 	slli	r17,r17,9
    77e4:	2881ffcc 	andi	r2,r5,2047
    77e8:	a228b03a 	or	r20,r20,r8
    77ec:	880ad33a 	srli	r5,r17,12
    77f0:	b02b883a 	mov	r21,r22
    77f4:	003f0d06 	br	742c <__alt_data_end+0xf000742c>
    77f8:	8080022c 	andhi	r2,r16,8
    77fc:	10000926 	beq	r2,zero,7824 <__muldf3+0x574>
    7800:	8880022c 	andhi	r2,r17,8
    7804:	1000071e 	bne	r2,zero,7824 <__muldf3+0x574>
    7808:	00800434 	movhi	r2,16
    780c:	89400234 	orhi	r5,r17,8
    7810:	10bfffc4 	addi	r2,r2,-1
    7814:	b82b883a 	mov	r21,r23
    7818:	288a703a 	and	r5,r5,r2
    781c:	4029883a 	mov	r20,r8
    7820:	003f6806 	br	75c4 <__alt_data_end+0xf00075c4>
    7824:	00800434 	movhi	r2,16
    7828:	81400234 	orhi	r5,r16,8
    782c:	10bfffc4 	addi	r2,r2,-1
    7830:	288a703a 	and	r5,r5,r2
    7834:	003f6306 	br	75c4 <__alt_data_end+0xf00075c4>
    7838:	147ff604 	addi	r17,r2,-40
    783c:	3462983a 	sll	r17,r6,r17
    7840:	0011883a 	mov	r8,zero
    7844:	003f4406 	br	7558 <__alt_data_end+0xf0007558>
    7848:	3009883a 	mov	r4,r6
    784c:	d9800215 	stw	r6,8(sp)
    7850:	da400115 	stw	r9,4(sp)
    7854:	da800015 	stw	r10,0(sp)
    7858:	00084200 	call	8420 <__clzsi2>
    785c:	10800804 	addi	r2,r2,32
    7860:	da800017 	ldw	r10,0(sp)
    7864:	da400117 	ldw	r9,4(sp)
    7868:	d9800217 	ldw	r6,8(sp)
    786c:	003f3006 	br	7530 <__alt_data_end+0xf0007530>
    7870:	143ff604 	addi	r16,r2,-40
    7874:	9c20983a 	sll	r16,r19,r16
    7878:	0029883a 	mov	r20,zero
    787c:	003f1606 	br	74d8 <__alt_data_end+0xf00074d8>
    7880:	d9800215 	stw	r6,8(sp)
    7884:	d9c00015 	stw	r7,0(sp)
    7888:	da400115 	stw	r9,4(sp)
    788c:	00084200 	call	8420 <__clzsi2>
    7890:	10800804 	addi	r2,r2,32
    7894:	da400117 	ldw	r9,4(sp)
    7898:	d9c00017 	ldw	r7,0(sp)
    789c:	d9800217 	ldw	r6,8(sp)
    78a0:	003f0306 	br	74b0 <__alt_data_end+0xf00074b0>
    78a4:	00c00044 	movi	r3,1
    78a8:	1947c83a 	sub	r3,r3,r5
    78ac:	00800e04 	movi	r2,56
    78b0:	10feda16 	blt	r2,r3,741c <__alt_data_end+0xf000741c>
    78b4:	008007c4 	movi	r2,31
    78b8:	10c01b16 	blt	r2,r3,7928 <__muldf3+0x678>
    78bc:	00800804 	movi	r2,32
    78c0:	10c5c83a 	sub	r2,r2,r3
    78c4:	888a983a 	sll	r5,r17,r2
    78c8:	40c8d83a 	srl	r4,r8,r3
    78cc:	4084983a 	sll	r2,r8,r2
    78d0:	88e2d83a 	srl	r17,r17,r3
    78d4:	2906b03a 	or	r3,r5,r4
    78d8:	1004c03a 	cmpne	r2,r2,zero
    78dc:	1886b03a 	or	r3,r3,r2
    78e0:	188001cc 	andi	r2,r3,7
    78e4:	10000726 	beq	r2,zero,7904 <__muldf3+0x654>
    78e8:	188003cc 	andi	r2,r3,15
    78ec:	01000104 	movi	r4,4
    78f0:	11000426 	beq	r2,r4,7904 <__muldf3+0x654>
    78f4:	1805883a 	mov	r2,r3
    78f8:	10c00104 	addi	r3,r2,4
    78fc:	1885803a 	cmpltu	r2,r3,r2
    7900:	88a3883a 	add	r17,r17,r2
    7904:	8880202c 	andhi	r2,r17,128
    7908:	10001c26 	beq	r2,zero,797c <__muldf3+0x6cc>
    790c:	b02b883a 	mov	r21,r22
    7910:	00800044 	movi	r2,1
    7914:	000b883a 	mov	r5,zero
    7918:	0029883a 	mov	r20,zero
    791c:	003ec306 	br	742c <__alt_data_end+0xf000742c>
    7920:	5805883a 	mov	r2,r11
    7924:	003f9906 	br	778c <__alt_data_end+0xf000778c>
    7928:	00bff844 	movi	r2,-31
    792c:	1145c83a 	sub	r2,r2,r5
    7930:	8888d83a 	srl	r4,r17,r2
    7934:	00800804 	movi	r2,32
    7938:	18801a26 	beq	r3,r2,79a4 <__muldf3+0x6f4>
    793c:	00801004 	movi	r2,64
    7940:	10c5c83a 	sub	r2,r2,r3
    7944:	8884983a 	sll	r2,r17,r2
    7948:	1204b03a 	or	r2,r2,r8
    794c:	1004c03a 	cmpne	r2,r2,zero
    7950:	2084b03a 	or	r2,r4,r2
    7954:	144001cc 	andi	r17,r2,7
    7958:	88000d1e 	bne	r17,zero,7990 <__muldf3+0x6e0>
    795c:	000b883a 	mov	r5,zero
    7960:	1028d0fa 	srli	r20,r2,3
    7964:	b02b883a 	mov	r21,r22
    7968:	0005883a 	mov	r2,zero
    796c:	a468b03a 	or	r20,r20,r17
    7970:	003eae06 	br	742c <__alt_data_end+0xf000742c>
    7974:	1007883a 	mov	r3,r2
    7978:	0023883a 	mov	r17,zero
    797c:	880a927a 	slli	r5,r17,9
    7980:	1805883a 	mov	r2,r3
    7984:	8822977a 	slli	r17,r17,29
    7988:	280ad33a 	srli	r5,r5,12
    798c:	003ff406 	br	7960 <__alt_data_end+0xf0007960>
    7990:	10c003cc 	andi	r3,r2,15
    7994:	01000104 	movi	r4,4
    7998:	193ff626 	beq	r3,r4,7974 <__alt_data_end+0xf0007974>
    799c:	0023883a 	mov	r17,zero
    79a0:	003fd506 	br	78f8 <__alt_data_end+0xf00078f8>
    79a4:	0005883a 	mov	r2,zero
    79a8:	003fe706 	br	7948 <__alt_data_end+0xf0007948>
    79ac:	00800434 	movhi	r2,16
    79b0:	89400234 	orhi	r5,r17,8
    79b4:	10bfffc4 	addi	r2,r2,-1
    79b8:	b02b883a 	mov	r21,r22
    79bc:	288a703a 	and	r5,r5,r2
    79c0:	4029883a 	mov	r20,r8
    79c4:	003eff06 	br	75c4 <__alt_data_end+0xf00075c4>

000079c8 <__subdf3>:
    79c8:	02000434 	movhi	r8,16
    79cc:	423fffc4 	addi	r8,r8,-1
    79d0:	defffb04 	addi	sp,sp,-20
    79d4:	2a14703a 	and	r10,r5,r8
    79d8:	3812d53a 	srli	r9,r7,20
    79dc:	3a10703a 	and	r8,r7,r8
    79e0:	2006d77a 	srli	r3,r4,29
    79e4:	3004d77a 	srli	r2,r6,29
    79e8:	dc000015 	stw	r16,0(sp)
    79ec:	501490fa 	slli	r10,r10,3
    79f0:	2820d53a 	srli	r16,r5,20
    79f4:	401090fa 	slli	r8,r8,3
    79f8:	dc800215 	stw	r18,8(sp)
    79fc:	dc400115 	stw	r17,4(sp)
    7a00:	dfc00415 	stw	ra,16(sp)
    7a04:	202290fa 	slli	r17,r4,3
    7a08:	dcc00315 	stw	r19,12(sp)
    7a0c:	4a41ffcc 	andi	r9,r9,2047
    7a10:	0101ffc4 	movi	r4,2047
    7a14:	2824d7fa 	srli	r18,r5,31
    7a18:	8401ffcc 	andi	r16,r16,2047
    7a1c:	50c6b03a 	or	r3,r10,r3
    7a20:	380ed7fa 	srli	r7,r7,31
    7a24:	408ab03a 	or	r5,r8,r2
    7a28:	300c90fa 	slli	r6,r6,3
    7a2c:	49009626 	beq	r9,r4,7c88 <__subdf3+0x2c0>
    7a30:	39c0005c 	xori	r7,r7,1
    7a34:	8245c83a 	sub	r2,r16,r9
    7a38:	3c807426 	beq	r7,r18,7c0c <__subdf3+0x244>
    7a3c:	0080af0e 	bge	zero,r2,7cfc <__subdf3+0x334>
    7a40:	48002a1e 	bne	r9,zero,7aec <__subdf3+0x124>
    7a44:	2988b03a 	or	r4,r5,r6
    7a48:	20009a1e 	bne	r4,zero,7cb4 <__subdf3+0x2ec>
    7a4c:	888001cc 	andi	r2,r17,7
    7a50:	10000726 	beq	r2,zero,7a70 <__subdf3+0xa8>
    7a54:	888003cc 	andi	r2,r17,15
    7a58:	01000104 	movi	r4,4
    7a5c:	11000426 	beq	r2,r4,7a70 <__subdf3+0xa8>
    7a60:	890b883a 	add	r5,r17,r4
    7a64:	2c63803a 	cmpltu	r17,r5,r17
    7a68:	1c47883a 	add	r3,r3,r17
    7a6c:	2823883a 	mov	r17,r5
    7a70:	1880202c 	andhi	r2,r3,128
    7a74:	10005926 	beq	r2,zero,7bdc <__subdf3+0x214>
    7a78:	84000044 	addi	r16,r16,1
    7a7c:	0081ffc4 	movi	r2,2047
    7a80:	8080be26 	beq	r16,r2,7d7c <__subdf3+0x3b4>
    7a84:	017fe034 	movhi	r5,65408
    7a88:	297fffc4 	addi	r5,r5,-1
    7a8c:	1946703a 	and	r3,r3,r5
    7a90:	1804977a 	slli	r2,r3,29
    7a94:	1806927a 	slli	r3,r3,9
    7a98:	8822d0fa 	srli	r17,r17,3
    7a9c:	8401ffcc 	andi	r16,r16,2047
    7aa0:	180ad33a 	srli	r5,r3,12
    7aa4:	9100004c 	andi	r4,r18,1
    7aa8:	1444b03a 	or	r2,r2,r17
    7aac:	80c1ffcc 	andi	r3,r16,2047
    7ab0:	1820953a 	slli	r16,r3,20
    7ab4:	20c03fcc 	andi	r3,r4,255
    7ab8:	180897fa 	slli	r4,r3,31
    7abc:	00c00434 	movhi	r3,16
    7ac0:	18ffffc4 	addi	r3,r3,-1
    7ac4:	28c6703a 	and	r3,r5,r3
    7ac8:	1c06b03a 	or	r3,r3,r16
    7acc:	1906b03a 	or	r3,r3,r4
    7ad0:	dfc00417 	ldw	ra,16(sp)
    7ad4:	dcc00317 	ldw	r19,12(sp)
    7ad8:	dc800217 	ldw	r18,8(sp)
    7adc:	dc400117 	ldw	r17,4(sp)
    7ae0:	dc000017 	ldw	r16,0(sp)
    7ae4:	dec00504 	addi	sp,sp,20
    7ae8:	f800283a 	ret
    7aec:	0101ffc4 	movi	r4,2047
    7af0:	813fd626 	beq	r16,r4,7a4c <__alt_data_end+0xf0007a4c>
    7af4:	29402034 	orhi	r5,r5,128
    7af8:	01000e04 	movi	r4,56
    7afc:	2080a316 	blt	r4,r2,7d8c <__subdf3+0x3c4>
    7b00:	010007c4 	movi	r4,31
    7b04:	2080c616 	blt	r4,r2,7e20 <__subdf3+0x458>
    7b08:	01000804 	movi	r4,32
    7b0c:	2089c83a 	sub	r4,r4,r2
    7b10:	2910983a 	sll	r8,r5,r4
    7b14:	308ed83a 	srl	r7,r6,r2
    7b18:	3108983a 	sll	r4,r6,r4
    7b1c:	2884d83a 	srl	r2,r5,r2
    7b20:	41ccb03a 	or	r6,r8,r7
    7b24:	2008c03a 	cmpne	r4,r4,zero
    7b28:	310cb03a 	or	r6,r6,r4
    7b2c:	898dc83a 	sub	r6,r17,r6
    7b30:	89a3803a 	cmpltu	r17,r17,r6
    7b34:	1887c83a 	sub	r3,r3,r2
    7b38:	1c47c83a 	sub	r3,r3,r17
    7b3c:	3023883a 	mov	r17,r6
    7b40:	1880202c 	andhi	r2,r3,128
    7b44:	10002326 	beq	r2,zero,7bd4 <__subdf3+0x20c>
    7b48:	04c02034 	movhi	r19,128
    7b4c:	9cffffc4 	addi	r19,r19,-1
    7b50:	1ce6703a 	and	r19,r3,r19
    7b54:	98007a26 	beq	r19,zero,7d40 <__subdf3+0x378>
    7b58:	9809883a 	mov	r4,r19
    7b5c:	00084200 	call	8420 <__clzsi2>
    7b60:	113ffe04 	addi	r4,r2,-8
    7b64:	00c007c4 	movi	r3,31
    7b68:	19007b16 	blt	r3,r4,7d58 <__subdf3+0x390>
    7b6c:	00800804 	movi	r2,32
    7b70:	1105c83a 	sub	r2,r2,r4
    7b74:	8884d83a 	srl	r2,r17,r2
    7b78:	9906983a 	sll	r3,r19,r4
    7b7c:	8922983a 	sll	r17,r17,r4
    7b80:	10c4b03a 	or	r2,r2,r3
    7b84:	24007816 	blt	r4,r16,7d68 <__subdf3+0x3a0>
    7b88:	2421c83a 	sub	r16,r4,r16
    7b8c:	80c00044 	addi	r3,r16,1
    7b90:	010007c4 	movi	r4,31
    7b94:	20c09516 	blt	r4,r3,7dec <__subdf3+0x424>
    7b98:	01400804 	movi	r5,32
    7b9c:	28cbc83a 	sub	r5,r5,r3
    7ba0:	88c8d83a 	srl	r4,r17,r3
    7ba4:	8962983a 	sll	r17,r17,r5
    7ba8:	114a983a 	sll	r5,r2,r5
    7bac:	10c6d83a 	srl	r3,r2,r3
    7bb0:	8804c03a 	cmpne	r2,r17,zero
    7bb4:	290ab03a 	or	r5,r5,r4
    7bb8:	28a2b03a 	or	r17,r5,r2
    7bbc:	0021883a 	mov	r16,zero
    7bc0:	003fa206 	br	7a4c <__alt_data_end+0xf0007a4c>
    7bc4:	2090b03a 	or	r8,r4,r2
    7bc8:	40018e26 	beq	r8,zero,8204 <__subdf3+0x83c>
    7bcc:	1007883a 	mov	r3,r2
    7bd0:	2023883a 	mov	r17,r4
    7bd4:	888001cc 	andi	r2,r17,7
    7bd8:	103f9e1e 	bne	r2,zero,7a54 <__alt_data_end+0xf0007a54>
    7bdc:	1804977a 	slli	r2,r3,29
    7be0:	8822d0fa 	srli	r17,r17,3
    7be4:	1810d0fa 	srli	r8,r3,3
    7be8:	9100004c 	andi	r4,r18,1
    7bec:	1444b03a 	or	r2,r2,r17
    7bf0:	00c1ffc4 	movi	r3,2047
    7bf4:	80c02826 	beq	r16,r3,7c98 <__subdf3+0x2d0>
    7bf8:	01400434 	movhi	r5,16
    7bfc:	297fffc4 	addi	r5,r5,-1
    7c00:	80e0703a 	and	r16,r16,r3
    7c04:	414a703a 	and	r5,r8,r5
    7c08:	003fa806 	br	7aac <__alt_data_end+0xf0007aac>
    7c0c:	0080630e 	bge	zero,r2,7d9c <__subdf3+0x3d4>
    7c10:	48003026 	beq	r9,zero,7cd4 <__subdf3+0x30c>
    7c14:	0101ffc4 	movi	r4,2047
    7c18:	813f8c26 	beq	r16,r4,7a4c <__alt_data_end+0xf0007a4c>
    7c1c:	29402034 	orhi	r5,r5,128
    7c20:	01000e04 	movi	r4,56
    7c24:	2080a90e 	bge	r4,r2,7ecc <__subdf3+0x504>
    7c28:	298cb03a 	or	r6,r5,r6
    7c2c:	3012c03a 	cmpne	r9,r6,zero
    7c30:	0005883a 	mov	r2,zero
    7c34:	4c53883a 	add	r9,r9,r17
    7c38:	4c63803a 	cmpltu	r17,r9,r17
    7c3c:	10c7883a 	add	r3,r2,r3
    7c40:	88c7883a 	add	r3,r17,r3
    7c44:	4823883a 	mov	r17,r9
    7c48:	1880202c 	andhi	r2,r3,128
    7c4c:	1000d026 	beq	r2,zero,7f90 <__subdf3+0x5c8>
    7c50:	84000044 	addi	r16,r16,1
    7c54:	0081ffc4 	movi	r2,2047
    7c58:	8080fe26 	beq	r16,r2,8054 <__subdf3+0x68c>
    7c5c:	00bfe034 	movhi	r2,65408
    7c60:	10bfffc4 	addi	r2,r2,-1
    7c64:	1886703a 	and	r3,r3,r2
    7c68:	880ad07a 	srli	r5,r17,1
    7c6c:	180497fa 	slli	r2,r3,31
    7c70:	8900004c 	andi	r4,r17,1
    7c74:	2922b03a 	or	r17,r5,r4
    7c78:	1806d07a 	srli	r3,r3,1
    7c7c:	1462b03a 	or	r17,r2,r17
    7c80:	3825883a 	mov	r18,r7
    7c84:	003f7106 	br	7a4c <__alt_data_end+0xf0007a4c>
    7c88:	2984b03a 	or	r2,r5,r6
    7c8c:	103f6826 	beq	r2,zero,7a30 <__alt_data_end+0xf0007a30>
    7c90:	39c03fcc 	andi	r7,r7,255
    7c94:	003f6706 	br	7a34 <__alt_data_end+0xf0007a34>
    7c98:	4086b03a 	or	r3,r8,r2
    7c9c:	18015226 	beq	r3,zero,81e8 <__subdf3+0x820>
    7ca0:	00c00434 	movhi	r3,16
    7ca4:	41400234 	orhi	r5,r8,8
    7ca8:	18ffffc4 	addi	r3,r3,-1
    7cac:	28ca703a 	and	r5,r5,r3
    7cb0:	003f7e06 	br	7aac <__alt_data_end+0xf0007aac>
    7cb4:	10bfffc4 	addi	r2,r2,-1
    7cb8:	1000491e 	bne	r2,zero,7de0 <__subdf3+0x418>
    7cbc:	898fc83a 	sub	r7,r17,r6
    7cc0:	89e3803a 	cmpltu	r17,r17,r7
    7cc4:	1947c83a 	sub	r3,r3,r5
    7cc8:	1c47c83a 	sub	r3,r3,r17
    7ccc:	3823883a 	mov	r17,r7
    7cd0:	003f9b06 	br	7b40 <__alt_data_end+0xf0007b40>
    7cd4:	2988b03a 	or	r4,r5,r6
    7cd8:	203f5c26 	beq	r4,zero,7a4c <__alt_data_end+0xf0007a4c>
    7cdc:	10bfffc4 	addi	r2,r2,-1
    7ce0:	1000931e 	bne	r2,zero,7f30 <__subdf3+0x568>
    7ce4:	898d883a 	add	r6,r17,r6
    7ce8:	3463803a 	cmpltu	r17,r6,r17
    7cec:	1947883a 	add	r3,r3,r5
    7cf0:	88c7883a 	add	r3,r17,r3
    7cf4:	3023883a 	mov	r17,r6
    7cf8:	003fd306 	br	7c48 <__alt_data_end+0xf0007c48>
    7cfc:	1000541e 	bne	r2,zero,7e50 <__subdf3+0x488>
    7d00:	80800044 	addi	r2,r16,1
    7d04:	1081ffcc 	andi	r2,r2,2047
    7d08:	01000044 	movi	r4,1
    7d0c:	2080a20e 	bge	r4,r2,7f98 <__subdf3+0x5d0>
    7d10:	8989c83a 	sub	r4,r17,r6
    7d14:	8905803a 	cmpltu	r2,r17,r4
    7d18:	1967c83a 	sub	r19,r3,r5
    7d1c:	98a7c83a 	sub	r19,r19,r2
    7d20:	9880202c 	andhi	r2,r19,128
    7d24:	10006326 	beq	r2,zero,7eb4 <__subdf3+0x4ec>
    7d28:	3463c83a 	sub	r17,r6,r17
    7d2c:	28c7c83a 	sub	r3,r5,r3
    7d30:	344d803a 	cmpltu	r6,r6,r17
    7d34:	19a7c83a 	sub	r19,r3,r6
    7d38:	3825883a 	mov	r18,r7
    7d3c:	983f861e 	bne	r19,zero,7b58 <__alt_data_end+0xf0007b58>
    7d40:	8809883a 	mov	r4,r17
    7d44:	00084200 	call	8420 <__clzsi2>
    7d48:	10800804 	addi	r2,r2,32
    7d4c:	113ffe04 	addi	r4,r2,-8
    7d50:	00c007c4 	movi	r3,31
    7d54:	193f850e 	bge	r3,r4,7b6c <__alt_data_end+0xf0007b6c>
    7d58:	10bff604 	addi	r2,r2,-40
    7d5c:	8884983a 	sll	r2,r17,r2
    7d60:	0023883a 	mov	r17,zero
    7d64:	243f880e 	bge	r4,r16,7b88 <__alt_data_end+0xf0007b88>
    7d68:	00ffe034 	movhi	r3,65408
    7d6c:	18ffffc4 	addi	r3,r3,-1
    7d70:	8121c83a 	sub	r16,r16,r4
    7d74:	10c6703a 	and	r3,r2,r3
    7d78:	003f3406 	br	7a4c <__alt_data_end+0xf0007a4c>
    7d7c:	9100004c 	andi	r4,r18,1
    7d80:	000b883a 	mov	r5,zero
    7d84:	0005883a 	mov	r2,zero
    7d88:	003f4806 	br	7aac <__alt_data_end+0xf0007aac>
    7d8c:	298cb03a 	or	r6,r5,r6
    7d90:	300cc03a 	cmpne	r6,r6,zero
    7d94:	0005883a 	mov	r2,zero
    7d98:	003f6406 	br	7b2c <__alt_data_end+0xf0007b2c>
    7d9c:	10009a1e 	bne	r2,zero,8008 <__subdf3+0x640>
    7da0:	82400044 	addi	r9,r16,1
    7da4:	4881ffcc 	andi	r2,r9,2047
    7da8:	02800044 	movi	r10,1
    7dac:	5080670e 	bge	r10,r2,7f4c <__subdf3+0x584>
    7db0:	0081ffc4 	movi	r2,2047
    7db4:	4880af26 	beq	r9,r2,8074 <__subdf3+0x6ac>
    7db8:	898d883a 	add	r6,r17,r6
    7dbc:	1945883a 	add	r2,r3,r5
    7dc0:	3447803a 	cmpltu	r3,r6,r17
    7dc4:	1887883a 	add	r3,r3,r2
    7dc8:	182297fa 	slli	r17,r3,31
    7dcc:	300cd07a 	srli	r6,r6,1
    7dd0:	1806d07a 	srli	r3,r3,1
    7dd4:	4821883a 	mov	r16,r9
    7dd8:	89a2b03a 	or	r17,r17,r6
    7ddc:	003f1b06 	br	7a4c <__alt_data_end+0xf0007a4c>
    7de0:	0101ffc4 	movi	r4,2047
    7de4:	813f441e 	bne	r16,r4,7af8 <__alt_data_end+0xf0007af8>
    7de8:	003f1806 	br	7a4c <__alt_data_end+0xf0007a4c>
    7dec:	843ff844 	addi	r16,r16,-31
    7df0:	01400804 	movi	r5,32
    7df4:	1408d83a 	srl	r4,r2,r16
    7df8:	19405026 	beq	r3,r5,7f3c <__subdf3+0x574>
    7dfc:	01401004 	movi	r5,64
    7e00:	28c7c83a 	sub	r3,r5,r3
    7e04:	10c4983a 	sll	r2,r2,r3
    7e08:	88a2b03a 	or	r17,r17,r2
    7e0c:	8822c03a 	cmpne	r17,r17,zero
    7e10:	2462b03a 	or	r17,r4,r17
    7e14:	0007883a 	mov	r3,zero
    7e18:	0021883a 	mov	r16,zero
    7e1c:	003f6d06 	br	7bd4 <__alt_data_end+0xf0007bd4>
    7e20:	11fff804 	addi	r7,r2,-32
    7e24:	01000804 	movi	r4,32
    7e28:	29ced83a 	srl	r7,r5,r7
    7e2c:	11004526 	beq	r2,r4,7f44 <__subdf3+0x57c>
    7e30:	01001004 	movi	r4,64
    7e34:	2089c83a 	sub	r4,r4,r2
    7e38:	2904983a 	sll	r2,r5,r4
    7e3c:	118cb03a 	or	r6,r2,r6
    7e40:	300cc03a 	cmpne	r6,r6,zero
    7e44:	398cb03a 	or	r6,r7,r6
    7e48:	0005883a 	mov	r2,zero
    7e4c:	003f3706 	br	7b2c <__alt_data_end+0xf0007b2c>
    7e50:	80002a26 	beq	r16,zero,7efc <__subdf3+0x534>
    7e54:	0101ffc4 	movi	r4,2047
    7e58:	49006626 	beq	r9,r4,7ff4 <__subdf3+0x62c>
    7e5c:	0085c83a 	sub	r2,zero,r2
    7e60:	18c02034 	orhi	r3,r3,128
    7e64:	01000e04 	movi	r4,56
    7e68:	20807e16 	blt	r4,r2,8064 <__subdf3+0x69c>
    7e6c:	010007c4 	movi	r4,31
    7e70:	2080e716 	blt	r4,r2,8210 <__subdf3+0x848>
    7e74:	01000804 	movi	r4,32
    7e78:	2089c83a 	sub	r4,r4,r2
    7e7c:	1914983a 	sll	r10,r3,r4
    7e80:	8890d83a 	srl	r8,r17,r2
    7e84:	8908983a 	sll	r4,r17,r4
    7e88:	1884d83a 	srl	r2,r3,r2
    7e8c:	5222b03a 	or	r17,r10,r8
    7e90:	2006c03a 	cmpne	r3,r4,zero
    7e94:	88e2b03a 	or	r17,r17,r3
    7e98:	3463c83a 	sub	r17,r6,r17
    7e9c:	2885c83a 	sub	r2,r5,r2
    7ea0:	344d803a 	cmpltu	r6,r6,r17
    7ea4:	1187c83a 	sub	r3,r2,r6
    7ea8:	4821883a 	mov	r16,r9
    7eac:	3825883a 	mov	r18,r7
    7eb0:	003f2306 	br	7b40 <__alt_data_end+0xf0007b40>
    7eb4:	24d0b03a 	or	r8,r4,r19
    7eb8:	40001b1e 	bne	r8,zero,7f28 <__subdf3+0x560>
    7ebc:	0005883a 	mov	r2,zero
    7ec0:	0009883a 	mov	r4,zero
    7ec4:	0021883a 	mov	r16,zero
    7ec8:	003f4906 	br	7bf0 <__alt_data_end+0xf0007bf0>
    7ecc:	010007c4 	movi	r4,31
    7ed0:	20803a16 	blt	r4,r2,7fbc <__subdf3+0x5f4>
    7ed4:	01000804 	movi	r4,32
    7ed8:	2089c83a 	sub	r4,r4,r2
    7edc:	2912983a 	sll	r9,r5,r4
    7ee0:	3090d83a 	srl	r8,r6,r2
    7ee4:	3108983a 	sll	r4,r6,r4
    7ee8:	2884d83a 	srl	r2,r5,r2
    7eec:	4a12b03a 	or	r9,r9,r8
    7ef0:	2008c03a 	cmpne	r4,r4,zero
    7ef4:	4912b03a 	or	r9,r9,r4
    7ef8:	003f4e06 	br	7c34 <__alt_data_end+0xf0007c34>
    7efc:	1c48b03a 	or	r4,r3,r17
    7f00:	20003c26 	beq	r4,zero,7ff4 <__subdf3+0x62c>
    7f04:	0084303a 	nor	r2,zero,r2
    7f08:	1000381e 	bne	r2,zero,7fec <__subdf3+0x624>
    7f0c:	3463c83a 	sub	r17,r6,r17
    7f10:	28c5c83a 	sub	r2,r5,r3
    7f14:	344d803a 	cmpltu	r6,r6,r17
    7f18:	1187c83a 	sub	r3,r2,r6
    7f1c:	4821883a 	mov	r16,r9
    7f20:	3825883a 	mov	r18,r7
    7f24:	003f0606 	br	7b40 <__alt_data_end+0xf0007b40>
    7f28:	2023883a 	mov	r17,r4
    7f2c:	003f0906 	br	7b54 <__alt_data_end+0xf0007b54>
    7f30:	0101ffc4 	movi	r4,2047
    7f34:	813f3a1e 	bne	r16,r4,7c20 <__alt_data_end+0xf0007c20>
    7f38:	003ec406 	br	7a4c <__alt_data_end+0xf0007a4c>
    7f3c:	0005883a 	mov	r2,zero
    7f40:	003fb106 	br	7e08 <__alt_data_end+0xf0007e08>
    7f44:	0005883a 	mov	r2,zero
    7f48:	003fbc06 	br	7e3c <__alt_data_end+0xf0007e3c>
    7f4c:	1c44b03a 	or	r2,r3,r17
    7f50:	80008e1e 	bne	r16,zero,818c <__subdf3+0x7c4>
    7f54:	1000c826 	beq	r2,zero,8278 <__subdf3+0x8b0>
    7f58:	2984b03a 	or	r2,r5,r6
    7f5c:	103ebb26 	beq	r2,zero,7a4c <__alt_data_end+0xf0007a4c>
    7f60:	8989883a 	add	r4,r17,r6
    7f64:	1945883a 	add	r2,r3,r5
    7f68:	2447803a 	cmpltu	r3,r4,r17
    7f6c:	1887883a 	add	r3,r3,r2
    7f70:	1880202c 	andhi	r2,r3,128
    7f74:	2023883a 	mov	r17,r4
    7f78:	103f1626 	beq	r2,zero,7bd4 <__alt_data_end+0xf0007bd4>
    7f7c:	00bfe034 	movhi	r2,65408
    7f80:	10bfffc4 	addi	r2,r2,-1
    7f84:	5021883a 	mov	r16,r10
    7f88:	1886703a 	and	r3,r3,r2
    7f8c:	003eaf06 	br	7a4c <__alt_data_end+0xf0007a4c>
    7f90:	3825883a 	mov	r18,r7
    7f94:	003f0f06 	br	7bd4 <__alt_data_end+0xf0007bd4>
    7f98:	1c44b03a 	or	r2,r3,r17
    7f9c:	8000251e 	bne	r16,zero,8034 <__subdf3+0x66c>
    7fa0:	1000661e 	bne	r2,zero,813c <__subdf3+0x774>
    7fa4:	2990b03a 	or	r8,r5,r6
    7fa8:	40009626 	beq	r8,zero,8204 <__subdf3+0x83c>
    7fac:	2807883a 	mov	r3,r5
    7fb0:	3023883a 	mov	r17,r6
    7fb4:	3825883a 	mov	r18,r7
    7fb8:	003ea406 	br	7a4c <__alt_data_end+0xf0007a4c>
    7fbc:	127ff804 	addi	r9,r2,-32
    7fc0:	01000804 	movi	r4,32
    7fc4:	2a52d83a 	srl	r9,r5,r9
    7fc8:	11008c26 	beq	r2,r4,81fc <__subdf3+0x834>
    7fcc:	01001004 	movi	r4,64
    7fd0:	2085c83a 	sub	r2,r4,r2
    7fd4:	2884983a 	sll	r2,r5,r2
    7fd8:	118cb03a 	or	r6,r2,r6
    7fdc:	300cc03a 	cmpne	r6,r6,zero
    7fe0:	4992b03a 	or	r9,r9,r6
    7fe4:	0005883a 	mov	r2,zero
    7fe8:	003f1206 	br	7c34 <__alt_data_end+0xf0007c34>
    7fec:	0101ffc4 	movi	r4,2047
    7ff0:	493f9c1e 	bne	r9,r4,7e64 <__alt_data_end+0xf0007e64>
    7ff4:	2807883a 	mov	r3,r5
    7ff8:	3023883a 	mov	r17,r6
    7ffc:	4821883a 	mov	r16,r9
    8000:	3825883a 	mov	r18,r7
    8004:	003e9106 	br	7a4c <__alt_data_end+0xf0007a4c>
    8008:	80001f1e 	bne	r16,zero,8088 <__subdf3+0x6c0>
    800c:	1c48b03a 	or	r4,r3,r17
    8010:	20005a26 	beq	r4,zero,817c <__subdf3+0x7b4>
    8014:	0084303a 	nor	r2,zero,r2
    8018:	1000561e 	bne	r2,zero,8174 <__subdf3+0x7ac>
    801c:	89a3883a 	add	r17,r17,r6
    8020:	1945883a 	add	r2,r3,r5
    8024:	898d803a 	cmpltu	r6,r17,r6
    8028:	3087883a 	add	r3,r6,r2
    802c:	4821883a 	mov	r16,r9
    8030:	003f0506 	br	7c48 <__alt_data_end+0xf0007c48>
    8034:	10002b1e 	bne	r2,zero,80e4 <__subdf3+0x71c>
    8038:	2984b03a 	or	r2,r5,r6
    803c:	10008026 	beq	r2,zero,8240 <__subdf3+0x878>
    8040:	2807883a 	mov	r3,r5
    8044:	3023883a 	mov	r17,r6
    8048:	3825883a 	mov	r18,r7
    804c:	0401ffc4 	movi	r16,2047
    8050:	003e7e06 	br	7a4c <__alt_data_end+0xf0007a4c>
    8054:	3809883a 	mov	r4,r7
    8058:	0011883a 	mov	r8,zero
    805c:	0005883a 	mov	r2,zero
    8060:	003ee306 	br	7bf0 <__alt_data_end+0xf0007bf0>
    8064:	1c62b03a 	or	r17,r3,r17
    8068:	8822c03a 	cmpne	r17,r17,zero
    806c:	0005883a 	mov	r2,zero
    8070:	003f8906 	br	7e98 <__alt_data_end+0xf0007e98>
    8074:	3809883a 	mov	r4,r7
    8078:	4821883a 	mov	r16,r9
    807c:	0011883a 	mov	r8,zero
    8080:	0005883a 	mov	r2,zero
    8084:	003eda06 	br	7bf0 <__alt_data_end+0xf0007bf0>
    8088:	0101ffc4 	movi	r4,2047
    808c:	49003b26 	beq	r9,r4,817c <__subdf3+0x7b4>
    8090:	0085c83a 	sub	r2,zero,r2
    8094:	18c02034 	orhi	r3,r3,128
    8098:	01000e04 	movi	r4,56
    809c:	20806e16 	blt	r4,r2,8258 <__subdf3+0x890>
    80a0:	010007c4 	movi	r4,31
    80a4:	20807716 	blt	r4,r2,8284 <__subdf3+0x8bc>
    80a8:	01000804 	movi	r4,32
    80ac:	2089c83a 	sub	r4,r4,r2
    80b0:	1914983a 	sll	r10,r3,r4
    80b4:	8890d83a 	srl	r8,r17,r2
    80b8:	8908983a 	sll	r4,r17,r4
    80bc:	1884d83a 	srl	r2,r3,r2
    80c0:	5222b03a 	or	r17,r10,r8
    80c4:	2006c03a 	cmpne	r3,r4,zero
    80c8:	88e2b03a 	or	r17,r17,r3
    80cc:	89a3883a 	add	r17,r17,r6
    80d0:	1145883a 	add	r2,r2,r5
    80d4:	898d803a 	cmpltu	r6,r17,r6
    80d8:	3087883a 	add	r3,r6,r2
    80dc:	4821883a 	mov	r16,r9
    80e0:	003ed906 	br	7c48 <__alt_data_end+0xf0007c48>
    80e4:	2984b03a 	or	r2,r5,r6
    80e8:	10004226 	beq	r2,zero,81f4 <__subdf3+0x82c>
    80ec:	1808d0fa 	srli	r4,r3,3
    80f0:	8822d0fa 	srli	r17,r17,3
    80f4:	1806977a 	slli	r3,r3,29
    80f8:	2080022c 	andhi	r2,r4,8
    80fc:	1c62b03a 	or	r17,r3,r17
    8100:	10000826 	beq	r2,zero,8124 <__subdf3+0x75c>
    8104:	2812d0fa 	srli	r9,r5,3
    8108:	4880022c 	andhi	r2,r9,8
    810c:	1000051e 	bne	r2,zero,8124 <__subdf3+0x75c>
    8110:	300cd0fa 	srli	r6,r6,3
    8114:	2804977a 	slli	r2,r5,29
    8118:	4809883a 	mov	r4,r9
    811c:	3825883a 	mov	r18,r7
    8120:	11a2b03a 	or	r17,r2,r6
    8124:	8806d77a 	srli	r3,r17,29
    8128:	200890fa 	slli	r4,r4,3
    812c:	882290fa 	slli	r17,r17,3
    8130:	0401ffc4 	movi	r16,2047
    8134:	1906b03a 	or	r3,r3,r4
    8138:	003e4406 	br	7a4c <__alt_data_end+0xf0007a4c>
    813c:	2984b03a 	or	r2,r5,r6
    8140:	103e4226 	beq	r2,zero,7a4c <__alt_data_end+0xf0007a4c>
    8144:	8989c83a 	sub	r4,r17,r6
    8148:	8911803a 	cmpltu	r8,r17,r4
    814c:	1945c83a 	sub	r2,r3,r5
    8150:	1205c83a 	sub	r2,r2,r8
    8154:	1200202c 	andhi	r8,r2,128
    8158:	403e9a26 	beq	r8,zero,7bc4 <__alt_data_end+0xf0007bc4>
    815c:	3463c83a 	sub	r17,r6,r17
    8160:	28c5c83a 	sub	r2,r5,r3
    8164:	344d803a 	cmpltu	r6,r6,r17
    8168:	1187c83a 	sub	r3,r2,r6
    816c:	3825883a 	mov	r18,r7
    8170:	003e3606 	br	7a4c <__alt_data_end+0xf0007a4c>
    8174:	0101ffc4 	movi	r4,2047
    8178:	493fc71e 	bne	r9,r4,8098 <__alt_data_end+0xf0008098>
    817c:	2807883a 	mov	r3,r5
    8180:	3023883a 	mov	r17,r6
    8184:	4821883a 	mov	r16,r9
    8188:	003e3006 	br	7a4c <__alt_data_end+0xf0007a4c>
    818c:	10003626 	beq	r2,zero,8268 <__subdf3+0x8a0>
    8190:	2984b03a 	or	r2,r5,r6
    8194:	10001726 	beq	r2,zero,81f4 <__subdf3+0x82c>
    8198:	1808d0fa 	srli	r4,r3,3
    819c:	8822d0fa 	srli	r17,r17,3
    81a0:	1806977a 	slli	r3,r3,29
    81a4:	2080022c 	andhi	r2,r4,8
    81a8:	1c62b03a 	or	r17,r3,r17
    81ac:	10000726 	beq	r2,zero,81cc <__subdf3+0x804>
    81b0:	2812d0fa 	srli	r9,r5,3
    81b4:	4880022c 	andhi	r2,r9,8
    81b8:	1000041e 	bne	r2,zero,81cc <__subdf3+0x804>
    81bc:	300cd0fa 	srli	r6,r6,3
    81c0:	2804977a 	slli	r2,r5,29
    81c4:	4809883a 	mov	r4,r9
    81c8:	11a2b03a 	or	r17,r2,r6
    81cc:	8806d77a 	srli	r3,r17,29
    81d0:	200890fa 	slli	r4,r4,3
    81d4:	882290fa 	slli	r17,r17,3
    81d8:	3825883a 	mov	r18,r7
    81dc:	1906b03a 	or	r3,r3,r4
    81e0:	0401ffc4 	movi	r16,2047
    81e4:	003e1906 	br	7a4c <__alt_data_end+0xf0007a4c>
    81e8:	000b883a 	mov	r5,zero
    81ec:	0005883a 	mov	r2,zero
    81f0:	003e2e06 	br	7aac <__alt_data_end+0xf0007aac>
    81f4:	0401ffc4 	movi	r16,2047
    81f8:	003e1406 	br	7a4c <__alt_data_end+0xf0007a4c>
    81fc:	0005883a 	mov	r2,zero
    8200:	003f7506 	br	7fd8 <__alt_data_end+0xf0007fd8>
    8204:	0005883a 	mov	r2,zero
    8208:	0009883a 	mov	r4,zero
    820c:	003e7806 	br	7bf0 <__alt_data_end+0xf0007bf0>
    8210:	123ff804 	addi	r8,r2,-32
    8214:	01000804 	movi	r4,32
    8218:	1a10d83a 	srl	r8,r3,r8
    821c:	11002526 	beq	r2,r4,82b4 <__subdf3+0x8ec>
    8220:	01001004 	movi	r4,64
    8224:	2085c83a 	sub	r2,r4,r2
    8228:	1884983a 	sll	r2,r3,r2
    822c:	1444b03a 	or	r2,r2,r17
    8230:	1004c03a 	cmpne	r2,r2,zero
    8234:	40a2b03a 	or	r17,r8,r2
    8238:	0005883a 	mov	r2,zero
    823c:	003f1606 	br	7e98 <__alt_data_end+0xf0007e98>
    8240:	02000434 	movhi	r8,16
    8244:	0009883a 	mov	r4,zero
    8248:	423fffc4 	addi	r8,r8,-1
    824c:	00bfffc4 	movi	r2,-1
    8250:	0401ffc4 	movi	r16,2047
    8254:	003e6606 	br	7bf0 <__alt_data_end+0xf0007bf0>
    8258:	1c62b03a 	or	r17,r3,r17
    825c:	8822c03a 	cmpne	r17,r17,zero
    8260:	0005883a 	mov	r2,zero
    8264:	003f9906 	br	80cc <__alt_data_end+0xf00080cc>
    8268:	2807883a 	mov	r3,r5
    826c:	3023883a 	mov	r17,r6
    8270:	0401ffc4 	movi	r16,2047
    8274:	003df506 	br	7a4c <__alt_data_end+0xf0007a4c>
    8278:	2807883a 	mov	r3,r5
    827c:	3023883a 	mov	r17,r6
    8280:	003df206 	br	7a4c <__alt_data_end+0xf0007a4c>
    8284:	123ff804 	addi	r8,r2,-32
    8288:	01000804 	movi	r4,32
    828c:	1a10d83a 	srl	r8,r3,r8
    8290:	11000a26 	beq	r2,r4,82bc <__subdf3+0x8f4>
    8294:	01001004 	movi	r4,64
    8298:	2085c83a 	sub	r2,r4,r2
    829c:	1884983a 	sll	r2,r3,r2
    82a0:	1444b03a 	or	r2,r2,r17
    82a4:	1004c03a 	cmpne	r2,r2,zero
    82a8:	40a2b03a 	or	r17,r8,r2
    82ac:	0005883a 	mov	r2,zero
    82b0:	003f8606 	br	80cc <__alt_data_end+0xf00080cc>
    82b4:	0005883a 	mov	r2,zero
    82b8:	003fdc06 	br	822c <__alt_data_end+0xf000822c>
    82bc:	0005883a 	mov	r2,zero
    82c0:	003ff706 	br	82a0 <__alt_data_end+0xf00082a0>

000082c4 <__fixdfsi>:
    82c4:	280cd53a 	srli	r6,r5,20
    82c8:	00c00434 	movhi	r3,16
    82cc:	18ffffc4 	addi	r3,r3,-1
    82d0:	3181ffcc 	andi	r6,r6,2047
    82d4:	01c0ff84 	movi	r7,1022
    82d8:	28c6703a 	and	r3,r5,r3
    82dc:	280ad7fa 	srli	r5,r5,31
    82e0:	3980120e 	bge	r7,r6,832c <__fixdfsi+0x68>
    82e4:	00810744 	movi	r2,1053
    82e8:	11800c16 	blt	r2,r6,831c <__fixdfsi+0x58>
    82ec:	00810cc4 	movi	r2,1075
    82f0:	1185c83a 	sub	r2,r2,r6
    82f4:	01c007c4 	movi	r7,31
    82f8:	18c00434 	orhi	r3,r3,16
    82fc:	38800d16 	blt	r7,r2,8334 <__fixdfsi+0x70>
    8300:	31befb44 	addi	r6,r6,-1043
    8304:	2084d83a 	srl	r2,r4,r2
    8308:	1986983a 	sll	r3,r3,r6
    830c:	1884b03a 	or	r2,r3,r2
    8310:	28000726 	beq	r5,zero,8330 <__fixdfsi+0x6c>
    8314:	0085c83a 	sub	r2,zero,r2
    8318:	f800283a 	ret
    831c:	00a00034 	movhi	r2,32768
    8320:	10bfffc4 	addi	r2,r2,-1
    8324:	2885883a 	add	r2,r5,r2
    8328:	f800283a 	ret
    832c:	0005883a 	mov	r2,zero
    8330:	f800283a 	ret
    8334:	008104c4 	movi	r2,1043
    8338:	1185c83a 	sub	r2,r2,r6
    833c:	1884d83a 	srl	r2,r3,r2
    8340:	003ff306 	br	8310 <__alt_data_end+0xf0008310>

00008344 <__floatsidf>:
    8344:	defffd04 	addi	sp,sp,-12
    8348:	dfc00215 	stw	ra,8(sp)
    834c:	dc400115 	stw	r17,4(sp)
    8350:	dc000015 	stw	r16,0(sp)
    8354:	20002b26 	beq	r4,zero,8404 <__floatsidf+0xc0>
    8358:	2023883a 	mov	r17,r4
    835c:	2020d7fa 	srli	r16,r4,31
    8360:	20002d16 	blt	r4,zero,8418 <__floatsidf+0xd4>
    8364:	8809883a 	mov	r4,r17
    8368:	00084200 	call	8420 <__clzsi2>
    836c:	01410784 	movi	r5,1054
    8370:	288bc83a 	sub	r5,r5,r2
    8374:	01010cc4 	movi	r4,1075
    8378:	2149c83a 	sub	r4,r4,r5
    837c:	00c007c4 	movi	r3,31
    8380:	1900160e 	bge	r3,r4,83dc <__floatsidf+0x98>
    8384:	00c104c4 	movi	r3,1043
    8388:	1947c83a 	sub	r3,r3,r5
    838c:	88c6983a 	sll	r3,r17,r3
    8390:	00800434 	movhi	r2,16
    8394:	10bfffc4 	addi	r2,r2,-1
    8398:	1886703a 	and	r3,r3,r2
    839c:	2941ffcc 	andi	r5,r5,2047
    83a0:	800d883a 	mov	r6,r16
    83a4:	0005883a 	mov	r2,zero
    83a8:	280a953a 	slli	r5,r5,20
    83ac:	31803fcc 	andi	r6,r6,255
    83b0:	01000434 	movhi	r4,16
    83b4:	300c97fa 	slli	r6,r6,31
    83b8:	213fffc4 	addi	r4,r4,-1
    83bc:	1906703a 	and	r3,r3,r4
    83c0:	1946b03a 	or	r3,r3,r5
    83c4:	1986b03a 	or	r3,r3,r6
    83c8:	dfc00217 	ldw	ra,8(sp)
    83cc:	dc400117 	ldw	r17,4(sp)
    83d0:	dc000017 	ldw	r16,0(sp)
    83d4:	dec00304 	addi	sp,sp,12
    83d8:	f800283a 	ret
    83dc:	00c002c4 	movi	r3,11
    83e0:	1887c83a 	sub	r3,r3,r2
    83e4:	88c6d83a 	srl	r3,r17,r3
    83e8:	8904983a 	sll	r2,r17,r4
    83ec:	01000434 	movhi	r4,16
    83f0:	213fffc4 	addi	r4,r4,-1
    83f4:	2941ffcc 	andi	r5,r5,2047
    83f8:	1906703a 	and	r3,r3,r4
    83fc:	800d883a 	mov	r6,r16
    8400:	003fe906 	br	83a8 <__alt_data_end+0xf00083a8>
    8404:	000d883a 	mov	r6,zero
    8408:	000b883a 	mov	r5,zero
    840c:	0007883a 	mov	r3,zero
    8410:	0005883a 	mov	r2,zero
    8414:	003fe406 	br	83a8 <__alt_data_end+0xf00083a8>
    8418:	0123c83a 	sub	r17,zero,r4
    841c:	003fd106 	br	8364 <__alt_data_end+0xf0008364>

00008420 <__clzsi2>:
    8420:	00bfffd4 	movui	r2,65535
    8424:	11000536 	bltu	r2,r4,843c <__clzsi2+0x1c>
    8428:	00803fc4 	movi	r2,255
    842c:	11000f36 	bltu	r2,r4,846c <__clzsi2+0x4c>
    8430:	00800804 	movi	r2,32
    8434:	0007883a 	mov	r3,zero
    8438:	00000506 	br	8450 <__clzsi2+0x30>
    843c:	00804034 	movhi	r2,256
    8440:	10bfffc4 	addi	r2,r2,-1
    8444:	11000c2e 	bgeu	r2,r4,8478 <__clzsi2+0x58>
    8448:	00800204 	movi	r2,8
    844c:	00c00604 	movi	r3,24
    8450:	20c8d83a 	srl	r4,r4,r3
    8454:	00c20034 	movhi	r3,2048
    8458:	18c05b84 	addi	r3,r3,366
    845c:	1909883a 	add	r4,r3,r4
    8460:	20c00003 	ldbu	r3,0(r4)
    8464:	10c5c83a 	sub	r2,r2,r3
    8468:	f800283a 	ret
    846c:	00800604 	movi	r2,24
    8470:	00c00204 	movi	r3,8
    8474:	003ff606 	br	8450 <__alt_data_end+0xf0008450>
    8478:	00800404 	movi	r2,16
    847c:	1007883a 	mov	r3,r2
    8480:	003ff306 	br	8450 <__alt_data_end+0xf0008450>

00008484 <__divsi3>:
    8484:	20001b16 	blt	r4,zero,84f4 <__divsi3+0x70>
    8488:	000f883a 	mov	r7,zero
    848c:	28001616 	blt	r5,zero,84e8 <__divsi3+0x64>
    8490:	200d883a 	mov	r6,r4
    8494:	29001a2e 	bgeu	r5,r4,8500 <__divsi3+0x7c>
    8498:	00800804 	movi	r2,32
    849c:	00c00044 	movi	r3,1
    84a0:	00000106 	br	84a8 <__divsi3+0x24>
    84a4:	10000d26 	beq	r2,zero,84dc <__divsi3+0x58>
    84a8:	294b883a 	add	r5,r5,r5
    84ac:	10bfffc4 	addi	r2,r2,-1
    84b0:	18c7883a 	add	r3,r3,r3
    84b4:	293ffb36 	bltu	r5,r4,84a4 <__alt_data_end+0xf00084a4>
    84b8:	0005883a 	mov	r2,zero
    84bc:	18000726 	beq	r3,zero,84dc <__divsi3+0x58>
    84c0:	0005883a 	mov	r2,zero
    84c4:	31400236 	bltu	r6,r5,84d0 <__divsi3+0x4c>
    84c8:	314dc83a 	sub	r6,r6,r5
    84cc:	10c4b03a 	or	r2,r2,r3
    84d0:	1806d07a 	srli	r3,r3,1
    84d4:	280ad07a 	srli	r5,r5,1
    84d8:	183ffa1e 	bne	r3,zero,84c4 <__alt_data_end+0xf00084c4>
    84dc:	38000126 	beq	r7,zero,84e4 <__divsi3+0x60>
    84e0:	0085c83a 	sub	r2,zero,r2
    84e4:	f800283a 	ret
    84e8:	014bc83a 	sub	r5,zero,r5
    84ec:	39c0005c 	xori	r7,r7,1
    84f0:	003fe706 	br	8490 <__alt_data_end+0xf0008490>
    84f4:	0109c83a 	sub	r4,zero,r4
    84f8:	01c00044 	movi	r7,1
    84fc:	003fe306 	br	848c <__alt_data_end+0xf000848c>
    8500:	00c00044 	movi	r3,1
    8504:	003fee06 	br	84c0 <__alt_data_end+0xf00084c0>

00008508 <__modsi3>:
    8508:	20001716 	blt	r4,zero,8568 <__modsi3+0x60>
    850c:	000f883a 	mov	r7,zero
    8510:	2005883a 	mov	r2,r4
    8514:	28001216 	blt	r5,zero,8560 <__modsi3+0x58>
    8518:	2900162e 	bgeu	r5,r4,8574 <__modsi3+0x6c>
    851c:	01800804 	movi	r6,32
    8520:	00c00044 	movi	r3,1
    8524:	00000106 	br	852c <__modsi3+0x24>
    8528:	30000a26 	beq	r6,zero,8554 <__modsi3+0x4c>
    852c:	294b883a 	add	r5,r5,r5
    8530:	31bfffc4 	addi	r6,r6,-1
    8534:	18c7883a 	add	r3,r3,r3
    8538:	293ffb36 	bltu	r5,r4,8528 <__alt_data_end+0xf0008528>
    853c:	18000526 	beq	r3,zero,8554 <__modsi3+0x4c>
    8540:	1806d07a 	srli	r3,r3,1
    8544:	11400136 	bltu	r2,r5,854c <__modsi3+0x44>
    8548:	1145c83a 	sub	r2,r2,r5
    854c:	280ad07a 	srli	r5,r5,1
    8550:	183ffb1e 	bne	r3,zero,8540 <__alt_data_end+0xf0008540>
    8554:	38000126 	beq	r7,zero,855c <__modsi3+0x54>
    8558:	0085c83a 	sub	r2,zero,r2
    855c:	f800283a 	ret
    8560:	014bc83a 	sub	r5,zero,r5
    8564:	003fec06 	br	8518 <__alt_data_end+0xf0008518>
    8568:	0109c83a 	sub	r4,zero,r4
    856c:	01c00044 	movi	r7,1
    8570:	003fe706 	br	8510 <__alt_data_end+0xf0008510>
    8574:	00c00044 	movi	r3,1
    8578:	003ff106 	br	8540 <__alt_data_end+0xf0008540>

0000857c <__udivsi3>:
    857c:	200d883a 	mov	r6,r4
    8580:	2900152e 	bgeu	r5,r4,85d8 <__udivsi3+0x5c>
    8584:	28001416 	blt	r5,zero,85d8 <__udivsi3+0x5c>
    8588:	00800804 	movi	r2,32
    858c:	00c00044 	movi	r3,1
    8590:	00000206 	br	859c <__udivsi3+0x20>
    8594:	10000e26 	beq	r2,zero,85d0 <__udivsi3+0x54>
    8598:	28000516 	blt	r5,zero,85b0 <__udivsi3+0x34>
    859c:	294b883a 	add	r5,r5,r5
    85a0:	10bfffc4 	addi	r2,r2,-1
    85a4:	18c7883a 	add	r3,r3,r3
    85a8:	293ffa36 	bltu	r5,r4,8594 <__alt_data_end+0xf0008594>
    85ac:	18000826 	beq	r3,zero,85d0 <__udivsi3+0x54>
    85b0:	0005883a 	mov	r2,zero
    85b4:	31400236 	bltu	r6,r5,85c0 <__udivsi3+0x44>
    85b8:	314dc83a 	sub	r6,r6,r5
    85bc:	10c4b03a 	or	r2,r2,r3
    85c0:	1806d07a 	srli	r3,r3,1
    85c4:	280ad07a 	srli	r5,r5,1
    85c8:	183ffa1e 	bne	r3,zero,85b4 <__alt_data_end+0xf00085b4>
    85cc:	f800283a 	ret
    85d0:	0005883a 	mov	r2,zero
    85d4:	f800283a 	ret
    85d8:	00c00044 	movi	r3,1
    85dc:	003ff406 	br	85b0 <__alt_data_end+0xf00085b0>

000085e0 <__umodsi3>:
    85e0:	2005883a 	mov	r2,r4
    85e4:	2900122e 	bgeu	r5,r4,8630 <__umodsi3+0x50>
    85e8:	28001116 	blt	r5,zero,8630 <__umodsi3+0x50>
    85ec:	01800804 	movi	r6,32
    85f0:	00c00044 	movi	r3,1
    85f4:	00000206 	br	8600 <__umodsi3+0x20>
    85f8:	30000c26 	beq	r6,zero,862c <__umodsi3+0x4c>
    85fc:	28000516 	blt	r5,zero,8614 <__umodsi3+0x34>
    8600:	294b883a 	add	r5,r5,r5
    8604:	31bfffc4 	addi	r6,r6,-1
    8608:	18c7883a 	add	r3,r3,r3
    860c:	293ffa36 	bltu	r5,r4,85f8 <__alt_data_end+0xf00085f8>
    8610:	18000626 	beq	r3,zero,862c <__umodsi3+0x4c>
    8614:	1806d07a 	srli	r3,r3,1
    8618:	11400136 	bltu	r2,r5,8620 <__umodsi3+0x40>
    861c:	1145c83a 	sub	r2,r2,r5
    8620:	280ad07a 	srli	r5,r5,1
    8624:	183ffb1e 	bne	r3,zero,8614 <__alt_data_end+0xf0008614>
    8628:	f800283a 	ret
    862c:	f800283a 	ret
    8630:	00c00044 	movi	r3,1
    8634:	003ff706 	br	8614 <__alt_data_end+0xf0008614>

00008638 <memcmp>:
    8638:	01c000c4 	movi	r7,3
    863c:	3980192e 	bgeu	r7,r6,86a4 <memcmp+0x6c>
    8640:	2144b03a 	or	r2,r4,r5
    8644:	11c4703a 	and	r2,r2,r7
    8648:	10000f26 	beq	r2,zero,8688 <memcmp+0x50>
    864c:	20800003 	ldbu	r2,0(r4)
    8650:	28c00003 	ldbu	r3,0(r5)
    8654:	10c0151e 	bne	r2,r3,86ac <memcmp+0x74>
    8658:	31bfff84 	addi	r6,r6,-2
    865c:	01ffffc4 	movi	r7,-1
    8660:	00000406 	br	8674 <memcmp+0x3c>
    8664:	20800003 	ldbu	r2,0(r4)
    8668:	28c00003 	ldbu	r3,0(r5)
    866c:	31bfffc4 	addi	r6,r6,-1
    8670:	10c00e1e 	bne	r2,r3,86ac <memcmp+0x74>
    8674:	21000044 	addi	r4,r4,1
    8678:	29400044 	addi	r5,r5,1
    867c:	31fff91e 	bne	r6,r7,8664 <__alt_data_end+0xf0008664>
    8680:	0005883a 	mov	r2,zero
    8684:	f800283a 	ret
    8688:	20c00017 	ldw	r3,0(r4)
    868c:	28800017 	ldw	r2,0(r5)
    8690:	18bfee1e 	bne	r3,r2,864c <__alt_data_end+0xf000864c>
    8694:	31bfff04 	addi	r6,r6,-4
    8698:	21000104 	addi	r4,r4,4
    869c:	29400104 	addi	r5,r5,4
    86a0:	39bff936 	bltu	r7,r6,8688 <__alt_data_end+0xf0008688>
    86a4:	303fe91e 	bne	r6,zero,864c <__alt_data_end+0xf000864c>
    86a8:	003ff506 	br	8680 <__alt_data_end+0xf0008680>
    86ac:	10c5c83a 	sub	r2,r2,r3
    86b0:	f800283a 	ret

000086b4 <memcpy>:
    86b4:	defffd04 	addi	sp,sp,-12
    86b8:	dfc00215 	stw	ra,8(sp)
    86bc:	dc400115 	stw	r17,4(sp)
    86c0:	dc000015 	stw	r16,0(sp)
    86c4:	00c003c4 	movi	r3,15
    86c8:	2005883a 	mov	r2,r4
    86cc:	1980452e 	bgeu	r3,r6,87e4 <memcpy+0x130>
    86d0:	2906b03a 	or	r3,r5,r4
    86d4:	18c000cc 	andi	r3,r3,3
    86d8:	1800441e 	bne	r3,zero,87ec <memcpy+0x138>
    86dc:	347ffc04 	addi	r17,r6,-16
    86e0:	8822d13a 	srli	r17,r17,4
    86e4:	28c00104 	addi	r3,r5,4
    86e8:	23400104 	addi	r13,r4,4
    86ec:	8820913a 	slli	r16,r17,4
    86f0:	2b000204 	addi	r12,r5,8
    86f4:	22c00204 	addi	r11,r4,8
    86f8:	84000504 	addi	r16,r16,20
    86fc:	2a800304 	addi	r10,r5,12
    8700:	22400304 	addi	r9,r4,12
    8704:	2c21883a 	add	r16,r5,r16
    8708:	2811883a 	mov	r8,r5
    870c:	200f883a 	mov	r7,r4
    8710:	41000017 	ldw	r4,0(r8)
    8714:	1fc00017 	ldw	ra,0(r3)
    8718:	63c00017 	ldw	r15,0(r12)
    871c:	39000015 	stw	r4,0(r7)
    8720:	53800017 	ldw	r14,0(r10)
    8724:	6fc00015 	stw	ra,0(r13)
    8728:	5bc00015 	stw	r15,0(r11)
    872c:	4b800015 	stw	r14,0(r9)
    8730:	18c00404 	addi	r3,r3,16
    8734:	39c00404 	addi	r7,r7,16
    8738:	42000404 	addi	r8,r8,16
    873c:	6b400404 	addi	r13,r13,16
    8740:	63000404 	addi	r12,r12,16
    8744:	5ac00404 	addi	r11,r11,16
    8748:	52800404 	addi	r10,r10,16
    874c:	4a400404 	addi	r9,r9,16
    8750:	1c3fef1e 	bne	r3,r16,8710 <__alt_data_end+0xf0008710>
    8754:	89c00044 	addi	r7,r17,1
    8758:	380e913a 	slli	r7,r7,4
    875c:	310003cc 	andi	r4,r6,15
    8760:	02c000c4 	movi	r11,3
    8764:	11c7883a 	add	r3,r2,r7
    8768:	29cb883a 	add	r5,r5,r7
    876c:	5900212e 	bgeu	r11,r4,87f4 <memcpy+0x140>
    8770:	1813883a 	mov	r9,r3
    8774:	2811883a 	mov	r8,r5
    8778:	200f883a 	mov	r7,r4
    877c:	42800017 	ldw	r10,0(r8)
    8780:	4a400104 	addi	r9,r9,4
    8784:	39ffff04 	addi	r7,r7,-4
    8788:	4abfff15 	stw	r10,-4(r9)
    878c:	42000104 	addi	r8,r8,4
    8790:	59fffa36 	bltu	r11,r7,877c <__alt_data_end+0xf000877c>
    8794:	213fff04 	addi	r4,r4,-4
    8798:	2008d0ba 	srli	r4,r4,2
    879c:	318000cc 	andi	r6,r6,3
    87a0:	21000044 	addi	r4,r4,1
    87a4:	2109883a 	add	r4,r4,r4
    87a8:	2109883a 	add	r4,r4,r4
    87ac:	1907883a 	add	r3,r3,r4
    87b0:	290b883a 	add	r5,r5,r4
    87b4:	30000626 	beq	r6,zero,87d0 <memcpy+0x11c>
    87b8:	198d883a 	add	r6,r3,r6
    87bc:	29c00003 	ldbu	r7,0(r5)
    87c0:	18c00044 	addi	r3,r3,1
    87c4:	29400044 	addi	r5,r5,1
    87c8:	19ffffc5 	stb	r7,-1(r3)
    87cc:	19bffb1e 	bne	r3,r6,87bc <__alt_data_end+0xf00087bc>
    87d0:	dfc00217 	ldw	ra,8(sp)
    87d4:	dc400117 	ldw	r17,4(sp)
    87d8:	dc000017 	ldw	r16,0(sp)
    87dc:	dec00304 	addi	sp,sp,12
    87e0:	f800283a 	ret
    87e4:	2007883a 	mov	r3,r4
    87e8:	003ff206 	br	87b4 <__alt_data_end+0xf00087b4>
    87ec:	2007883a 	mov	r3,r4
    87f0:	003ff106 	br	87b8 <__alt_data_end+0xf00087b8>
    87f4:	200d883a 	mov	r6,r4
    87f8:	003fee06 	br	87b4 <__alt_data_end+0xf00087b4>

000087fc <memset>:
    87fc:	20c000cc 	andi	r3,r4,3
    8800:	2005883a 	mov	r2,r4
    8804:	18004426 	beq	r3,zero,8918 <memset+0x11c>
    8808:	31ffffc4 	addi	r7,r6,-1
    880c:	30004026 	beq	r6,zero,8910 <memset+0x114>
    8810:	2813883a 	mov	r9,r5
    8814:	200d883a 	mov	r6,r4
    8818:	2007883a 	mov	r3,r4
    881c:	00000406 	br	8830 <memset+0x34>
    8820:	3a3fffc4 	addi	r8,r7,-1
    8824:	31800044 	addi	r6,r6,1
    8828:	38003926 	beq	r7,zero,8910 <memset+0x114>
    882c:	400f883a 	mov	r7,r8
    8830:	18c00044 	addi	r3,r3,1
    8834:	32400005 	stb	r9,0(r6)
    8838:	1a0000cc 	andi	r8,r3,3
    883c:	403ff81e 	bne	r8,zero,8820 <__alt_data_end+0xf0008820>
    8840:	010000c4 	movi	r4,3
    8844:	21c02d2e 	bgeu	r4,r7,88fc <memset+0x100>
    8848:	29003fcc 	andi	r4,r5,255
    884c:	200c923a 	slli	r6,r4,8
    8850:	3108b03a 	or	r4,r6,r4
    8854:	200c943a 	slli	r6,r4,16
    8858:	218cb03a 	or	r6,r4,r6
    885c:	010003c4 	movi	r4,15
    8860:	21c0182e 	bgeu	r4,r7,88c4 <memset+0xc8>
    8864:	3b3ffc04 	addi	r12,r7,-16
    8868:	6018d13a 	srli	r12,r12,4
    886c:	1a000104 	addi	r8,r3,4
    8870:	1ac00204 	addi	r11,r3,8
    8874:	6008913a 	slli	r4,r12,4
    8878:	1a800304 	addi	r10,r3,12
    887c:	1813883a 	mov	r9,r3
    8880:	21000504 	addi	r4,r4,20
    8884:	1909883a 	add	r4,r3,r4
    8888:	49800015 	stw	r6,0(r9)
    888c:	41800015 	stw	r6,0(r8)
    8890:	59800015 	stw	r6,0(r11)
    8894:	51800015 	stw	r6,0(r10)
    8898:	42000404 	addi	r8,r8,16
    889c:	4a400404 	addi	r9,r9,16
    88a0:	5ac00404 	addi	r11,r11,16
    88a4:	52800404 	addi	r10,r10,16
    88a8:	413ff71e 	bne	r8,r4,8888 <__alt_data_end+0xf0008888>
    88ac:	63000044 	addi	r12,r12,1
    88b0:	6018913a 	slli	r12,r12,4
    88b4:	39c003cc 	andi	r7,r7,15
    88b8:	010000c4 	movi	r4,3
    88bc:	1b07883a 	add	r3,r3,r12
    88c0:	21c00e2e 	bgeu	r4,r7,88fc <memset+0x100>
    88c4:	1813883a 	mov	r9,r3
    88c8:	3811883a 	mov	r8,r7
    88cc:	010000c4 	movi	r4,3
    88d0:	49800015 	stw	r6,0(r9)
    88d4:	423fff04 	addi	r8,r8,-4
    88d8:	4a400104 	addi	r9,r9,4
    88dc:	223ffc36 	bltu	r4,r8,88d0 <__alt_data_end+0xf00088d0>
    88e0:	393fff04 	addi	r4,r7,-4
    88e4:	2008d0ba 	srli	r4,r4,2
    88e8:	39c000cc 	andi	r7,r7,3
    88ec:	21000044 	addi	r4,r4,1
    88f0:	2109883a 	add	r4,r4,r4
    88f4:	2109883a 	add	r4,r4,r4
    88f8:	1907883a 	add	r3,r3,r4
    88fc:	38000526 	beq	r7,zero,8914 <memset+0x118>
    8900:	19cf883a 	add	r7,r3,r7
    8904:	19400005 	stb	r5,0(r3)
    8908:	18c00044 	addi	r3,r3,1
    890c:	38fffd1e 	bne	r7,r3,8904 <__alt_data_end+0xf0008904>
    8910:	f800283a 	ret
    8914:	f800283a 	ret
    8918:	2007883a 	mov	r3,r4
    891c:	300f883a 	mov	r7,r6
    8920:	003fc706 	br	8840 <__alt_data_end+0xf0008840>

00008924 <_printf_r>:
    8924:	defffd04 	addi	sp,sp,-12
    8928:	2805883a 	mov	r2,r5
    892c:	dfc00015 	stw	ra,0(sp)
    8930:	d9800115 	stw	r6,4(sp)
    8934:	d9c00215 	stw	r7,8(sp)
    8938:	21400217 	ldw	r5,8(r4)
    893c:	d9c00104 	addi	r7,sp,4
    8940:	100d883a 	mov	r6,r2
    8944:	0008afc0 	call	8afc <___vfprintf_internal_r>
    8948:	dfc00017 	ldw	ra,0(sp)
    894c:	dec00304 	addi	sp,sp,12
    8950:	f800283a 	ret

00008954 <printf>:
    8954:	defffc04 	addi	sp,sp,-16
    8958:	dfc00015 	stw	ra,0(sp)
    895c:	d9400115 	stw	r5,4(sp)
    8960:	d9800215 	stw	r6,8(sp)
    8964:	d9c00315 	stw	r7,12(sp)
    8968:	00820034 	movhi	r2,2048
    896c:	10898204 	addi	r2,r2,9736
    8970:	10800017 	ldw	r2,0(r2)
    8974:	200b883a 	mov	r5,r4
    8978:	d9800104 	addi	r6,sp,4
    897c:	11000217 	ldw	r4,8(r2)
    8980:	000acf40 	call	acf4 <__vfprintf_internal>
    8984:	dfc00017 	ldw	ra,0(sp)
    8988:	dec00404 	addi	sp,sp,16
    898c:	f800283a 	ret

00008990 <_puts_r>:
    8990:	defff604 	addi	sp,sp,-40
    8994:	dc000715 	stw	r16,28(sp)
    8998:	2021883a 	mov	r16,r4
    899c:	2809883a 	mov	r4,r5
    89a0:	dc400815 	stw	r17,32(sp)
    89a4:	dfc00915 	stw	ra,36(sp)
    89a8:	2823883a 	mov	r17,r5
    89ac:	0008a640 	call	8a64 <strlen>
    89b0:	10c00044 	addi	r3,r2,1
    89b4:	d8800115 	stw	r2,4(sp)
    89b8:	00820034 	movhi	r2,2048
    89bc:	10809c04 	addi	r2,r2,624
    89c0:	d8800215 	stw	r2,8(sp)
    89c4:	00800044 	movi	r2,1
    89c8:	d8800315 	stw	r2,12(sp)
    89cc:	00800084 	movi	r2,2
    89d0:	dc400015 	stw	r17,0(sp)
    89d4:	d8c00615 	stw	r3,24(sp)
    89d8:	dec00415 	stw	sp,16(sp)
    89dc:	d8800515 	stw	r2,20(sp)
    89e0:	80000226 	beq	r16,zero,89ec <_puts_r+0x5c>
    89e4:	80800e17 	ldw	r2,56(r16)
    89e8:	10001426 	beq	r2,zero,8a3c <_puts_r+0xac>
    89ec:	81400217 	ldw	r5,8(r16)
    89f0:	2880030b 	ldhu	r2,12(r5)
    89f4:	10c8000c 	andi	r3,r2,8192
    89f8:	1800061e 	bne	r3,zero,8a14 <_puts_r+0x84>
    89fc:	29001917 	ldw	r4,100(r5)
    8a00:	00f7ffc4 	movi	r3,-8193
    8a04:	10880014 	ori	r2,r2,8192
    8a08:	20c6703a 	and	r3,r4,r3
    8a0c:	2880030d 	sth	r2,12(r5)
    8a10:	28c01915 	stw	r3,100(r5)
    8a14:	d9800404 	addi	r6,sp,16
    8a18:	8009883a 	mov	r4,r16
    8a1c:	000d2240 	call	d224 <__sfvwrite_r>
    8a20:	1000091e 	bne	r2,zero,8a48 <_puts_r+0xb8>
    8a24:	00800284 	movi	r2,10
    8a28:	dfc00917 	ldw	ra,36(sp)
    8a2c:	dc400817 	ldw	r17,32(sp)
    8a30:	dc000717 	ldw	r16,28(sp)
    8a34:	dec00a04 	addi	sp,sp,40
    8a38:	f800283a 	ret
    8a3c:	8009883a 	mov	r4,r16
    8a40:	000cda00 	call	cda0 <__sinit>
    8a44:	003fe906 	br	89ec <__alt_data_end+0xf00089ec>
    8a48:	00bfffc4 	movi	r2,-1
    8a4c:	003ff606 	br	8a28 <__alt_data_end+0xf0008a28>

00008a50 <puts>:
    8a50:	00820034 	movhi	r2,2048
    8a54:	10898204 	addi	r2,r2,9736
    8a58:	200b883a 	mov	r5,r4
    8a5c:	11000017 	ldw	r4,0(r2)
    8a60:	00089901 	jmpi	8990 <_puts_r>

00008a64 <strlen>:
    8a64:	208000cc 	andi	r2,r4,3
    8a68:	10002026 	beq	r2,zero,8aec <strlen+0x88>
    8a6c:	20800007 	ldb	r2,0(r4)
    8a70:	10002026 	beq	r2,zero,8af4 <strlen+0x90>
    8a74:	2005883a 	mov	r2,r4
    8a78:	00000206 	br	8a84 <strlen+0x20>
    8a7c:	10c00007 	ldb	r3,0(r2)
    8a80:	18001826 	beq	r3,zero,8ae4 <strlen+0x80>
    8a84:	10800044 	addi	r2,r2,1
    8a88:	10c000cc 	andi	r3,r2,3
    8a8c:	183ffb1e 	bne	r3,zero,8a7c <__alt_data_end+0xf0008a7c>
    8a90:	10c00017 	ldw	r3,0(r2)
    8a94:	01ffbff4 	movhi	r7,65279
    8a98:	39ffbfc4 	addi	r7,r7,-257
    8a9c:	00ca303a 	nor	r5,zero,r3
    8aa0:	01a02074 	movhi	r6,32897
    8aa4:	19c7883a 	add	r3,r3,r7
    8aa8:	31a02004 	addi	r6,r6,-32640
    8aac:	1946703a 	and	r3,r3,r5
    8ab0:	1986703a 	and	r3,r3,r6
    8ab4:	1800091e 	bne	r3,zero,8adc <strlen+0x78>
    8ab8:	10800104 	addi	r2,r2,4
    8abc:	10c00017 	ldw	r3,0(r2)
    8ac0:	19cb883a 	add	r5,r3,r7
    8ac4:	00c6303a 	nor	r3,zero,r3
    8ac8:	28c6703a 	and	r3,r5,r3
    8acc:	1986703a 	and	r3,r3,r6
    8ad0:	183ff926 	beq	r3,zero,8ab8 <__alt_data_end+0xf0008ab8>
    8ad4:	00000106 	br	8adc <strlen+0x78>
    8ad8:	10800044 	addi	r2,r2,1
    8adc:	10c00007 	ldb	r3,0(r2)
    8ae0:	183ffd1e 	bne	r3,zero,8ad8 <__alt_data_end+0xf0008ad8>
    8ae4:	1105c83a 	sub	r2,r2,r4
    8ae8:	f800283a 	ret
    8aec:	2005883a 	mov	r2,r4
    8af0:	003fe706 	br	8a90 <__alt_data_end+0xf0008a90>
    8af4:	0005883a 	mov	r2,zero
    8af8:	f800283a 	ret

00008afc <___vfprintf_internal_r>:
    8afc:	deffb804 	addi	sp,sp,-288
    8b00:	dfc04715 	stw	ra,284(sp)
    8b04:	ddc04515 	stw	r23,276(sp)
    8b08:	dd404315 	stw	r21,268(sp)
    8b0c:	d9002c15 	stw	r4,176(sp)
    8b10:	282f883a 	mov	r23,r5
    8b14:	302b883a 	mov	r21,r6
    8b18:	d9c02d15 	stw	r7,180(sp)
    8b1c:	df004615 	stw	fp,280(sp)
    8b20:	dd804415 	stw	r22,272(sp)
    8b24:	dd004215 	stw	r20,264(sp)
    8b28:	dcc04115 	stw	r19,260(sp)
    8b2c:	dc804015 	stw	r18,256(sp)
    8b30:	dc403f15 	stw	r17,252(sp)
    8b34:	dc003e15 	stw	r16,248(sp)
    8b38:	000d9140 	call	d914 <_localeconv_r>
    8b3c:	10800017 	ldw	r2,0(r2)
    8b40:	1009883a 	mov	r4,r2
    8b44:	d8803415 	stw	r2,208(sp)
    8b48:	0008a640 	call	8a64 <strlen>
    8b4c:	d8803715 	stw	r2,220(sp)
    8b50:	d8802c17 	ldw	r2,176(sp)
    8b54:	10000226 	beq	r2,zero,8b60 <___vfprintf_internal_r+0x64>
    8b58:	10800e17 	ldw	r2,56(r2)
    8b5c:	1000f926 	beq	r2,zero,8f44 <___vfprintf_internal_r+0x448>
    8b60:	b880030b 	ldhu	r2,12(r23)
    8b64:	10c8000c 	andi	r3,r2,8192
    8b68:	1800061e 	bne	r3,zero,8b84 <___vfprintf_internal_r+0x88>
    8b6c:	b9001917 	ldw	r4,100(r23)
    8b70:	00f7ffc4 	movi	r3,-8193
    8b74:	10880014 	ori	r2,r2,8192
    8b78:	20c6703a 	and	r3,r4,r3
    8b7c:	b880030d 	sth	r2,12(r23)
    8b80:	b8c01915 	stw	r3,100(r23)
    8b84:	10c0020c 	andi	r3,r2,8
    8b88:	1800c126 	beq	r3,zero,8e90 <___vfprintf_internal_r+0x394>
    8b8c:	b8c00417 	ldw	r3,16(r23)
    8b90:	1800bf26 	beq	r3,zero,8e90 <___vfprintf_internal_r+0x394>
    8b94:	1080068c 	andi	r2,r2,26
    8b98:	00c00284 	movi	r3,10
    8b9c:	10c0c426 	beq	r2,r3,8eb0 <___vfprintf_internal_r+0x3b4>
    8ba0:	d8c00404 	addi	r3,sp,16
    8ba4:	05020034 	movhi	r20,2048
    8ba8:	d9001e04 	addi	r4,sp,120
    8bac:	a500ad84 	addi	r20,r20,694
    8bb0:	d8c01e15 	stw	r3,120(sp)
    8bb4:	d8002015 	stw	zero,128(sp)
    8bb8:	d8001f15 	stw	zero,124(sp)
    8bbc:	d8003315 	stw	zero,204(sp)
    8bc0:	d8003615 	stw	zero,216(sp)
    8bc4:	d8003815 	stw	zero,224(sp)
    8bc8:	1811883a 	mov	r8,r3
    8bcc:	d8003915 	stw	zero,228(sp)
    8bd0:	d8003a15 	stw	zero,232(sp)
    8bd4:	d8002f15 	stw	zero,188(sp)
    8bd8:	d9002815 	stw	r4,160(sp)
    8bdc:	a8800007 	ldb	r2,0(r21)
    8be0:	10027b26 	beq	r2,zero,95d0 <___vfprintf_internal_r+0xad4>
    8be4:	00c00944 	movi	r3,37
    8be8:	a821883a 	mov	r16,r21
    8bec:	10c0021e 	bne	r2,r3,8bf8 <___vfprintf_internal_r+0xfc>
    8bf0:	00001406 	br	8c44 <___vfprintf_internal_r+0x148>
    8bf4:	10c00326 	beq	r2,r3,8c04 <___vfprintf_internal_r+0x108>
    8bf8:	84000044 	addi	r16,r16,1
    8bfc:	80800007 	ldb	r2,0(r16)
    8c00:	103ffc1e 	bne	r2,zero,8bf4 <__alt_data_end+0xf0008bf4>
    8c04:	8563c83a 	sub	r17,r16,r21
    8c08:	88000e26 	beq	r17,zero,8c44 <___vfprintf_internal_r+0x148>
    8c0c:	d8c02017 	ldw	r3,128(sp)
    8c10:	d8801f17 	ldw	r2,124(sp)
    8c14:	45400015 	stw	r21,0(r8)
    8c18:	1c47883a 	add	r3,r3,r17
    8c1c:	10800044 	addi	r2,r2,1
    8c20:	d8c02015 	stw	r3,128(sp)
    8c24:	44400115 	stw	r17,4(r8)
    8c28:	d8801f15 	stw	r2,124(sp)
    8c2c:	00c001c4 	movi	r3,7
    8c30:	1880a716 	blt	r3,r2,8ed0 <___vfprintf_internal_r+0x3d4>
    8c34:	42000204 	addi	r8,r8,8
    8c38:	d9402f17 	ldw	r5,188(sp)
    8c3c:	2c4b883a 	add	r5,r5,r17
    8c40:	d9402f15 	stw	r5,188(sp)
    8c44:	80800007 	ldb	r2,0(r16)
    8c48:	1000a826 	beq	r2,zero,8eec <___vfprintf_internal_r+0x3f0>
    8c4c:	84400047 	ldb	r17,1(r16)
    8c50:	00bfffc4 	movi	r2,-1
    8c54:	85400044 	addi	r21,r16,1
    8c58:	d8002785 	stb	zero,158(sp)
    8c5c:	0007883a 	mov	r3,zero
    8c60:	000f883a 	mov	r7,zero
    8c64:	d8802915 	stw	r2,164(sp)
    8c68:	d8003115 	stw	zero,196(sp)
    8c6c:	0025883a 	mov	r18,zero
    8c70:	01401604 	movi	r5,88
    8c74:	01800244 	movi	r6,9
    8c78:	02800a84 	movi	r10,42
    8c7c:	02401b04 	movi	r9,108
    8c80:	ad400044 	addi	r21,r21,1
    8c84:	88bff804 	addi	r2,r17,-32
    8c88:	28830436 	bltu	r5,r2,989c <___vfprintf_internal_r+0xda0>
    8c8c:	100490ba 	slli	r2,r2,2
    8c90:	01000074 	movhi	r4,1
    8c94:	21232904 	addi	r4,r4,-29532
    8c98:	1105883a 	add	r2,r2,r4
    8c9c:	10800017 	ldw	r2,0(r2)
    8ca0:	1000683a 	jmp	r2
    8ca4:	000097bc 	xorhi	zero,zero,606
    8ca8:	0000989c 	xori	zero,zero,610
    8cac:	0000989c 	xori	zero,zero,610
    8cb0:	000097dc 	xori	zero,zero,607
    8cb4:	0000989c 	xori	zero,zero,610
    8cb8:	0000989c 	xori	zero,zero,610
    8cbc:	0000989c 	xori	zero,zero,610
    8cc0:	0000989c 	xori	zero,zero,610
    8cc4:	0000989c 	xori	zero,zero,610
    8cc8:	0000989c 	xori	zero,zero,610
    8ccc:	00008f50 	cmplti	zero,zero,573
    8cd0:	000096f8 	rdprs	zero,zero,603
    8cd4:	0000989c 	xori	zero,zero,610
    8cd8:	00008e18 	cmpnei	zero,zero,568
    8cdc:	00008f78 	rdprs	zero,zero,573
    8ce0:	0000989c 	xori	zero,zero,610
    8ce4:	00008fb8 	rdprs	zero,zero,574
    8ce8:	00008fc4 	movi	zero,575
    8cec:	00008fc4 	movi	zero,575
    8cf0:	00008fc4 	movi	zero,575
    8cf4:	00008fc4 	movi	zero,575
    8cf8:	00008fc4 	movi	zero,575
    8cfc:	00008fc4 	movi	zero,575
    8d00:	00008fc4 	movi	zero,575
    8d04:	00008fc4 	movi	zero,575
    8d08:	00008fc4 	movi	zero,575
    8d0c:	0000989c 	xori	zero,zero,610
    8d10:	0000989c 	xori	zero,zero,610
    8d14:	0000989c 	xori	zero,zero,610
    8d18:	0000989c 	xori	zero,zero,610
    8d1c:	0000989c 	xori	zero,zero,610
    8d20:	0000989c 	xori	zero,zero,610
    8d24:	0000989c 	xori	zero,zero,610
    8d28:	0000989c 	xori	zero,zero,610
    8d2c:	0000989c 	xori	zero,zero,610
    8d30:	0000989c 	xori	zero,zero,610
    8d34:	00008ff8 	rdprs	zero,zero,575
    8d38:	000090b4 	movhi	zero,578
    8d3c:	0000989c 	xori	zero,zero,610
    8d40:	000090b4 	movhi	zero,578
    8d44:	0000989c 	xori	zero,zero,610
    8d48:	0000989c 	xori	zero,zero,610
    8d4c:	0000989c 	xori	zero,zero,610
    8d50:	0000989c 	xori	zero,zero,610
    8d54:	00009154 	movui	zero,581
    8d58:	0000989c 	xori	zero,zero,610
    8d5c:	0000989c 	xori	zero,zero,610
    8d60:	00009160 	cmpeqi	zero,zero,581
    8d64:	0000989c 	xori	zero,zero,610
    8d68:	0000989c 	xori	zero,zero,610
    8d6c:	0000989c 	xori	zero,zero,610
    8d70:	0000989c 	xori	zero,zero,610
    8d74:	0000989c 	xori	zero,zero,610
    8d78:	000095d8 	cmpnei	zero,zero,599
    8d7c:	0000989c 	xori	zero,zero,610
    8d80:	0000989c 	xori	zero,zero,610
    8d84:	00009638 	rdprs	zero,zero,600
    8d88:	0000989c 	xori	zero,zero,610
    8d8c:	0000989c 	xori	zero,zero,610
    8d90:	0000989c 	xori	zero,zero,610
    8d94:	0000989c 	xori	zero,zero,610
    8d98:	0000989c 	xori	zero,zero,610
    8d9c:	0000989c 	xori	zero,zero,610
    8da0:	0000989c 	xori	zero,zero,610
    8da4:	0000989c 	xori	zero,zero,610
    8da8:	0000989c 	xori	zero,zero,610
    8dac:	0000989c 	xori	zero,zero,610
    8db0:	00009848 	cmpgei	zero,zero,609
    8db4:	000097e8 	cmpgeui	zero,zero,607
    8db8:	000090b4 	movhi	zero,578
    8dbc:	000090b4 	movhi	zero,578
    8dc0:	000090b4 	movhi	zero,578
    8dc4:	000097f8 	rdprs	zero,zero,607
    8dc8:	000097e8 	cmpgeui	zero,zero,607
    8dcc:	0000989c 	xori	zero,zero,610
    8dd0:	0000989c 	xori	zero,zero,610
    8dd4:	00009804 	movi	zero,608
    8dd8:	0000989c 	xori	zero,zero,610
    8ddc:	00009814 	movui	zero,608
    8de0:	000096e8 	cmpgeui	zero,zero,603
    8de4:	00008e24 	muli	zero,zero,568
    8de8:	00009708 	cmpgei	zero,zero,604
    8dec:	0000989c 	xori	zero,zero,610
    8df0:	00009714 	movui	zero,604
    8df4:	0000989c 	xori	zero,zero,610
    8df8:	00009770 	cmpltui	zero,zero,605
    8dfc:	0000989c 	xori	zero,zero,610
    8e00:	0000989c 	xori	zero,zero,610
    8e04:	00009780 	call	978 <xEventGroupSync+0x40>
    8e08:	d9003117 	ldw	r4,196(sp)
    8e0c:	d8802d15 	stw	r2,180(sp)
    8e10:	0109c83a 	sub	r4,zero,r4
    8e14:	d9003115 	stw	r4,196(sp)
    8e18:	94800114 	ori	r18,r18,4
    8e1c:	ac400007 	ldb	r17,0(r21)
    8e20:	003f9706 	br	8c80 <__alt_data_end+0xf0008c80>
    8e24:	00800c04 	movi	r2,48
    8e28:	d9002d17 	ldw	r4,180(sp)
    8e2c:	d9402917 	ldw	r5,164(sp)
    8e30:	d8802705 	stb	r2,156(sp)
    8e34:	00801e04 	movi	r2,120
    8e38:	d8802745 	stb	r2,157(sp)
    8e3c:	d8002785 	stb	zero,158(sp)
    8e40:	20c00104 	addi	r3,r4,4
    8e44:	24c00017 	ldw	r19,0(r4)
    8e48:	002d883a 	mov	r22,zero
    8e4c:	90800094 	ori	r2,r18,2
    8e50:	28029a16 	blt	r5,zero,98bc <___vfprintf_internal_r+0xdc0>
    8e54:	00bfdfc4 	movi	r2,-129
    8e58:	90a4703a 	and	r18,r18,r2
    8e5c:	d8c02d15 	stw	r3,180(sp)
    8e60:	94800094 	ori	r18,r18,2
    8e64:	9802871e 	bne	r19,zero,9884 <___vfprintf_internal_r+0xd88>
    8e68:	00820034 	movhi	r2,2048
    8e6c:	1080a604 	addi	r2,r2,664
    8e70:	d8803915 	stw	r2,228(sp)
    8e74:	04401e04 	movi	r17,120
    8e78:	d8802917 	ldw	r2,164(sp)
    8e7c:	0039883a 	mov	fp,zero
    8e80:	1001e926 	beq	r2,zero,9628 <___vfprintf_internal_r+0xb2c>
    8e84:	0027883a 	mov	r19,zero
    8e88:	002d883a 	mov	r22,zero
    8e8c:	00020506 	br	96a4 <___vfprintf_internal_r+0xba8>
    8e90:	d9002c17 	ldw	r4,176(sp)
    8e94:	b80b883a 	mov	r5,r23
    8e98:	000adcc0 	call	adcc <__swsetup_r>
    8e9c:	1005ac1e 	bne	r2,zero,a550 <___vfprintf_internal_r+0x1a54>
    8ea0:	b880030b 	ldhu	r2,12(r23)
    8ea4:	00c00284 	movi	r3,10
    8ea8:	1080068c 	andi	r2,r2,26
    8eac:	10ff3c1e 	bne	r2,r3,8ba0 <__alt_data_end+0xf0008ba0>
    8eb0:	b880038f 	ldh	r2,14(r23)
    8eb4:	103f3a16 	blt	r2,zero,8ba0 <__alt_data_end+0xf0008ba0>
    8eb8:	d9c02d17 	ldw	r7,180(sp)
    8ebc:	d9002c17 	ldw	r4,176(sp)
    8ec0:	a80d883a 	mov	r6,r21
    8ec4:	b80b883a 	mov	r5,r23
    8ec8:	000ad100 	call	ad10 <__sbprintf>
    8ecc:	00001106 	br	8f14 <___vfprintf_internal_r+0x418>
    8ed0:	d9002c17 	ldw	r4,176(sp)
    8ed4:	d9801e04 	addi	r6,sp,120
    8ed8:	b80b883a 	mov	r5,r23
    8edc:	000fe880 	call	fe88 <__sprint_r>
    8ee0:	1000081e 	bne	r2,zero,8f04 <___vfprintf_internal_r+0x408>
    8ee4:	da000404 	addi	r8,sp,16
    8ee8:	003f5306 	br	8c38 <__alt_data_end+0xf0008c38>
    8eec:	d8802017 	ldw	r2,128(sp)
    8ef0:	10000426 	beq	r2,zero,8f04 <___vfprintf_internal_r+0x408>
    8ef4:	d9002c17 	ldw	r4,176(sp)
    8ef8:	d9801e04 	addi	r6,sp,120
    8efc:	b80b883a 	mov	r5,r23
    8f00:	000fe880 	call	fe88 <__sprint_r>
    8f04:	b880030b 	ldhu	r2,12(r23)
    8f08:	1080100c 	andi	r2,r2,64
    8f0c:	1005901e 	bne	r2,zero,a550 <___vfprintf_internal_r+0x1a54>
    8f10:	d8802f17 	ldw	r2,188(sp)
    8f14:	dfc04717 	ldw	ra,284(sp)
    8f18:	df004617 	ldw	fp,280(sp)
    8f1c:	ddc04517 	ldw	r23,276(sp)
    8f20:	dd804417 	ldw	r22,272(sp)
    8f24:	dd404317 	ldw	r21,268(sp)
    8f28:	dd004217 	ldw	r20,264(sp)
    8f2c:	dcc04117 	ldw	r19,260(sp)
    8f30:	dc804017 	ldw	r18,256(sp)
    8f34:	dc403f17 	ldw	r17,252(sp)
    8f38:	dc003e17 	ldw	r16,248(sp)
    8f3c:	dec04804 	addi	sp,sp,288
    8f40:	f800283a 	ret
    8f44:	d9002c17 	ldw	r4,176(sp)
    8f48:	000cda00 	call	cda0 <__sinit>
    8f4c:	003f0406 	br	8b60 <__alt_data_end+0xf0008b60>
    8f50:	d8802d17 	ldw	r2,180(sp)
    8f54:	d9002d17 	ldw	r4,180(sp)
    8f58:	10800017 	ldw	r2,0(r2)
    8f5c:	d8803115 	stw	r2,196(sp)
    8f60:	20800104 	addi	r2,r4,4
    8f64:	d9003117 	ldw	r4,196(sp)
    8f68:	203fa716 	blt	r4,zero,8e08 <__alt_data_end+0xf0008e08>
    8f6c:	d8802d15 	stw	r2,180(sp)
    8f70:	ac400007 	ldb	r17,0(r21)
    8f74:	003f4206 	br	8c80 <__alt_data_end+0xf0008c80>
    8f78:	ac400007 	ldb	r17,0(r21)
    8f7c:	aac00044 	addi	r11,r21,1
    8f80:	8a872826 	beq	r17,r10,ac24 <___vfprintf_internal_r+0x2128>
    8f84:	88bff404 	addi	r2,r17,-48
    8f88:	0009883a 	mov	r4,zero
    8f8c:	30867d36 	bltu	r6,r2,a984 <___vfprintf_internal_r+0x1e88>
    8f90:	5c400007 	ldb	r17,0(r11)
    8f94:	210002a4 	muli	r4,r4,10
    8f98:	5d400044 	addi	r21,r11,1
    8f9c:	a817883a 	mov	r11,r21
    8fa0:	2089883a 	add	r4,r4,r2
    8fa4:	88bff404 	addi	r2,r17,-48
    8fa8:	30bff92e 	bgeu	r6,r2,8f90 <__alt_data_end+0xf0008f90>
    8fac:	2005c916 	blt	r4,zero,a6d4 <___vfprintf_internal_r+0x1bd8>
    8fb0:	d9002915 	stw	r4,164(sp)
    8fb4:	003f3306 	br	8c84 <__alt_data_end+0xf0008c84>
    8fb8:	94802014 	ori	r18,r18,128
    8fbc:	ac400007 	ldb	r17,0(r21)
    8fc0:	003f2f06 	br	8c80 <__alt_data_end+0xf0008c80>
    8fc4:	a809883a 	mov	r4,r21
    8fc8:	d8003115 	stw	zero,196(sp)
    8fcc:	88bff404 	addi	r2,r17,-48
    8fd0:	0017883a 	mov	r11,zero
    8fd4:	24400007 	ldb	r17,0(r4)
    8fd8:	5ac002a4 	muli	r11,r11,10
    8fdc:	ad400044 	addi	r21,r21,1
    8fe0:	a809883a 	mov	r4,r21
    8fe4:	12d7883a 	add	r11,r2,r11
    8fe8:	88bff404 	addi	r2,r17,-48
    8fec:	30bff92e 	bgeu	r6,r2,8fd4 <__alt_data_end+0xf0008fd4>
    8ff0:	dac03115 	stw	r11,196(sp)
    8ff4:	003f2306 	br	8c84 <__alt_data_end+0xf0008c84>
    8ff8:	18c03fcc 	andi	r3,r3,255
    8ffc:	18072b1e 	bne	r3,zero,acac <___vfprintf_internal_r+0x21b0>
    9000:	94800414 	ori	r18,r18,16
    9004:	9080080c 	andi	r2,r18,32
    9008:	10037b26 	beq	r2,zero,9df8 <___vfprintf_internal_r+0x12fc>
    900c:	d9402d17 	ldw	r5,180(sp)
    9010:	28800117 	ldw	r2,4(r5)
    9014:	2cc00017 	ldw	r19,0(r5)
    9018:	29400204 	addi	r5,r5,8
    901c:	d9402d15 	stw	r5,180(sp)
    9020:	102d883a 	mov	r22,r2
    9024:	10044b16 	blt	r2,zero,a154 <___vfprintf_internal_r+0x1658>
    9028:	d9402917 	ldw	r5,164(sp)
    902c:	df002783 	ldbu	fp,158(sp)
    9030:	2803bc16 	blt	r5,zero,9f24 <___vfprintf_internal_r+0x1428>
    9034:	00ffdfc4 	movi	r3,-129
    9038:	9d84b03a 	or	r2,r19,r22
    903c:	90e4703a 	and	r18,r18,r3
    9040:	10017726 	beq	r2,zero,9620 <___vfprintf_internal_r+0xb24>
    9044:	b0038326 	beq	r22,zero,9e54 <___vfprintf_internal_r+0x1358>
    9048:	dc402a15 	stw	r17,168(sp)
    904c:	dc001e04 	addi	r16,sp,120
    9050:	b023883a 	mov	r17,r22
    9054:	402d883a 	mov	r22,r8
    9058:	9809883a 	mov	r4,r19
    905c:	880b883a 	mov	r5,r17
    9060:	01800284 	movi	r6,10
    9064:	000f883a 	mov	r7,zero
    9068:	00122800 	call	12280 <__umoddi3>
    906c:	10800c04 	addi	r2,r2,48
    9070:	843fffc4 	addi	r16,r16,-1
    9074:	9809883a 	mov	r4,r19
    9078:	880b883a 	mov	r5,r17
    907c:	80800005 	stb	r2,0(r16)
    9080:	01800284 	movi	r6,10
    9084:	000f883a 	mov	r7,zero
    9088:	0011d080 	call	11d08 <__udivdi3>
    908c:	1027883a 	mov	r19,r2
    9090:	10c4b03a 	or	r2,r2,r3
    9094:	1823883a 	mov	r17,r3
    9098:	103fef1e 	bne	r2,zero,9058 <__alt_data_end+0xf0009058>
    909c:	d8c02817 	ldw	r3,160(sp)
    90a0:	dc402a17 	ldw	r17,168(sp)
    90a4:	b011883a 	mov	r8,r22
    90a8:	1c07c83a 	sub	r3,r3,r16
    90ac:	d8c02e15 	stw	r3,184(sp)
    90b0:	00005906 	br	9218 <___vfprintf_internal_r+0x71c>
    90b4:	18c03fcc 	andi	r3,r3,255
    90b8:	1806fa1e 	bne	r3,zero,aca4 <___vfprintf_internal_r+0x21a8>
    90bc:	9080020c 	andi	r2,r18,8
    90c0:	10048a26 	beq	r2,zero,a2ec <___vfprintf_internal_r+0x17f0>
    90c4:	d8c02d17 	ldw	r3,180(sp)
    90c8:	d9002d17 	ldw	r4,180(sp)
    90cc:	d9402d17 	ldw	r5,180(sp)
    90d0:	18c00017 	ldw	r3,0(r3)
    90d4:	21000117 	ldw	r4,4(r4)
    90d8:	29400204 	addi	r5,r5,8
    90dc:	d8c03615 	stw	r3,216(sp)
    90e0:	d9003815 	stw	r4,224(sp)
    90e4:	d9402d15 	stw	r5,180(sp)
    90e8:	d9003617 	ldw	r4,216(sp)
    90ec:	d9403817 	ldw	r5,224(sp)
    90f0:	da003d15 	stw	r8,244(sp)
    90f4:	04000044 	movi	r16,1
    90f8:	000faac0 	call	faac <__fpclassifyd>
    90fc:	da003d17 	ldw	r8,244(sp)
    9100:	14041f1e 	bne	r2,r16,a180 <___vfprintf_internal_r+0x1684>
    9104:	d9003617 	ldw	r4,216(sp)
    9108:	d9403817 	ldw	r5,224(sp)
    910c:	000d883a 	mov	r6,zero
    9110:	000f883a 	mov	r7,zero
    9114:	00128400 	call	12840 <__ledf2>
    9118:	da003d17 	ldw	r8,244(sp)
    911c:	1005be16 	blt	r2,zero,a818 <___vfprintf_internal_r+0x1d1c>
    9120:	df002783 	ldbu	fp,158(sp)
    9124:	008011c4 	movi	r2,71
    9128:	1445330e 	bge	r2,r17,a5f8 <___vfprintf_internal_r+0x1afc>
    912c:	04020034 	movhi	r16,2048
    9130:	84009e04 	addi	r16,r16,632
    9134:	00c000c4 	movi	r3,3
    9138:	00bfdfc4 	movi	r2,-129
    913c:	d8c02a15 	stw	r3,168(sp)
    9140:	90a4703a 	and	r18,r18,r2
    9144:	d8c02e15 	stw	r3,184(sp)
    9148:	d8002915 	stw	zero,164(sp)
    914c:	d8003215 	stw	zero,200(sp)
    9150:	00003706 	br	9230 <___vfprintf_internal_r+0x734>
    9154:	94800214 	ori	r18,r18,8
    9158:	ac400007 	ldb	r17,0(r21)
    915c:	003ec806 	br	8c80 <__alt_data_end+0xf0008c80>
    9160:	18c03fcc 	andi	r3,r3,255
    9164:	1806db1e 	bne	r3,zero,acd4 <___vfprintf_internal_r+0x21d8>
    9168:	94800414 	ori	r18,r18,16
    916c:	9080080c 	andi	r2,r18,32
    9170:	1002d826 	beq	r2,zero,9cd4 <___vfprintf_internal_r+0x11d8>
    9174:	d9402d17 	ldw	r5,180(sp)
    9178:	d8c02917 	ldw	r3,164(sp)
    917c:	d8002785 	stb	zero,158(sp)
    9180:	28800204 	addi	r2,r5,8
    9184:	2cc00017 	ldw	r19,0(r5)
    9188:	2d800117 	ldw	r22,4(r5)
    918c:	18048f16 	blt	r3,zero,a3cc <___vfprintf_internal_r+0x18d0>
    9190:	013fdfc4 	movi	r4,-129
    9194:	9d86b03a 	or	r3,r19,r22
    9198:	d8802d15 	stw	r2,180(sp)
    919c:	9124703a 	and	r18,r18,r4
    91a0:	1802d91e 	bne	r3,zero,9d08 <___vfprintf_internal_r+0x120c>
    91a4:	d8c02917 	ldw	r3,164(sp)
    91a8:	0039883a 	mov	fp,zero
    91ac:	1805c326 	beq	r3,zero,a8bc <___vfprintf_internal_r+0x1dc0>
    91b0:	0027883a 	mov	r19,zero
    91b4:	002d883a 	mov	r22,zero
    91b8:	dc001e04 	addi	r16,sp,120
    91bc:	9806d0fa 	srli	r3,r19,3
    91c0:	b008977a 	slli	r4,r22,29
    91c4:	b02cd0fa 	srli	r22,r22,3
    91c8:	9cc001cc 	andi	r19,r19,7
    91cc:	98800c04 	addi	r2,r19,48
    91d0:	843fffc4 	addi	r16,r16,-1
    91d4:	20e6b03a 	or	r19,r4,r3
    91d8:	80800005 	stb	r2,0(r16)
    91dc:	9d86b03a 	or	r3,r19,r22
    91e0:	183ff61e 	bne	r3,zero,91bc <__alt_data_end+0xf00091bc>
    91e4:	90c0004c 	andi	r3,r18,1
    91e8:	18013b26 	beq	r3,zero,96d8 <___vfprintf_internal_r+0xbdc>
    91ec:	10803fcc 	andi	r2,r2,255
    91f0:	1080201c 	xori	r2,r2,128
    91f4:	10bfe004 	addi	r2,r2,-128
    91f8:	00c00c04 	movi	r3,48
    91fc:	10c13626 	beq	r2,r3,96d8 <___vfprintf_internal_r+0xbdc>
    9200:	80ffffc5 	stb	r3,-1(r16)
    9204:	d8c02817 	ldw	r3,160(sp)
    9208:	80bfffc4 	addi	r2,r16,-1
    920c:	1021883a 	mov	r16,r2
    9210:	1887c83a 	sub	r3,r3,r2
    9214:	d8c02e15 	stw	r3,184(sp)
    9218:	d8802e17 	ldw	r2,184(sp)
    921c:	d9002917 	ldw	r4,164(sp)
    9220:	1100010e 	bge	r2,r4,9228 <___vfprintf_internal_r+0x72c>
    9224:	2005883a 	mov	r2,r4
    9228:	d8802a15 	stw	r2,168(sp)
    922c:	d8003215 	stw	zero,200(sp)
    9230:	e7003fcc 	andi	fp,fp,255
    9234:	e700201c 	xori	fp,fp,128
    9238:	e73fe004 	addi	fp,fp,-128
    923c:	e0000326 	beq	fp,zero,924c <___vfprintf_internal_r+0x750>
    9240:	d8c02a17 	ldw	r3,168(sp)
    9244:	18c00044 	addi	r3,r3,1
    9248:	d8c02a15 	stw	r3,168(sp)
    924c:	90c0008c 	andi	r3,r18,2
    9250:	d8c02b15 	stw	r3,172(sp)
    9254:	18000326 	beq	r3,zero,9264 <___vfprintf_internal_r+0x768>
    9258:	d8c02a17 	ldw	r3,168(sp)
    925c:	18c00084 	addi	r3,r3,2
    9260:	d8c02a15 	stw	r3,168(sp)
    9264:	90c0210c 	andi	r3,r18,132
    9268:	d8c03015 	stw	r3,192(sp)
    926c:	1801a31e 	bne	r3,zero,98fc <___vfprintf_internal_r+0xe00>
    9270:	d9003117 	ldw	r4,196(sp)
    9274:	d8c02a17 	ldw	r3,168(sp)
    9278:	20e7c83a 	sub	r19,r4,r3
    927c:	04c19f0e 	bge	zero,r19,98fc <___vfprintf_internal_r+0xe00>
    9280:	02400404 	movi	r9,16
    9284:	d8c02017 	ldw	r3,128(sp)
    9288:	d8801f17 	ldw	r2,124(sp)
    928c:	4cc50d0e 	bge	r9,r19,a6c4 <___vfprintf_internal_r+0x1bc8>
    9290:	01420034 	movhi	r5,2048
    9294:	2940b184 	addi	r5,r5,710
    9298:	dc403b15 	stw	r17,236(sp)
    929c:	d9403515 	stw	r5,212(sp)
    92a0:	9823883a 	mov	r17,r19
    92a4:	482d883a 	mov	r22,r9
    92a8:	9027883a 	mov	r19,r18
    92ac:	070001c4 	movi	fp,7
    92b0:	8025883a 	mov	r18,r16
    92b4:	dc002c17 	ldw	r16,176(sp)
    92b8:	00000306 	br	92c8 <___vfprintf_internal_r+0x7cc>
    92bc:	8c7ffc04 	addi	r17,r17,-16
    92c0:	42000204 	addi	r8,r8,8
    92c4:	b440130e 	bge	r22,r17,9314 <___vfprintf_internal_r+0x818>
    92c8:	01020034 	movhi	r4,2048
    92cc:	18c00404 	addi	r3,r3,16
    92d0:	10800044 	addi	r2,r2,1
    92d4:	2100b184 	addi	r4,r4,710
    92d8:	41000015 	stw	r4,0(r8)
    92dc:	45800115 	stw	r22,4(r8)
    92e0:	d8c02015 	stw	r3,128(sp)
    92e4:	d8801f15 	stw	r2,124(sp)
    92e8:	e0bff40e 	bge	fp,r2,92bc <__alt_data_end+0xf00092bc>
    92ec:	d9801e04 	addi	r6,sp,120
    92f0:	b80b883a 	mov	r5,r23
    92f4:	8009883a 	mov	r4,r16
    92f8:	000fe880 	call	fe88 <__sprint_r>
    92fc:	103f011e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9300:	8c7ffc04 	addi	r17,r17,-16
    9304:	d8c02017 	ldw	r3,128(sp)
    9308:	d8801f17 	ldw	r2,124(sp)
    930c:	da000404 	addi	r8,sp,16
    9310:	b47fed16 	blt	r22,r17,92c8 <__alt_data_end+0xf00092c8>
    9314:	9021883a 	mov	r16,r18
    9318:	9825883a 	mov	r18,r19
    931c:	8827883a 	mov	r19,r17
    9320:	dc403b17 	ldw	r17,236(sp)
    9324:	d9403517 	ldw	r5,212(sp)
    9328:	98c7883a 	add	r3,r19,r3
    932c:	10800044 	addi	r2,r2,1
    9330:	41400015 	stw	r5,0(r8)
    9334:	44c00115 	stw	r19,4(r8)
    9338:	d8c02015 	stw	r3,128(sp)
    933c:	d8801f15 	stw	r2,124(sp)
    9340:	010001c4 	movi	r4,7
    9344:	2082a316 	blt	r4,r2,9dd4 <___vfprintf_internal_r+0x12d8>
    9348:	df002787 	ldb	fp,158(sp)
    934c:	42000204 	addi	r8,r8,8
    9350:	e0000c26 	beq	fp,zero,9384 <___vfprintf_internal_r+0x888>
    9354:	d8801f17 	ldw	r2,124(sp)
    9358:	d9002784 	addi	r4,sp,158
    935c:	18c00044 	addi	r3,r3,1
    9360:	10800044 	addi	r2,r2,1
    9364:	41000015 	stw	r4,0(r8)
    9368:	01000044 	movi	r4,1
    936c:	41000115 	stw	r4,4(r8)
    9370:	d8c02015 	stw	r3,128(sp)
    9374:	d8801f15 	stw	r2,124(sp)
    9378:	010001c4 	movi	r4,7
    937c:	20823c16 	blt	r4,r2,9c70 <___vfprintf_internal_r+0x1174>
    9380:	42000204 	addi	r8,r8,8
    9384:	d8802b17 	ldw	r2,172(sp)
    9388:	10000c26 	beq	r2,zero,93bc <___vfprintf_internal_r+0x8c0>
    938c:	d8801f17 	ldw	r2,124(sp)
    9390:	d9002704 	addi	r4,sp,156
    9394:	18c00084 	addi	r3,r3,2
    9398:	10800044 	addi	r2,r2,1
    939c:	41000015 	stw	r4,0(r8)
    93a0:	01000084 	movi	r4,2
    93a4:	41000115 	stw	r4,4(r8)
    93a8:	d8c02015 	stw	r3,128(sp)
    93ac:	d8801f15 	stw	r2,124(sp)
    93b0:	010001c4 	movi	r4,7
    93b4:	20823616 	blt	r4,r2,9c90 <___vfprintf_internal_r+0x1194>
    93b8:	42000204 	addi	r8,r8,8
    93bc:	d9003017 	ldw	r4,192(sp)
    93c0:	00802004 	movi	r2,128
    93c4:	20819926 	beq	r4,r2,9a2c <___vfprintf_internal_r+0xf30>
    93c8:	d9402917 	ldw	r5,164(sp)
    93cc:	d8802e17 	ldw	r2,184(sp)
    93d0:	28adc83a 	sub	r22,r5,r2
    93d4:	0580310e 	bge	zero,r22,949c <___vfprintf_internal_r+0x9a0>
    93d8:	07000404 	movi	fp,16
    93dc:	d8801f17 	ldw	r2,124(sp)
    93e0:	e584140e 	bge	fp,r22,a434 <___vfprintf_internal_r+0x1938>
    93e4:	01420034 	movhi	r5,2048
    93e8:	2940ad84 	addi	r5,r5,694
    93ec:	dc402915 	stw	r17,164(sp)
    93f0:	d9402b15 	stw	r5,172(sp)
    93f4:	b023883a 	mov	r17,r22
    93f8:	04c001c4 	movi	r19,7
    93fc:	a82d883a 	mov	r22,r21
    9400:	902b883a 	mov	r21,r18
    9404:	8025883a 	mov	r18,r16
    9408:	dc002c17 	ldw	r16,176(sp)
    940c:	00000306 	br	941c <___vfprintf_internal_r+0x920>
    9410:	8c7ffc04 	addi	r17,r17,-16
    9414:	42000204 	addi	r8,r8,8
    9418:	e440110e 	bge	fp,r17,9460 <___vfprintf_internal_r+0x964>
    941c:	18c00404 	addi	r3,r3,16
    9420:	10800044 	addi	r2,r2,1
    9424:	45000015 	stw	r20,0(r8)
    9428:	47000115 	stw	fp,4(r8)
    942c:	d8c02015 	stw	r3,128(sp)
    9430:	d8801f15 	stw	r2,124(sp)
    9434:	98bff60e 	bge	r19,r2,9410 <__alt_data_end+0xf0009410>
    9438:	d9801e04 	addi	r6,sp,120
    943c:	b80b883a 	mov	r5,r23
    9440:	8009883a 	mov	r4,r16
    9444:	000fe880 	call	fe88 <__sprint_r>
    9448:	103eae1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    944c:	8c7ffc04 	addi	r17,r17,-16
    9450:	d8c02017 	ldw	r3,128(sp)
    9454:	d8801f17 	ldw	r2,124(sp)
    9458:	da000404 	addi	r8,sp,16
    945c:	e47fef16 	blt	fp,r17,941c <__alt_data_end+0xf000941c>
    9460:	9021883a 	mov	r16,r18
    9464:	a825883a 	mov	r18,r21
    9468:	b02b883a 	mov	r21,r22
    946c:	882d883a 	mov	r22,r17
    9470:	dc402917 	ldw	r17,164(sp)
    9474:	d9002b17 	ldw	r4,172(sp)
    9478:	1d87883a 	add	r3,r3,r22
    947c:	10800044 	addi	r2,r2,1
    9480:	41000015 	stw	r4,0(r8)
    9484:	45800115 	stw	r22,4(r8)
    9488:	d8c02015 	stw	r3,128(sp)
    948c:	d8801f15 	stw	r2,124(sp)
    9490:	010001c4 	movi	r4,7
    9494:	2081ee16 	blt	r4,r2,9c50 <___vfprintf_internal_r+0x1154>
    9498:	42000204 	addi	r8,r8,8
    949c:	9080400c 	andi	r2,r18,256
    94a0:	1001181e 	bne	r2,zero,9904 <___vfprintf_internal_r+0xe08>
    94a4:	d9402e17 	ldw	r5,184(sp)
    94a8:	d8801f17 	ldw	r2,124(sp)
    94ac:	44000015 	stw	r16,0(r8)
    94b0:	1947883a 	add	r3,r3,r5
    94b4:	10800044 	addi	r2,r2,1
    94b8:	41400115 	stw	r5,4(r8)
    94bc:	d8c02015 	stw	r3,128(sp)
    94c0:	d8801f15 	stw	r2,124(sp)
    94c4:	010001c4 	movi	r4,7
    94c8:	2081d316 	blt	r4,r2,9c18 <___vfprintf_internal_r+0x111c>
    94cc:	42000204 	addi	r8,r8,8
    94d0:	9480010c 	andi	r18,r18,4
    94d4:	90003226 	beq	r18,zero,95a0 <___vfprintf_internal_r+0xaa4>
    94d8:	d9403117 	ldw	r5,196(sp)
    94dc:	d8802a17 	ldw	r2,168(sp)
    94e0:	28a1c83a 	sub	r16,r5,r2
    94e4:	04002e0e 	bge	zero,r16,95a0 <___vfprintf_internal_r+0xaa4>
    94e8:	04400404 	movi	r17,16
    94ec:	d8801f17 	ldw	r2,124(sp)
    94f0:	8c04a20e 	bge	r17,r16,a77c <___vfprintf_internal_r+0x1c80>
    94f4:	01420034 	movhi	r5,2048
    94f8:	2940b184 	addi	r5,r5,710
    94fc:	d9403515 	stw	r5,212(sp)
    9500:	048001c4 	movi	r18,7
    9504:	dcc02c17 	ldw	r19,176(sp)
    9508:	00000306 	br	9518 <___vfprintf_internal_r+0xa1c>
    950c:	843ffc04 	addi	r16,r16,-16
    9510:	42000204 	addi	r8,r8,8
    9514:	8c00130e 	bge	r17,r16,9564 <___vfprintf_internal_r+0xa68>
    9518:	01020034 	movhi	r4,2048
    951c:	18c00404 	addi	r3,r3,16
    9520:	10800044 	addi	r2,r2,1
    9524:	2100b184 	addi	r4,r4,710
    9528:	41000015 	stw	r4,0(r8)
    952c:	44400115 	stw	r17,4(r8)
    9530:	d8c02015 	stw	r3,128(sp)
    9534:	d8801f15 	stw	r2,124(sp)
    9538:	90bff40e 	bge	r18,r2,950c <__alt_data_end+0xf000950c>
    953c:	d9801e04 	addi	r6,sp,120
    9540:	b80b883a 	mov	r5,r23
    9544:	9809883a 	mov	r4,r19
    9548:	000fe880 	call	fe88 <__sprint_r>
    954c:	103e6d1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9550:	843ffc04 	addi	r16,r16,-16
    9554:	d8c02017 	ldw	r3,128(sp)
    9558:	d8801f17 	ldw	r2,124(sp)
    955c:	da000404 	addi	r8,sp,16
    9560:	8c3fed16 	blt	r17,r16,9518 <__alt_data_end+0xf0009518>
    9564:	d9403517 	ldw	r5,212(sp)
    9568:	1c07883a 	add	r3,r3,r16
    956c:	10800044 	addi	r2,r2,1
    9570:	41400015 	stw	r5,0(r8)
    9574:	44000115 	stw	r16,4(r8)
    9578:	d8c02015 	stw	r3,128(sp)
    957c:	d8801f15 	stw	r2,124(sp)
    9580:	010001c4 	movi	r4,7
    9584:	2080060e 	bge	r4,r2,95a0 <___vfprintf_internal_r+0xaa4>
    9588:	d9002c17 	ldw	r4,176(sp)
    958c:	d9801e04 	addi	r6,sp,120
    9590:	b80b883a 	mov	r5,r23
    9594:	000fe880 	call	fe88 <__sprint_r>
    9598:	103e5a1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    959c:	d8c02017 	ldw	r3,128(sp)
    95a0:	d8803117 	ldw	r2,196(sp)
    95a4:	d9002a17 	ldw	r4,168(sp)
    95a8:	1100010e 	bge	r2,r4,95b0 <___vfprintf_internal_r+0xab4>
    95ac:	2005883a 	mov	r2,r4
    95b0:	d9402f17 	ldw	r5,188(sp)
    95b4:	288b883a 	add	r5,r5,r2
    95b8:	d9402f15 	stw	r5,188(sp)
    95bc:	18019e1e 	bne	r3,zero,9c38 <___vfprintf_internal_r+0x113c>
    95c0:	a8800007 	ldb	r2,0(r21)
    95c4:	d8001f15 	stw	zero,124(sp)
    95c8:	da000404 	addi	r8,sp,16
    95cc:	103d851e 	bne	r2,zero,8be4 <__alt_data_end+0xf0008be4>
    95d0:	a821883a 	mov	r16,r21
    95d4:	003d9b06 	br	8c44 <__alt_data_end+0xf0008c44>
    95d8:	18c03fcc 	andi	r3,r3,255
    95dc:	1805c11e 	bne	r3,zero,ace4 <___vfprintf_internal_r+0x21e8>
    95e0:	94800414 	ori	r18,r18,16
    95e4:	9080080c 	andi	r2,r18,32
    95e8:	10020c26 	beq	r2,zero,9e1c <___vfprintf_internal_r+0x1320>
    95ec:	d8802d17 	ldw	r2,180(sp)
    95f0:	d9002917 	ldw	r4,164(sp)
    95f4:	d8002785 	stb	zero,158(sp)
    95f8:	10c00204 	addi	r3,r2,8
    95fc:	14c00017 	ldw	r19,0(r2)
    9600:	15800117 	ldw	r22,4(r2)
    9604:	20040f16 	blt	r4,zero,a644 <___vfprintf_internal_r+0x1b48>
    9608:	013fdfc4 	movi	r4,-129
    960c:	9d84b03a 	or	r2,r19,r22
    9610:	d8c02d15 	stw	r3,180(sp)
    9614:	9124703a 	and	r18,r18,r4
    9618:	0039883a 	mov	fp,zero
    961c:	103e891e 	bne	r2,zero,9044 <__alt_data_end+0xf0009044>
    9620:	d9002917 	ldw	r4,164(sp)
    9624:	2002c11e 	bne	r4,zero,a12c <___vfprintf_internal_r+0x1630>
    9628:	d8002915 	stw	zero,164(sp)
    962c:	d8002e15 	stw	zero,184(sp)
    9630:	dc001e04 	addi	r16,sp,120
    9634:	003ef806 	br	9218 <__alt_data_end+0xf0009218>
    9638:	18c03fcc 	andi	r3,r3,255
    963c:	18059d1e 	bne	r3,zero,acb4 <___vfprintf_internal_r+0x21b8>
    9640:	01420034 	movhi	r5,2048
    9644:	2940a104 	addi	r5,r5,644
    9648:	d9403915 	stw	r5,228(sp)
    964c:	9080080c 	andi	r2,r18,32
    9650:	10005226 	beq	r2,zero,979c <___vfprintf_internal_r+0xca0>
    9654:	d8802d17 	ldw	r2,180(sp)
    9658:	14c00017 	ldw	r19,0(r2)
    965c:	15800117 	ldw	r22,4(r2)
    9660:	10800204 	addi	r2,r2,8
    9664:	d8802d15 	stw	r2,180(sp)
    9668:	9080004c 	andi	r2,r18,1
    966c:	10019026 	beq	r2,zero,9cb0 <___vfprintf_internal_r+0x11b4>
    9670:	9d84b03a 	or	r2,r19,r22
    9674:	10036926 	beq	r2,zero,a41c <___vfprintf_internal_r+0x1920>
    9678:	d8c02917 	ldw	r3,164(sp)
    967c:	00800c04 	movi	r2,48
    9680:	d8802705 	stb	r2,156(sp)
    9684:	dc402745 	stb	r17,157(sp)
    9688:	d8002785 	stb	zero,158(sp)
    968c:	90800094 	ori	r2,r18,2
    9690:	18045d16 	blt	r3,zero,a808 <___vfprintf_internal_r+0x1d0c>
    9694:	00bfdfc4 	movi	r2,-129
    9698:	90a4703a 	and	r18,r18,r2
    969c:	94800094 	ori	r18,r18,2
    96a0:	0039883a 	mov	fp,zero
    96a4:	d9003917 	ldw	r4,228(sp)
    96a8:	dc001e04 	addi	r16,sp,120
    96ac:	988003cc 	andi	r2,r19,15
    96b0:	b006973a 	slli	r3,r22,28
    96b4:	2085883a 	add	r2,r4,r2
    96b8:	9826d13a 	srli	r19,r19,4
    96bc:	10800003 	ldbu	r2,0(r2)
    96c0:	b02cd13a 	srli	r22,r22,4
    96c4:	843fffc4 	addi	r16,r16,-1
    96c8:	1ce6b03a 	or	r19,r3,r19
    96cc:	80800005 	stb	r2,0(r16)
    96d0:	9d84b03a 	or	r2,r19,r22
    96d4:	103ff51e 	bne	r2,zero,96ac <__alt_data_end+0xf00096ac>
    96d8:	d8c02817 	ldw	r3,160(sp)
    96dc:	1c07c83a 	sub	r3,r3,r16
    96e0:	d8c02e15 	stw	r3,184(sp)
    96e4:	003ecc06 	br	9218 <__alt_data_end+0xf0009218>
    96e8:	18c03fcc 	andi	r3,r3,255
    96ec:	183e9f26 	beq	r3,zero,916c <__alt_data_end+0xf000916c>
    96f0:	d9c02785 	stb	r7,158(sp)
    96f4:	003e9d06 	br	916c <__alt_data_end+0xf000916c>
    96f8:	00c00044 	movi	r3,1
    96fc:	01c00ac4 	movi	r7,43
    9700:	ac400007 	ldb	r17,0(r21)
    9704:	003d5e06 	br	8c80 <__alt_data_end+0xf0008c80>
    9708:	94800814 	ori	r18,r18,32
    970c:	ac400007 	ldb	r17,0(r21)
    9710:	003d5b06 	br	8c80 <__alt_data_end+0xf0008c80>
    9714:	d8c02d17 	ldw	r3,180(sp)
    9718:	d8002785 	stb	zero,158(sp)
    971c:	1c000017 	ldw	r16,0(r3)
    9720:	1cc00104 	addi	r19,r3,4
    9724:	80041926 	beq	r16,zero,a78c <___vfprintf_internal_r+0x1c90>
    9728:	d9002917 	ldw	r4,164(sp)
    972c:	2003d016 	blt	r4,zero,a670 <___vfprintf_internal_r+0x1b74>
    9730:	200d883a 	mov	r6,r4
    9734:	000b883a 	mov	r5,zero
    9738:	8009883a 	mov	r4,r16
    973c:	da003d15 	stw	r8,244(sp)
    9740:	000e30c0 	call	e30c <memchr>
    9744:	da003d17 	ldw	r8,244(sp)
    9748:	10045426 	beq	r2,zero,a89c <___vfprintf_internal_r+0x1da0>
    974c:	1405c83a 	sub	r2,r2,r16
    9750:	d8802e15 	stw	r2,184(sp)
    9754:	1003cc16 	blt	r2,zero,a688 <___vfprintf_internal_r+0x1b8c>
    9758:	df002783 	ldbu	fp,158(sp)
    975c:	d8802a15 	stw	r2,168(sp)
    9760:	dcc02d15 	stw	r19,180(sp)
    9764:	d8002915 	stw	zero,164(sp)
    9768:	d8003215 	stw	zero,200(sp)
    976c:	003eb006 	br	9230 <__alt_data_end+0xf0009230>
    9770:	18c03fcc 	andi	r3,r3,255
    9774:	183f9b26 	beq	r3,zero,95e4 <__alt_data_end+0xf00095e4>
    9778:	d9c02785 	stb	r7,158(sp)
    977c:	003f9906 	br	95e4 <__alt_data_end+0xf00095e4>
    9780:	18c03fcc 	andi	r3,r3,255
    9784:	1805551e 	bne	r3,zero,acdc <___vfprintf_internal_r+0x21e0>
    9788:	01420034 	movhi	r5,2048
    978c:	2940a604 	addi	r5,r5,664
    9790:	d9403915 	stw	r5,228(sp)
    9794:	9080080c 	andi	r2,r18,32
    9798:	103fae1e 	bne	r2,zero,9654 <__alt_data_end+0xf0009654>
    979c:	9080040c 	andi	r2,r18,16
    97a0:	1002de26 	beq	r2,zero,a31c <___vfprintf_internal_r+0x1820>
    97a4:	d8c02d17 	ldw	r3,180(sp)
    97a8:	002d883a 	mov	r22,zero
    97ac:	1cc00017 	ldw	r19,0(r3)
    97b0:	18c00104 	addi	r3,r3,4
    97b4:	d8c02d15 	stw	r3,180(sp)
    97b8:	003fab06 	br	9668 <__alt_data_end+0xf0009668>
    97bc:	38803fcc 	andi	r2,r7,255
    97c0:	1080201c 	xori	r2,r2,128
    97c4:	10bfe004 	addi	r2,r2,-128
    97c8:	1002d21e 	bne	r2,zero,a314 <___vfprintf_internal_r+0x1818>
    97cc:	00c00044 	movi	r3,1
    97d0:	01c00804 	movi	r7,32
    97d4:	ac400007 	ldb	r17,0(r21)
    97d8:	003d2906 	br	8c80 <__alt_data_end+0xf0008c80>
    97dc:	94800054 	ori	r18,r18,1
    97e0:	ac400007 	ldb	r17,0(r21)
    97e4:	003d2606 	br	8c80 <__alt_data_end+0xf0008c80>
    97e8:	18c03fcc 	andi	r3,r3,255
    97ec:	183e0526 	beq	r3,zero,9004 <__alt_data_end+0xf0009004>
    97f0:	d9c02785 	stb	r7,158(sp)
    97f4:	003e0306 	br	9004 <__alt_data_end+0xf0009004>
    97f8:	94801014 	ori	r18,r18,64
    97fc:	ac400007 	ldb	r17,0(r21)
    9800:	003d1f06 	br	8c80 <__alt_data_end+0xf0008c80>
    9804:	ac400007 	ldb	r17,0(r21)
    9808:	8a438726 	beq	r17,r9,a628 <___vfprintf_internal_r+0x1b2c>
    980c:	94800414 	ori	r18,r18,16
    9810:	003d1b06 	br	8c80 <__alt_data_end+0xf0008c80>
    9814:	18c03fcc 	andi	r3,r3,255
    9818:	1805341e 	bne	r3,zero,acec <___vfprintf_internal_r+0x21f0>
    981c:	9080080c 	andi	r2,r18,32
    9820:	1002cd26 	beq	r2,zero,a358 <___vfprintf_internal_r+0x185c>
    9824:	d9402d17 	ldw	r5,180(sp)
    9828:	d9002f17 	ldw	r4,188(sp)
    982c:	28800017 	ldw	r2,0(r5)
    9830:	2007d7fa 	srai	r3,r4,31
    9834:	29400104 	addi	r5,r5,4
    9838:	d9402d15 	stw	r5,180(sp)
    983c:	11000015 	stw	r4,0(r2)
    9840:	10c00115 	stw	r3,4(r2)
    9844:	003ce506 	br	8bdc <__alt_data_end+0xf0008bdc>
    9848:	d8c02d17 	ldw	r3,180(sp)
    984c:	d9002d17 	ldw	r4,180(sp)
    9850:	d8002785 	stb	zero,158(sp)
    9854:	18800017 	ldw	r2,0(r3)
    9858:	21000104 	addi	r4,r4,4
    985c:	00c00044 	movi	r3,1
    9860:	d8c02a15 	stw	r3,168(sp)
    9864:	d8801405 	stb	r2,80(sp)
    9868:	d9002d15 	stw	r4,180(sp)
    986c:	d8c02e15 	stw	r3,184(sp)
    9870:	d8002915 	stw	zero,164(sp)
    9874:	d8003215 	stw	zero,200(sp)
    9878:	dc001404 	addi	r16,sp,80
    987c:	0039883a 	mov	fp,zero
    9880:	003e7206 	br	924c <__alt_data_end+0xf000924c>
    9884:	01020034 	movhi	r4,2048
    9888:	2100a604 	addi	r4,r4,664
    988c:	0039883a 	mov	fp,zero
    9890:	d9003915 	stw	r4,228(sp)
    9894:	04401e04 	movi	r17,120
    9898:	003f8206 	br	96a4 <__alt_data_end+0xf00096a4>
    989c:	18c03fcc 	andi	r3,r3,255
    98a0:	1805061e 	bne	r3,zero,acbc <___vfprintf_internal_r+0x21c0>
    98a4:	883d9126 	beq	r17,zero,8eec <__alt_data_end+0xf0008eec>
    98a8:	00c00044 	movi	r3,1
    98ac:	d8c02a15 	stw	r3,168(sp)
    98b0:	dc401405 	stb	r17,80(sp)
    98b4:	d8002785 	stb	zero,158(sp)
    98b8:	003fec06 	br	986c <__alt_data_end+0xf000986c>
    98bc:	01420034 	movhi	r5,2048
    98c0:	2940a604 	addi	r5,r5,664
    98c4:	d9403915 	stw	r5,228(sp)
    98c8:	d8c02d15 	stw	r3,180(sp)
    98cc:	1025883a 	mov	r18,r2
    98d0:	04401e04 	movi	r17,120
    98d4:	9d84b03a 	or	r2,r19,r22
    98d8:	1000fc1e 	bne	r2,zero,9ccc <___vfprintf_internal_r+0x11d0>
    98dc:	0039883a 	mov	fp,zero
    98e0:	00800084 	movi	r2,2
    98e4:	10803fcc 	andi	r2,r2,255
    98e8:	00c00044 	movi	r3,1
    98ec:	10c20f26 	beq	r2,r3,a12c <___vfprintf_internal_r+0x1630>
    98f0:	00c00084 	movi	r3,2
    98f4:	10fd6326 	beq	r2,r3,8e84 <__alt_data_end+0xf0008e84>
    98f8:	003e2d06 	br	91b0 <__alt_data_end+0xf00091b0>
    98fc:	d8c02017 	ldw	r3,128(sp)
    9900:	003e9306 	br	9350 <__alt_data_end+0xf0009350>
    9904:	00801944 	movi	r2,101
    9908:	14407e0e 	bge	r2,r17,9b04 <___vfprintf_internal_r+0x1008>
    990c:	d9003617 	ldw	r4,216(sp)
    9910:	d9403817 	ldw	r5,224(sp)
    9914:	000d883a 	mov	r6,zero
    9918:	000f883a 	mov	r7,zero
    991c:	d8c03c15 	stw	r3,240(sp)
    9920:	da003d15 	stw	r8,244(sp)
    9924:	00127b80 	call	127b8 <__eqdf2>
    9928:	d8c03c17 	ldw	r3,240(sp)
    992c:	da003d17 	ldw	r8,244(sp)
    9930:	1000f71e 	bne	r2,zero,9d10 <___vfprintf_internal_r+0x1214>
    9934:	d8801f17 	ldw	r2,124(sp)
    9938:	01020034 	movhi	r4,2048
    993c:	2100ad04 	addi	r4,r4,692
    9940:	18c00044 	addi	r3,r3,1
    9944:	10800044 	addi	r2,r2,1
    9948:	41000015 	stw	r4,0(r8)
    994c:	01000044 	movi	r4,1
    9950:	41000115 	stw	r4,4(r8)
    9954:	d8c02015 	stw	r3,128(sp)
    9958:	d8801f15 	stw	r2,124(sp)
    995c:	010001c4 	movi	r4,7
    9960:	2082b816 	blt	r4,r2,a444 <___vfprintf_internal_r+0x1948>
    9964:	42000204 	addi	r8,r8,8
    9968:	d8802617 	ldw	r2,152(sp)
    996c:	d9403317 	ldw	r5,204(sp)
    9970:	11400216 	blt	r2,r5,997c <___vfprintf_internal_r+0xe80>
    9974:	9080004c 	andi	r2,r18,1
    9978:	103ed526 	beq	r2,zero,94d0 <__alt_data_end+0xf00094d0>
    997c:	d8803717 	ldw	r2,220(sp)
    9980:	d9003417 	ldw	r4,208(sp)
    9984:	d9403717 	ldw	r5,220(sp)
    9988:	1887883a 	add	r3,r3,r2
    998c:	d8801f17 	ldw	r2,124(sp)
    9990:	41000015 	stw	r4,0(r8)
    9994:	41400115 	stw	r5,4(r8)
    9998:	10800044 	addi	r2,r2,1
    999c:	d8c02015 	stw	r3,128(sp)
    99a0:	d8801f15 	stw	r2,124(sp)
    99a4:	010001c4 	movi	r4,7
    99a8:	20832916 	blt	r4,r2,a650 <___vfprintf_internal_r+0x1b54>
    99ac:	42000204 	addi	r8,r8,8
    99b0:	d8803317 	ldw	r2,204(sp)
    99b4:	143fffc4 	addi	r16,r2,-1
    99b8:	043ec50e 	bge	zero,r16,94d0 <__alt_data_end+0xf00094d0>
    99bc:	04400404 	movi	r17,16
    99c0:	d8801f17 	ldw	r2,124(sp)
    99c4:	8c00880e 	bge	r17,r16,9be8 <___vfprintf_internal_r+0x10ec>
    99c8:	01420034 	movhi	r5,2048
    99cc:	2940ad84 	addi	r5,r5,694
    99d0:	d9402b15 	stw	r5,172(sp)
    99d4:	058001c4 	movi	r22,7
    99d8:	dcc02c17 	ldw	r19,176(sp)
    99dc:	00000306 	br	99ec <___vfprintf_internal_r+0xef0>
    99e0:	42000204 	addi	r8,r8,8
    99e4:	843ffc04 	addi	r16,r16,-16
    99e8:	8c00820e 	bge	r17,r16,9bf4 <___vfprintf_internal_r+0x10f8>
    99ec:	18c00404 	addi	r3,r3,16
    99f0:	10800044 	addi	r2,r2,1
    99f4:	45000015 	stw	r20,0(r8)
    99f8:	44400115 	stw	r17,4(r8)
    99fc:	d8c02015 	stw	r3,128(sp)
    9a00:	d8801f15 	stw	r2,124(sp)
    9a04:	b0bff60e 	bge	r22,r2,99e0 <__alt_data_end+0xf00099e0>
    9a08:	d9801e04 	addi	r6,sp,120
    9a0c:	b80b883a 	mov	r5,r23
    9a10:	9809883a 	mov	r4,r19
    9a14:	000fe880 	call	fe88 <__sprint_r>
    9a18:	103d3a1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9a1c:	d8c02017 	ldw	r3,128(sp)
    9a20:	d8801f17 	ldw	r2,124(sp)
    9a24:	da000404 	addi	r8,sp,16
    9a28:	003fee06 	br	99e4 <__alt_data_end+0xf00099e4>
    9a2c:	d9403117 	ldw	r5,196(sp)
    9a30:	d8802a17 	ldw	r2,168(sp)
    9a34:	28adc83a 	sub	r22,r5,r2
    9a38:	05be630e 	bge	zero,r22,93c8 <__alt_data_end+0xf00093c8>
    9a3c:	07000404 	movi	fp,16
    9a40:	d8801f17 	ldw	r2,124(sp)
    9a44:	e5838f0e 	bge	fp,r22,a884 <___vfprintf_internal_r+0x1d88>
    9a48:	01420034 	movhi	r5,2048
    9a4c:	2940ad84 	addi	r5,r5,694
    9a50:	dc403015 	stw	r17,192(sp)
    9a54:	d9402b15 	stw	r5,172(sp)
    9a58:	b023883a 	mov	r17,r22
    9a5c:	04c001c4 	movi	r19,7
    9a60:	a82d883a 	mov	r22,r21
    9a64:	902b883a 	mov	r21,r18
    9a68:	8025883a 	mov	r18,r16
    9a6c:	dc002c17 	ldw	r16,176(sp)
    9a70:	00000306 	br	9a80 <___vfprintf_internal_r+0xf84>
    9a74:	8c7ffc04 	addi	r17,r17,-16
    9a78:	42000204 	addi	r8,r8,8
    9a7c:	e440110e 	bge	fp,r17,9ac4 <___vfprintf_internal_r+0xfc8>
    9a80:	18c00404 	addi	r3,r3,16
    9a84:	10800044 	addi	r2,r2,1
    9a88:	45000015 	stw	r20,0(r8)
    9a8c:	47000115 	stw	fp,4(r8)
    9a90:	d8c02015 	stw	r3,128(sp)
    9a94:	d8801f15 	stw	r2,124(sp)
    9a98:	98bff60e 	bge	r19,r2,9a74 <__alt_data_end+0xf0009a74>
    9a9c:	d9801e04 	addi	r6,sp,120
    9aa0:	b80b883a 	mov	r5,r23
    9aa4:	8009883a 	mov	r4,r16
    9aa8:	000fe880 	call	fe88 <__sprint_r>
    9aac:	103d151e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9ab0:	8c7ffc04 	addi	r17,r17,-16
    9ab4:	d8c02017 	ldw	r3,128(sp)
    9ab8:	d8801f17 	ldw	r2,124(sp)
    9abc:	da000404 	addi	r8,sp,16
    9ac0:	e47fef16 	blt	fp,r17,9a80 <__alt_data_end+0xf0009a80>
    9ac4:	9021883a 	mov	r16,r18
    9ac8:	a825883a 	mov	r18,r21
    9acc:	b02b883a 	mov	r21,r22
    9ad0:	882d883a 	mov	r22,r17
    9ad4:	dc403017 	ldw	r17,192(sp)
    9ad8:	d9002b17 	ldw	r4,172(sp)
    9adc:	1d87883a 	add	r3,r3,r22
    9ae0:	10800044 	addi	r2,r2,1
    9ae4:	41000015 	stw	r4,0(r8)
    9ae8:	45800115 	stw	r22,4(r8)
    9aec:	d8c02015 	stw	r3,128(sp)
    9af0:	d8801f15 	stw	r2,124(sp)
    9af4:	010001c4 	movi	r4,7
    9af8:	20818e16 	blt	r4,r2,a134 <___vfprintf_internal_r+0x1638>
    9afc:	42000204 	addi	r8,r8,8
    9b00:	003e3106 	br	93c8 <__alt_data_end+0xf00093c8>
    9b04:	d9403317 	ldw	r5,204(sp)
    9b08:	00800044 	movi	r2,1
    9b0c:	18c00044 	addi	r3,r3,1
    9b10:	1141530e 	bge	r2,r5,a060 <___vfprintf_internal_r+0x1564>
    9b14:	dc401f17 	ldw	r17,124(sp)
    9b18:	00800044 	movi	r2,1
    9b1c:	40800115 	stw	r2,4(r8)
    9b20:	8c400044 	addi	r17,r17,1
    9b24:	44000015 	stw	r16,0(r8)
    9b28:	d8c02015 	stw	r3,128(sp)
    9b2c:	dc401f15 	stw	r17,124(sp)
    9b30:	008001c4 	movi	r2,7
    9b34:	14416b16 	blt	r2,r17,a0e4 <___vfprintf_internal_r+0x15e8>
    9b38:	42000204 	addi	r8,r8,8
    9b3c:	d8803717 	ldw	r2,220(sp)
    9b40:	d9003417 	ldw	r4,208(sp)
    9b44:	8c400044 	addi	r17,r17,1
    9b48:	10c7883a 	add	r3,r2,r3
    9b4c:	40800115 	stw	r2,4(r8)
    9b50:	41000015 	stw	r4,0(r8)
    9b54:	d8c02015 	stw	r3,128(sp)
    9b58:	dc401f15 	stw	r17,124(sp)
    9b5c:	008001c4 	movi	r2,7
    9b60:	14416916 	blt	r2,r17,a108 <___vfprintf_internal_r+0x160c>
    9b64:	45800204 	addi	r22,r8,8
    9b68:	d9003617 	ldw	r4,216(sp)
    9b6c:	d9403817 	ldw	r5,224(sp)
    9b70:	000d883a 	mov	r6,zero
    9b74:	000f883a 	mov	r7,zero
    9b78:	d8c03c15 	stw	r3,240(sp)
    9b7c:	00127b80 	call	127b8 <__eqdf2>
    9b80:	d8c03c17 	ldw	r3,240(sp)
    9b84:	1000bc26 	beq	r2,zero,9e78 <___vfprintf_internal_r+0x137c>
    9b88:	d9403317 	ldw	r5,204(sp)
    9b8c:	84000044 	addi	r16,r16,1
    9b90:	8c400044 	addi	r17,r17,1
    9b94:	28bfffc4 	addi	r2,r5,-1
    9b98:	1887883a 	add	r3,r3,r2
    9b9c:	b0800115 	stw	r2,4(r22)
    9ba0:	b4000015 	stw	r16,0(r22)
    9ba4:	d8c02015 	stw	r3,128(sp)
    9ba8:	dc401f15 	stw	r17,124(sp)
    9bac:	008001c4 	movi	r2,7
    9bb0:	14414316 	blt	r2,r17,a0c0 <___vfprintf_internal_r+0x15c4>
    9bb4:	b5800204 	addi	r22,r22,8
    9bb8:	d9003a17 	ldw	r4,232(sp)
    9bbc:	df0022c4 	addi	fp,sp,139
    9bc0:	8c400044 	addi	r17,r17,1
    9bc4:	20c7883a 	add	r3,r4,r3
    9bc8:	b7000015 	stw	fp,0(r22)
    9bcc:	b1000115 	stw	r4,4(r22)
    9bd0:	d8c02015 	stw	r3,128(sp)
    9bd4:	dc401f15 	stw	r17,124(sp)
    9bd8:	008001c4 	movi	r2,7
    9bdc:	14400e16 	blt	r2,r17,9c18 <___vfprintf_internal_r+0x111c>
    9be0:	b2000204 	addi	r8,r22,8
    9be4:	003e3a06 	br	94d0 <__alt_data_end+0xf00094d0>
    9be8:	01020034 	movhi	r4,2048
    9bec:	2100ad84 	addi	r4,r4,694
    9bf0:	d9002b15 	stw	r4,172(sp)
    9bf4:	d9002b17 	ldw	r4,172(sp)
    9bf8:	1c07883a 	add	r3,r3,r16
    9bfc:	44000115 	stw	r16,4(r8)
    9c00:	41000015 	stw	r4,0(r8)
    9c04:	10800044 	addi	r2,r2,1
    9c08:	d8c02015 	stw	r3,128(sp)
    9c0c:	d8801f15 	stw	r2,124(sp)
    9c10:	010001c4 	movi	r4,7
    9c14:	20be2d0e 	bge	r4,r2,94cc <__alt_data_end+0xf00094cc>
    9c18:	d9002c17 	ldw	r4,176(sp)
    9c1c:	d9801e04 	addi	r6,sp,120
    9c20:	b80b883a 	mov	r5,r23
    9c24:	000fe880 	call	fe88 <__sprint_r>
    9c28:	103cb61e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9c2c:	d8c02017 	ldw	r3,128(sp)
    9c30:	da000404 	addi	r8,sp,16
    9c34:	003e2606 	br	94d0 <__alt_data_end+0xf00094d0>
    9c38:	d9002c17 	ldw	r4,176(sp)
    9c3c:	d9801e04 	addi	r6,sp,120
    9c40:	b80b883a 	mov	r5,r23
    9c44:	000fe880 	call	fe88 <__sprint_r>
    9c48:	103e5d26 	beq	r2,zero,95c0 <__alt_data_end+0xf00095c0>
    9c4c:	003cad06 	br	8f04 <__alt_data_end+0xf0008f04>
    9c50:	d9002c17 	ldw	r4,176(sp)
    9c54:	d9801e04 	addi	r6,sp,120
    9c58:	b80b883a 	mov	r5,r23
    9c5c:	000fe880 	call	fe88 <__sprint_r>
    9c60:	103ca81e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9c64:	d8c02017 	ldw	r3,128(sp)
    9c68:	da000404 	addi	r8,sp,16
    9c6c:	003e0b06 	br	949c <__alt_data_end+0xf000949c>
    9c70:	d9002c17 	ldw	r4,176(sp)
    9c74:	d9801e04 	addi	r6,sp,120
    9c78:	b80b883a 	mov	r5,r23
    9c7c:	000fe880 	call	fe88 <__sprint_r>
    9c80:	103ca01e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9c84:	d8c02017 	ldw	r3,128(sp)
    9c88:	da000404 	addi	r8,sp,16
    9c8c:	003dbd06 	br	9384 <__alt_data_end+0xf0009384>
    9c90:	d9002c17 	ldw	r4,176(sp)
    9c94:	d9801e04 	addi	r6,sp,120
    9c98:	b80b883a 	mov	r5,r23
    9c9c:	000fe880 	call	fe88 <__sprint_r>
    9ca0:	103c981e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9ca4:	d8c02017 	ldw	r3,128(sp)
    9ca8:	da000404 	addi	r8,sp,16
    9cac:	003dc306 	br	93bc <__alt_data_end+0xf00093bc>
    9cb0:	d8802917 	ldw	r2,164(sp)
    9cb4:	d8002785 	stb	zero,158(sp)
    9cb8:	103f0616 	blt	r2,zero,98d4 <__alt_data_end+0xf00098d4>
    9cbc:	00ffdfc4 	movi	r3,-129
    9cc0:	9d84b03a 	or	r2,r19,r22
    9cc4:	90e4703a 	and	r18,r18,r3
    9cc8:	103c6b26 	beq	r2,zero,8e78 <__alt_data_end+0xf0008e78>
    9ccc:	0039883a 	mov	fp,zero
    9cd0:	003e7406 	br	96a4 <__alt_data_end+0xf00096a4>
    9cd4:	9080040c 	andi	r2,r18,16
    9cd8:	1001b326 	beq	r2,zero,a3a8 <___vfprintf_internal_r+0x18ac>
    9cdc:	d9002d17 	ldw	r4,180(sp)
    9ce0:	d9402917 	ldw	r5,164(sp)
    9ce4:	d8002785 	stb	zero,158(sp)
    9ce8:	20800104 	addi	r2,r4,4
    9cec:	24c00017 	ldw	r19,0(r4)
    9cf0:	002d883a 	mov	r22,zero
    9cf4:	2801b516 	blt	r5,zero,a3cc <___vfprintf_internal_r+0x18d0>
    9cf8:	00ffdfc4 	movi	r3,-129
    9cfc:	d8802d15 	stw	r2,180(sp)
    9d00:	90e4703a 	and	r18,r18,r3
    9d04:	983d2726 	beq	r19,zero,91a4 <__alt_data_end+0xf00091a4>
    9d08:	0039883a 	mov	fp,zero
    9d0c:	003d2a06 	br	91b8 <__alt_data_end+0xf00091b8>
    9d10:	dc402617 	ldw	r17,152(sp)
    9d14:	0441d30e 	bge	zero,r17,a464 <___vfprintf_internal_r+0x1968>
    9d18:	dc403217 	ldw	r17,200(sp)
    9d1c:	d8803317 	ldw	r2,204(sp)
    9d20:	1440010e 	bge	r2,r17,9d28 <___vfprintf_internal_r+0x122c>
    9d24:	1023883a 	mov	r17,r2
    9d28:	04400a0e 	bge	zero,r17,9d54 <___vfprintf_internal_r+0x1258>
    9d2c:	d8801f17 	ldw	r2,124(sp)
    9d30:	1c47883a 	add	r3,r3,r17
    9d34:	44000015 	stw	r16,0(r8)
    9d38:	10800044 	addi	r2,r2,1
    9d3c:	44400115 	stw	r17,4(r8)
    9d40:	d8c02015 	stw	r3,128(sp)
    9d44:	d8801f15 	stw	r2,124(sp)
    9d48:	010001c4 	movi	r4,7
    9d4c:	20826516 	blt	r4,r2,a6e4 <___vfprintf_internal_r+0x1be8>
    9d50:	42000204 	addi	r8,r8,8
    9d54:	88026116 	blt	r17,zero,a6dc <___vfprintf_internal_r+0x1be0>
    9d58:	d9003217 	ldw	r4,200(sp)
    9d5c:	2463c83a 	sub	r17,r4,r17
    9d60:	04407b0e 	bge	zero,r17,9f50 <___vfprintf_internal_r+0x1454>
    9d64:	05800404 	movi	r22,16
    9d68:	d8801f17 	ldw	r2,124(sp)
    9d6c:	b4419d0e 	bge	r22,r17,a3e4 <___vfprintf_internal_r+0x18e8>
    9d70:	01020034 	movhi	r4,2048
    9d74:	2100ad84 	addi	r4,r4,694
    9d78:	d9002b15 	stw	r4,172(sp)
    9d7c:	070001c4 	movi	fp,7
    9d80:	dcc02c17 	ldw	r19,176(sp)
    9d84:	00000306 	br	9d94 <___vfprintf_internal_r+0x1298>
    9d88:	42000204 	addi	r8,r8,8
    9d8c:	8c7ffc04 	addi	r17,r17,-16
    9d90:	b441970e 	bge	r22,r17,a3f0 <___vfprintf_internal_r+0x18f4>
    9d94:	18c00404 	addi	r3,r3,16
    9d98:	10800044 	addi	r2,r2,1
    9d9c:	45000015 	stw	r20,0(r8)
    9da0:	45800115 	stw	r22,4(r8)
    9da4:	d8c02015 	stw	r3,128(sp)
    9da8:	d8801f15 	stw	r2,124(sp)
    9dac:	e0bff60e 	bge	fp,r2,9d88 <__alt_data_end+0xf0009d88>
    9db0:	d9801e04 	addi	r6,sp,120
    9db4:	b80b883a 	mov	r5,r23
    9db8:	9809883a 	mov	r4,r19
    9dbc:	000fe880 	call	fe88 <__sprint_r>
    9dc0:	103c501e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9dc4:	d8c02017 	ldw	r3,128(sp)
    9dc8:	d8801f17 	ldw	r2,124(sp)
    9dcc:	da000404 	addi	r8,sp,16
    9dd0:	003fee06 	br	9d8c <__alt_data_end+0xf0009d8c>
    9dd4:	d9002c17 	ldw	r4,176(sp)
    9dd8:	d9801e04 	addi	r6,sp,120
    9ddc:	b80b883a 	mov	r5,r23
    9de0:	000fe880 	call	fe88 <__sprint_r>
    9de4:	103c471e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9de8:	d8c02017 	ldw	r3,128(sp)
    9dec:	df002787 	ldb	fp,158(sp)
    9df0:	da000404 	addi	r8,sp,16
    9df4:	003d5606 	br	9350 <__alt_data_end+0xf0009350>
    9df8:	9080040c 	andi	r2,r18,16
    9dfc:	10016126 	beq	r2,zero,a384 <___vfprintf_internal_r+0x1888>
    9e00:	d8802d17 	ldw	r2,180(sp)
    9e04:	14c00017 	ldw	r19,0(r2)
    9e08:	10800104 	addi	r2,r2,4
    9e0c:	d8802d15 	stw	r2,180(sp)
    9e10:	982dd7fa 	srai	r22,r19,31
    9e14:	b005883a 	mov	r2,r22
    9e18:	003c8206 	br	9024 <__alt_data_end+0xf0009024>
    9e1c:	9080040c 	andi	r2,r18,16
    9e20:	10003526 	beq	r2,zero,9ef8 <___vfprintf_internal_r+0x13fc>
    9e24:	d9402d17 	ldw	r5,180(sp)
    9e28:	d8c02917 	ldw	r3,164(sp)
    9e2c:	d8002785 	stb	zero,158(sp)
    9e30:	28800104 	addi	r2,r5,4
    9e34:	2cc00017 	ldw	r19,0(r5)
    9e38:	002d883a 	mov	r22,zero
    9e3c:	18003716 	blt	r3,zero,9f1c <___vfprintf_internal_r+0x1420>
    9e40:	00ffdfc4 	movi	r3,-129
    9e44:	d8802d15 	stw	r2,180(sp)
    9e48:	90e4703a 	and	r18,r18,r3
    9e4c:	0039883a 	mov	fp,zero
    9e50:	983df326 	beq	r19,zero,9620 <__alt_data_end+0xf0009620>
    9e54:	00800244 	movi	r2,9
    9e58:	14fc7b36 	bltu	r2,r19,9048 <__alt_data_end+0xf0009048>
    9e5c:	d8c02817 	ldw	r3,160(sp)
    9e60:	dc001dc4 	addi	r16,sp,119
    9e64:	9cc00c04 	addi	r19,r19,48
    9e68:	1c07c83a 	sub	r3,r3,r16
    9e6c:	dcc01dc5 	stb	r19,119(sp)
    9e70:	d8c02e15 	stw	r3,184(sp)
    9e74:	003ce806 	br	9218 <__alt_data_end+0xf0009218>
    9e78:	d8803317 	ldw	r2,204(sp)
    9e7c:	143fffc4 	addi	r16,r2,-1
    9e80:	043f4d0e 	bge	zero,r16,9bb8 <__alt_data_end+0xf0009bb8>
    9e84:	07000404 	movi	fp,16
    9e88:	e400810e 	bge	fp,r16,a090 <___vfprintf_internal_r+0x1594>
    9e8c:	01420034 	movhi	r5,2048
    9e90:	2940ad84 	addi	r5,r5,694
    9e94:	d9402b15 	stw	r5,172(sp)
    9e98:	01c001c4 	movi	r7,7
    9e9c:	dcc02c17 	ldw	r19,176(sp)
    9ea0:	00000306 	br	9eb0 <___vfprintf_internal_r+0x13b4>
    9ea4:	b5800204 	addi	r22,r22,8
    9ea8:	843ffc04 	addi	r16,r16,-16
    9eac:	e4007b0e 	bge	fp,r16,a09c <___vfprintf_internal_r+0x15a0>
    9eb0:	18c00404 	addi	r3,r3,16
    9eb4:	8c400044 	addi	r17,r17,1
    9eb8:	b5000015 	stw	r20,0(r22)
    9ebc:	b7000115 	stw	fp,4(r22)
    9ec0:	d8c02015 	stw	r3,128(sp)
    9ec4:	dc401f15 	stw	r17,124(sp)
    9ec8:	3c7ff60e 	bge	r7,r17,9ea4 <__alt_data_end+0xf0009ea4>
    9ecc:	d9801e04 	addi	r6,sp,120
    9ed0:	b80b883a 	mov	r5,r23
    9ed4:	9809883a 	mov	r4,r19
    9ed8:	d9c03c15 	stw	r7,240(sp)
    9edc:	000fe880 	call	fe88 <__sprint_r>
    9ee0:	d9c03c17 	ldw	r7,240(sp)
    9ee4:	103c071e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9ee8:	d8c02017 	ldw	r3,128(sp)
    9eec:	dc401f17 	ldw	r17,124(sp)
    9ef0:	dd800404 	addi	r22,sp,16
    9ef4:	003fec06 	br	9ea8 <__alt_data_end+0xf0009ea8>
    9ef8:	9080100c 	andi	r2,r18,64
    9efc:	d8002785 	stb	zero,158(sp)
    9f00:	10010e26 	beq	r2,zero,a33c <___vfprintf_internal_r+0x1840>
    9f04:	d9002d17 	ldw	r4,180(sp)
    9f08:	d9402917 	ldw	r5,164(sp)
    9f0c:	002d883a 	mov	r22,zero
    9f10:	20800104 	addi	r2,r4,4
    9f14:	24c0000b 	ldhu	r19,0(r4)
    9f18:	283fc90e 	bge	r5,zero,9e40 <__alt_data_end+0xf0009e40>
    9f1c:	d8802d15 	stw	r2,180(sp)
    9f20:	0039883a 	mov	fp,zero
    9f24:	9d84b03a 	or	r2,r19,r22
    9f28:	103c461e 	bne	r2,zero,9044 <__alt_data_end+0xf0009044>
    9f2c:	00800044 	movi	r2,1
    9f30:	003e6c06 	br	98e4 <__alt_data_end+0xf00098e4>
    9f34:	d9002c17 	ldw	r4,176(sp)
    9f38:	d9801e04 	addi	r6,sp,120
    9f3c:	b80b883a 	mov	r5,r23
    9f40:	000fe880 	call	fe88 <__sprint_r>
    9f44:	103bef1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    9f48:	d8c02017 	ldw	r3,128(sp)
    9f4c:	da000404 	addi	r8,sp,16
    9f50:	d9003217 	ldw	r4,200(sp)
    9f54:	d8802617 	ldw	r2,152(sp)
    9f58:	d9403317 	ldw	r5,204(sp)
    9f5c:	8123883a 	add	r17,r16,r4
    9f60:	11400216 	blt	r2,r5,9f6c <___vfprintf_internal_r+0x1470>
    9f64:	9100004c 	andi	r4,r18,1
    9f68:	20000d26 	beq	r4,zero,9fa0 <___vfprintf_internal_r+0x14a4>
    9f6c:	d9003717 	ldw	r4,220(sp)
    9f70:	d9403417 	ldw	r5,208(sp)
    9f74:	1907883a 	add	r3,r3,r4
    9f78:	d9001f17 	ldw	r4,124(sp)
    9f7c:	41400015 	stw	r5,0(r8)
    9f80:	d9403717 	ldw	r5,220(sp)
    9f84:	21000044 	addi	r4,r4,1
    9f88:	d8c02015 	stw	r3,128(sp)
    9f8c:	41400115 	stw	r5,4(r8)
    9f90:	d9001f15 	stw	r4,124(sp)
    9f94:	014001c4 	movi	r5,7
    9f98:	2901e816 	blt	r5,r4,a73c <___vfprintf_internal_r+0x1c40>
    9f9c:	42000204 	addi	r8,r8,8
    9fa0:	d9003317 	ldw	r4,204(sp)
    9fa4:	8121883a 	add	r16,r16,r4
    9fa8:	2085c83a 	sub	r2,r4,r2
    9fac:	8461c83a 	sub	r16,r16,r17
    9fb0:	1400010e 	bge	r2,r16,9fb8 <___vfprintf_internal_r+0x14bc>
    9fb4:	1021883a 	mov	r16,r2
    9fb8:	04000a0e 	bge	zero,r16,9fe4 <___vfprintf_internal_r+0x14e8>
    9fbc:	d9001f17 	ldw	r4,124(sp)
    9fc0:	1c07883a 	add	r3,r3,r16
    9fc4:	44400015 	stw	r17,0(r8)
    9fc8:	21000044 	addi	r4,r4,1
    9fcc:	44000115 	stw	r16,4(r8)
    9fd0:	d8c02015 	stw	r3,128(sp)
    9fd4:	d9001f15 	stw	r4,124(sp)
    9fd8:	014001c4 	movi	r5,7
    9fdc:	2901fb16 	blt	r5,r4,a7cc <___vfprintf_internal_r+0x1cd0>
    9fe0:	42000204 	addi	r8,r8,8
    9fe4:	8001f716 	blt	r16,zero,a7c4 <___vfprintf_internal_r+0x1cc8>
    9fe8:	1421c83a 	sub	r16,r2,r16
    9fec:	043d380e 	bge	zero,r16,94d0 <__alt_data_end+0xf00094d0>
    9ff0:	04400404 	movi	r17,16
    9ff4:	d8801f17 	ldw	r2,124(sp)
    9ff8:	8c3efb0e 	bge	r17,r16,9be8 <__alt_data_end+0xf0009be8>
    9ffc:	01420034 	movhi	r5,2048
    a000:	2940ad84 	addi	r5,r5,694
    a004:	d9402b15 	stw	r5,172(sp)
    a008:	058001c4 	movi	r22,7
    a00c:	dcc02c17 	ldw	r19,176(sp)
    a010:	00000306 	br	a020 <___vfprintf_internal_r+0x1524>
    a014:	42000204 	addi	r8,r8,8
    a018:	843ffc04 	addi	r16,r16,-16
    a01c:	8c3ef50e 	bge	r17,r16,9bf4 <__alt_data_end+0xf0009bf4>
    a020:	18c00404 	addi	r3,r3,16
    a024:	10800044 	addi	r2,r2,1
    a028:	45000015 	stw	r20,0(r8)
    a02c:	44400115 	stw	r17,4(r8)
    a030:	d8c02015 	stw	r3,128(sp)
    a034:	d8801f15 	stw	r2,124(sp)
    a038:	b0bff60e 	bge	r22,r2,a014 <__alt_data_end+0xf000a014>
    a03c:	d9801e04 	addi	r6,sp,120
    a040:	b80b883a 	mov	r5,r23
    a044:	9809883a 	mov	r4,r19
    a048:	000fe880 	call	fe88 <__sprint_r>
    a04c:	103bad1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a050:	d8c02017 	ldw	r3,128(sp)
    a054:	d8801f17 	ldw	r2,124(sp)
    a058:	da000404 	addi	r8,sp,16
    a05c:	003fee06 	br	a018 <__alt_data_end+0xf000a018>
    a060:	9088703a 	and	r4,r18,r2
    a064:	203eab1e 	bne	r4,zero,9b14 <__alt_data_end+0xf0009b14>
    a068:	dc401f17 	ldw	r17,124(sp)
    a06c:	40800115 	stw	r2,4(r8)
    a070:	44000015 	stw	r16,0(r8)
    a074:	8c400044 	addi	r17,r17,1
    a078:	d8c02015 	stw	r3,128(sp)
    a07c:	dc401f15 	stw	r17,124(sp)
    a080:	008001c4 	movi	r2,7
    a084:	14400e16 	blt	r2,r17,a0c0 <___vfprintf_internal_r+0x15c4>
    a088:	45800204 	addi	r22,r8,8
    a08c:	003eca06 	br	9bb8 <__alt_data_end+0xf0009bb8>
    a090:	01020034 	movhi	r4,2048
    a094:	2100ad84 	addi	r4,r4,694
    a098:	d9002b15 	stw	r4,172(sp)
    a09c:	d8802b17 	ldw	r2,172(sp)
    a0a0:	1c07883a 	add	r3,r3,r16
    a0a4:	8c400044 	addi	r17,r17,1
    a0a8:	b0800015 	stw	r2,0(r22)
    a0ac:	b4000115 	stw	r16,4(r22)
    a0b0:	d8c02015 	stw	r3,128(sp)
    a0b4:	dc401f15 	stw	r17,124(sp)
    a0b8:	008001c4 	movi	r2,7
    a0bc:	147ebd0e 	bge	r2,r17,9bb4 <__alt_data_end+0xf0009bb4>
    a0c0:	d9002c17 	ldw	r4,176(sp)
    a0c4:	d9801e04 	addi	r6,sp,120
    a0c8:	b80b883a 	mov	r5,r23
    a0cc:	000fe880 	call	fe88 <__sprint_r>
    a0d0:	103b8c1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a0d4:	d8c02017 	ldw	r3,128(sp)
    a0d8:	dc401f17 	ldw	r17,124(sp)
    a0dc:	dd800404 	addi	r22,sp,16
    a0e0:	003eb506 	br	9bb8 <__alt_data_end+0xf0009bb8>
    a0e4:	d9002c17 	ldw	r4,176(sp)
    a0e8:	d9801e04 	addi	r6,sp,120
    a0ec:	b80b883a 	mov	r5,r23
    a0f0:	000fe880 	call	fe88 <__sprint_r>
    a0f4:	103b831e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a0f8:	d8c02017 	ldw	r3,128(sp)
    a0fc:	dc401f17 	ldw	r17,124(sp)
    a100:	da000404 	addi	r8,sp,16
    a104:	003e8d06 	br	9b3c <__alt_data_end+0xf0009b3c>
    a108:	d9002c17 	ldw	r4,176(sp)
    a10c:	d9801e04 	addi	r6,sp,120
    a110:	b80b883a 	mov	r5,r23
    a114:	000fe880 	call	fe88 <__sprint_r>
    a118:	103b7a1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a11c:	d8c02017 	ldw	r3,128(sp)
    a120:	dc401f17 	ldw	r17,124(sp)
    a124:	dd800404 	addi	r22,sp,16
    a128:	003e8f06 	br	9b68 <__alt_data_end+0xf0009b68>
    a12c:	0027883a 	mov	r19,zero
    a130:	003f4a06 	br	9e5c <__alt_data_end+0xf0009e5c>
    a134:	d9002c17 	ldw	r4,176(sp)
    a138:	d9801e04 	addi	r6,sp,120
    a13c:	b80b883a 	mov	r5,r23
    a140:	000fe880 	call	fe88 <__sprint_r>
    a144:	103b6f1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a148:	d8c02017 	ldw	r3,128(sp)
    a14c:	da000404 	addi	r8,sp,16
    a150:	003c9d06 	br	93c8 <__alt_data_end+0xf00093c8>
    a154:	04e7c83a 	sub	r19,zero,r19
    a158:	9804c03a 	cmpne	r2,r19,zero
    a15c:	05adc83a 	sub	r22,zero,r22
    a160:	b0adc83a 	sub	r22,r22,r2
    a164:	d8802917 	ldw	r2,164(sp)
    a168:	07000b44 	movi	fp,45
    a16c:	df002785 	stb	fp,158(sp)
    a170:	10017b16 	blt	r2,zero,a760 <___vfprintf_internal_r+0x1c64>
    a174:	00bfdfc4 	movi	r2,-129
    a178:	90a4703a 	and	r18,r18,r2
    a17c:	003bb106 	br	9044 <__alt_data_end+0xf0009044>
    a180:	d9003617 	ldw	r4,216(sp)
    a184:	d9403817 	ldw	r5,224(sp)
    a188:	da003d15 	stw	r8,244(sp)
    a18c:	000faac0 	call	faac <__fpclassifyd>
    a190:	da003d17 	ldw	r8,244(sp)
    a194:	1000f026 	beq	r2,zero,a558 <___vfprintf_internal_r+0x1a5c>
    a198:	d9002917 	ldw	r4,164(sp)
    a19c:	05bff7c4 	movi	r22,-33
    a1a0:	00bfffc4 	movi	r2,-1
    a1a4:	8dac703a 	and	r22,r17,r22
    a1a8:	20820026 	beq	r4,r2,a9ac <___vfprintf_internal_r+0x1eb0>
    a1ac:	008011c4 	movi	r2,71
    a1b0:	b081f726 	beq	r22,r2,a990 <___vfprintf_internal_r+0x1e94>
    a1b4:	d9003817 	ldw	r4,224(sp)
    a1b8:	90c04014 	ori	r3,r18,256
    a1bc:	d8c02b15 	stw	r3,172(sp)
    a1c0:	20021516 	blt	r4,zero,aa18 <___vfprintf_internal_r+0x1f1c>
    a1c4:	dcc03817 	ldw	r19,224(sp)
    a1c8:	d8002a05 	stb	zero,168(sp)
    a1cc:	00801984 	movi	r2,102
    a1d0:	8881f926 	beq	r17,r2,a9b8 <___vfprintf_internal_r+0x1ebc>
    a1d4:	00801184 	movi	r2,70
    a1d8:	88821c26 	beq	r17,r2,aa4c <___vfprintf_internal_r+0x1f50>
    a1dc:	00801144 	movi	r2,69
    a1e0:	b081ef26 	beq	r22,r2,a9a0 <___vfprintf_internal_r+0x1ea4>
    a1e4:	d8c02917 	ldw	r3,164(sp)
    a1e8:	d8802104 	addi	r2,sp,132
    a1ec:	d8800315 	stw	r2,12(sp)
    a1f0:	d9403617 	ldw	r5,216(sp)
    a1f4:	d8802504 	addi	r2,sp,148
    a1f8:	d9002c17 	ldw	r4,176(sp)
    a1fc:	d8800215 	stw	r2,8(sp)
    a200:	d8802604 	addi	r2,sp,152
    a204:	d8c00015 	stw	r3,0(sp)
    a208:	d8800115 	stw	r2,4(sp)
    a20c:	01c00084 	movi	r7,2
    a210:	980d883a 	mov	r6,r19
    a214:	d8c03c15 	stw	r3,240(sp)
    a218:	da003d15 	stw	r8,244(sp)
    a21c:	000b1200 	call	b120 <_dtoa_r>
    a220:	1021883a 	mov	r16,r2
    a224:	008019c4 	movi	r2,103
    a228:	d8c03c17 	ldw	r3,240(sp)
    a22c:	da003d17 	ldw	r8,244(sp)
    a230:	88817126 	beq	r17,r2,a7f8 <___vfprintf_internal_r+0x1cfc>
    a234:	008011c4 	movi	r2,71
    a238:	88829226 	beq	r17,r2,ac84 <___vfprintf_internal_r+0x2188>
    a23c:	80f9883a 	add	fp,r16,r3
    a240:	d9003617 	ldw	r4,216(sp)
    a244:	000d883a 	mov	r6,zero
    a248:	000f883a 	mov	r7,zero
    a24c:	980b883a 	mov	r5,r19
    a250:	da003d15 	stw	r8,244(sp)
    a254:	00127b80 	call	127b8 <__eqdf2>
    a258:	da003d17 	ldw	r8,244(sp)
    a25c:	10018d26 	beq	r2,zero,a894 <___vfprintf_internal_r+0x1d98>
    a260:	d8802117 	ldw	r2,132(sp)
    a264:	1700062e 	bgeu	r2,fp,a280 <___vfprintf_internal_r+0x1784>
    a268:	01000c04 	movi	r4,48
    a26c:	10c00044 	addi	r3,r2,1
    a270:	d8c02115 	stw	r3,132(sp)
    a274:	11000005 	stb	r4,0(r2)
    a278:	d8802117 	ldw	r2,132(sp)
    a27c:	173ffb36 	bltu	r2,fp,a26c <__alt_data_end+0xf000a26c>
    a280:	1405c83a 	sub	r2,r2,r16
    a284:	d8803315 	stw	r2,204(sp)
    a288:	008011c4 	movi	r2,71
    a28c:	b0817626 	beq	r22,r2,a868 <___vfprintf_internal_r+0x1d6c>
    a290:	00801944 	movi	r2,101
    a294:	1442810e 	bge	r2,r17,ac9c <___vfprintf_internal_r+0x21a0>
    a298:	d8c02617 	ldw	r3,152(sp)
    a29c:	00801984 	movi	r2,102
    a2a0:	d8c03215 	stw	r3,200(sp)
    a2a4:	8881fe26 	beq	r17,r2,aaa0 <___vfprintf_internal_r+0x1fa4>
    a2a8:	d8c03217 	ldw	r3,200(sp)
    a2ac:	d9003317 	ldw	r4,204(sp)
    a2b0:	1901dd16 	blt	r3,r4,aa28 <___vfprintf_internal_r+0x1f2c>
    a2b4:	9480004c 	andi	r18,r18,1
    a2b8:	90022b1e 	bne	r18,zero,ab68 <___vfprintf_internal_r+0x206c>
    a2bc:	1805883a 	mov	r2,r3
    a2c0:	18028016 	blt	r3,zero,acc4 <___vfprintf_internal_r+0x21c8>
    a2c4:	d8c03217 	ldw	r3,200(sp)
    a2c8:	044019c4 	movi	r17,103
    a2cc:	d8c02e15 	stw	r3,184(sp)
    a2d0:	df002a07 	ldb	fp,168(sp)
    a2d4:	e001531e 	bne	fp,zero,a824 <___vfprintf_internal_r+0x1d28>
    a2d8:	df002783 	ldbu	fp,158(sp)
    a2dc:	d8802a15 	stw	r2,168(sp)
    a2e0:	dc802b17 	ldw	r18,172(sp)
    a2e4:	d8002915 	stw	zero,164(sp)
    a2e8:	003bd106 	br	9230 <__alt_data_end+0xf0009230>
    a2ec:	d8802d17 	ldw	r2,180(sp)
    a2f0:	d8c02d17 	ldw	r3,180(sp)
    a2f4:	d9002d17 	ldw	r4,180(sp)
    a2f8:	10800017 	ldw	r2,0(r2)
    a2fc:	18c00117 	ldw	r3,4(r3)
    a300:	21000204 	addi	r4,r4,8
    a304:	d8803615 	stw	r2,216(sp)
    a308:	d8c03815 	stw	r3,224(sp)
    a30c:	d9002d15 	stw	r4,180(sp)
    a310:	003b7506 	br	90e8 <__alt_data_end+0xf00090e8>
    a314:	ac400007 	ldb	r17,0(r21)
    a318:	003a5906 	br	8c80 <__alt_data_end+0xf0008c80>
    a31c:	9080100c 	andi	r2,r18,64
    a320:	1000a826 	beq	r2,zero,a5c4 <___vfprintf_internal_r+0x1ac8>
    a324:	d9002d17 	ldw	r4,180(sp)
    a328:	002d883a 	mov	r22,zero
    a32c:	24c0000b 	ldhu	r19,0(r4)
    a330:	21000104 	addi	r4,r4,4
    a334:	d9002d15 	stw	r4,180(sp)
    a338:	003ccb06 	br	9668 <__alt_data_end+0xf0009668>
    a33c:	d8c02d17 	ldw	r3,180(sp)
    a340:	d9002917 	ldw	r4,164(sp)
    a344:	002d883a 	mov	r22,zero
    a348:	18800104 	addi	r2,r3,4
    a34c:	1cc00017 	ldw	r19,0(r3)
    a350:	203ebb0e 	bge	r4,zero,9e40 <__alt_data_end+0xf0009e40>
    a354:	003ef106 	br	9f1c <__alt_data_end+0xf0009f1c>
    a358:	9080040c 	andi	r2,r18,16
    a35c:	1000921e 	bne	r2,zero,a5a8 <___vfprintf_internal_r+0x1aac>
    a360:	9480100c 	andi	r18,r18,64
    a364:	90013926 	beq	r18,zero,a84c <___vfprintf_internal_r+0x1d50>
    a368:	d9002d17 	ldw	r4,180(sp)
    a36c:	d9402f17 	ldw	r5,188(sp)
    a370:	20800017 	ldw	r2,0(r4)
    a374:	21000104 	addi	r4,r4,4
    a378:	d9002d15 	stw	r4,180(sp)
    a37c:	1140000d 	sth	r5,0(r2)
    a380:	003a1606 	br	8bdc <__alt_data_end+0xf0008bdc>
    a384:	9080100c 	andi	r2,r18,64
    a388:	10008026 	beq	r2,zero,a58c <___vfprintf_internal_r+0x1a90>
    a38c:	d8c02d17 	ldw	r3,180(sp)
    a390:	1cc0000f 	ldh	r19,0(r3)
    a394:	18c00104 	addi	r3,r3,4
    a398:	d8c02d15 	stw	r3,180(sp)
    a39c:	982dd7fa 	srai	r22,r19,31
    a3a0:	b005883a 	mov	r2,r22
    a3a4:	003b1f06 	br	9024 <__alt_data_end+0xf0009024>
    a3a8:	9080100c 	andi	r2,r18,64
    a3ac:	d8002785 	stb	zero,158(sp)
    a3b0:	10008a1e 	bne	r2,zero,a5dc <___vfprintf_internal_r+0x1ae0>
    a3b4:	d9402d17 	ldw	r5,180(sp)
    a3b8:	d8c02917 	ldw	r3,164(sp)
    a3bc:	002d883a 	mov	r22,zero
    a3c0:	28800104 	addi	r2,r5,4
    a3c4:	2cc00017 	ldw	r19,0(r5)
    a3c8:	183e4b0e 	bge	r3,zero,9cf8 <__alt_data_end+0xf0009cf8>
    a3cc:	9d86b03a 	or	r3,r19,r22
    a3d0:	d8802d15 	stw	r2,180(sp)
    a3d4:	183e4c1e 	bne	r3,zero,9d08 <__alt_data_end+0xf0009d08>
    a3d8:	0039883a 	mov	fp,zero
    a3dc:	0005883a 	mov	r2,zero
    a3e0:	003d4006 	br	98e4 <__alt_data_end+0xf00098e4>
    a3e4:	01420034 	movhi	r5,2048
    a3e8:	2940ad84 	addi	r5,r5,694
    a3ec:	d9402b15 	stw	r5,172(sp)
    a3f0:	d9402b17 	ldw	r5,172(sp)
    a3f4:	1c47883a 	add	r3,r3,r17
    a3f8:	10800044 	addi	r2,r2,1
    a3fc:	41400015 	stw	r5,0(r8)
    a400:	44400115 	stw	r17,4(r8)
    a404:	d8c02015 	stw	r3,128(sp)
    a408:	d8801f15 	stw	r2,124(sp)
    a40c:	010001c4 	movi	r4,7
    a410:	20bec816 	blt	r4,r2,9f34 <__alt_data_end+0xf0009f34>
    a414:	42000204 	addi	r8,r8,8
    a418:	003ecd06 	br	9f50 <__alt_data_end+0xf0009f50>
    a41c:	d9002917 	ldw	r4,164(sp)
    a420:	d8002785 	stb	zero,158(sp)
    a424:	203d2d16 	blt	r4,zero,98dc <__alt_data_end+0xf00098dc>
    a428:	00bfdfc4 	movi	r2,-129
    a42c:	90a4703a 	and	r18,r18,r2
    a430:	003a9106 	br	8e78 <__alt_data_end+0xf0008e78>
    a434:	01020034 	movhi	r4,2048
    a438:	2100ad84 	addi	r4,r4,694
    a43c:	d9002b15 	stw	r4,172(sp)
    a440:	003c0c06 	br	9474 <__alt_data_end+0xf0009474>
    a444:	d9002c17 	ldw	r4,176(sp)
    a448:	d9801e04 	addi	r6,sp,120
    a44c:	b80b883a 	mov	r5,r23
    a450:	000fe880 	call	fe88 <__sprint_r>
    a454:	103aab1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a458:	d8c02017 	ldw	r3,128(sp)
    a45c:	da000404 	addi	r8,sp,16
    a460:	003d4106 	br	9968 <__alt_data_end+0xf0009968>
    a464:	d8801f17 	ldw	r2,124(sp)
    a468:	01420034 	movhi	r5,2048
    a46c:	01000044 	movi	r4,1
    a470:	18c00044 	addi	r3,r3,1
    a474:	10800044 	addi	r2,r2,1
    a478:	2940ad04 	addi	r5,r5,692
    a47c:	41000115 	stw	r4,4(r8)
    a480:	41400015 	stw	r5,0(r8)
    a484:	d8c02015 	stw	r3,128(sp)
    a488:	d8801f15 	stw	r2,124(sp)
    a48c:	010001c4 	movi	r4,7
    a490:	20805c16 	blt	r4,r2,a604 <___vfprintf_internal_r+0x1b08>
    a494:	42000204 	addi	r8,r8,8
    a498:	8800041e 	bne	r17,zero,a4ac <___vfprintf_internal_r+0x19b0>
    a49c:	d8803317 	ldw	r2,204(sp)
    a4a0:	1000021e 	bne	r2,zero,a4ac <___vfprintf_internal_r+0x19b0>
    a4a4:	9080004c 	andi	r2,r18,1
    a4a8:	103c0926 	beq	r2,zero,94d0 <__alt_data_end+0xf00094d0>
    a4ac:	d9003717 	ldw	r4,220(sp)
    a4b0:	d8801f17 	ldw	r2,124(sp)
    a4b4:	d9403417 	ldw	r5,208(sp)
    a4b8:	20c7883a 	add	r3,r4,r3
    a4bc:	10800044 	addi	r2,r2,1
    a4c0:	41000115 	stw	r4,4(r8)
    a4c4:	41400015 	stw	r5,0(r8)
    a4c8:	d8c02015 	stw	r3,128(sp)
    a4cc:	d8801f15 	stw	r2,124(sp)
    a4d0:	010001c4 	movi	r4,7
    a4d4:	20812116 	blt	r4,r2,a95c <___vfprintf_internal_r+0x1e60>
    a4d8:	42000204 	addi	r8,r8,8
    a4dc:	0463c83a 	sub	r17,zero,r17
    a4e0:	0440730e 	bge	zero,r17,a6b0 <___vfprintf_internal_r+0x1bb4>
    a4e4:	05800404 	movi	r22,16
    a4e8:	b440860e 	bge	r22,r17,a704 <___vfprintf_internal_r+0x1c08>
    a4ec:	01420034 	movhi	r5,2048
    a4f0:	2940ad84 	addi	r5,r5,694
    a4f4:	d9402b15 	stw	r5,172(sp)
    a4f8:	070001c4 	movi	fp,7
    a4fc:	dcc02c17 	ldw	r19,176(sp)
    a500:	00000306 	br	a510 <___vfprintf_internal_r+0x1a14>
    a504:	42000204 	addi	r8,r8,8
    a508:	8c7ffc04 	addi	r17,r17,-16
    a50c:	b440800e 	bge	r22,r17,a710 <___vfprintf_internal_r+0x1c14>
    a510:	18c00404 	addi	r3,r3,16
    a514:	10800044 	addi	r2,r2,1
    a518:	45000015 	stw	r20,0(r8)
    a51c:	45800115 	stw	r22,4(r8)
    a520:	d8c02015 	stw	r3,128(sp)
    a524:	d8801f15 	stw	r2,124(sp)
    a528:	e0bff60e 	bge	fp,r2,a504 <__alt_data_end+0xf000a504>
    a52c:	d9801e04 	addi	r6,sp,120
    a530:	b80b883a 	mov	r5,r23
    a534:	9809883a 	mov	r4,r19
    a538:	000fe880 	call	fe88 <__sprint_r>
    a53c:	103a711e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a540:	d8c02017 	ldw	r3,128(sp)
    a544:	d8801f17 	ldw	r2,124(sp)
    a548:	da000404 	addi	r8,sp,16
    a54c:	003fee06 	br	a508 <__alt_data_end+0xf000a508>
    a550:	00bfffc4 	movi	r2,-1
    a554:	003a6f06 	br	8f14 <__alt_data_end+0xf0008f14>
    a558:	008011c4 	movi	r2,71
    a55c:	1440b816 	blt	r2,r17,a840 <___vfprintf_internal_r+0x1d44>
    a560:	04020034 	movhi	r16,2048
    a564:	84009f04 	addi	r16,r16,636
    a568:	00c000c4 	movi	r3,3
    a56c:	00bfdfc4 	movi	r2,-129
    a570:	d8c02a15 	stw	r3,168(sp)
    a574:	90a4703a 	and	r18,r18,r2
    a578:	df002783 	ldbu	fp,158(sp)
    a57c:	d8c02e15 	stw	r3,184(sp)
    a580:	d8002915 	stw	zero,164(sp)
    a584:	d8003215 	stw	zero,200(sp)
    a588:	003b2906 	br	9230 <__alt_data_end+0xf0009230>
    a58c:	d9002d17 	ldw	r4,180(sp)
    a590:	24c00017 	ldw	r19,0(r4)
    a594:	21000104 	addi	r4,r4,4
    a598:	d9002d15 	stw	r4,180(sp)
    a59c:	982dd7fa 	srai	r22,r19,31
    a5a0:	b005883a 	mov	r2,r22
    a5a4:	003a9f06 	br	9024 <__alt_data_end+0xf0009024>
    a5a8:	d9402d17 	ldw	r5,180(sp)
    a5ac:	d8c02f17 	ldw	r3,188(sp)
    a5b0:	28800017 	ldw	r2,0(r5)
    a5b4:	29400104 	addi	r5,r5,4
    a5b8:	d9402d15 	stw	r5,180(sp)
    a5bc:	10c00015 	stw	r3,0(r2)
    a5c0:	00398606 	br	8bdc <__alt_data_end+0xf0008bdc>
    a5c4:	d9402d17 	ldw	r5,180(sp)
    a5c8:	002d883a 	mov	r22,zero
    a5cc:	2cc00017 	ldw	r19,0(r5)
    a5d0:	29400104 	addi	r5,r5,4
    a5d4:	d9402d15 	stw	r5,180(sp)
    a5d8:	003c2306 	br	9668 <__alt_data_end+0xf0009668>
    a5dc:	d8c02d17 	ldw	r3,180(sp)
    a5e0:	d9002917 	ldw	r4,164(sp)
    a5e4:	002d883a 	mov	r22,zero
    a5e8:	18800104 	addi	r2,r3,4
    a5ec:	1cc0000b 	ldhu	r19,0(r3)
    a5f0:	203dc10e 	bge	r4,zero,9cf8 <__alt_data_end+0xf0009cf8>
    a5f4:	003f7506 	br	a3cc <__alt_data_end+0xf000a3cc>
    a5f8:	04020034 	movhi	r16,2048
    a5fc:	84009d04 	addi	r16,r16,628
    a600:	003acc06 	br	9134 <__alt_data_end+0xf0009134>
    a604:	d9002c17 	ldw	r4,176(sp)
    a608:	d9801e04 	addi	r6,sp,120
    a60c:	b80b883a 	mov	r5,r23
    a610:	000fe880 	call	fe88 <__sprint_r>
    a614:	103a3b1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a618:	dc402617 	ldw	r17,152(sp)
    a61c:	d8c02017 	ldw	r3,128(sp)
    a620:	da000404 	addi	r8,sp,16
    a624:	003f9c06 	br	a498 <__alt_data_end+0xf000a498>
    a628:	ac400043 	ldbu	r17,1(r21)
    a62c:	94800814 	ori	r18,r18,32
    a630:	ad400044 	addi	r21,r21,1
    a634:	8c403fcc 	andi	r17,r17,255
    a638:	8c40201c 	xori	r17,r17,128
    a63c:	8c7fe004 	addi	r17,r17,-128
    a640:	00398f06 	br	8c80 <__alt_data_end+0xf0008c80>
    a644:	d8c02d15 	stw	r3,180(sp)
    a648:	0039883a 	mov	fp,zero
    a64c:	003e3506 	br	9f24 <__alt_data_end+0xf0009f24>
    a650:	d9002c17 	ldw	r4,176(sp)
    a654:	d9801e04 	addi	r6,sp,120
    a658:	b80b883a 	mov	r5,r23
    a65c:	000fe880 	call	fe88 <__sprint_r>
    a660:	103a281e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a664:	d8c02017 	ldw	r3,128(sp)
    a668:	da000404 	addi	r8,sp,16
    a66c:	003cd006 	br	99b0 <__alt_data_end+0xf00099b0>
    a670:	8009883a 	mov	r4,r16
    a674:	da003d15 	stw	r8,244(sp)
    a678:	0008a640 	call	8a64 <strlen>
    a67c:	d8802e15 	stw	r2,184(sp)
    a680:	da003d17 	ldw	r8,244(sp)
    a684:	103c340e 	bge	r2,zero,9758 <__alt_data_end+0xf0009758>
    a688:	0005883a 	mov	r2,zero
    a68c:	003c3206 	br	9758 <__alt_data_end+0xf0009758>
    a690:	d9002c17 	ldw	r4,176(sp)
    a694:	d9801e04 	addi	r6,sp,120
    a698:	b80b883a 	mov	r5,r23
    a69c:	000fe880 	call	fe88 <__sprint_r>
    a6a0:	103a181e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a6a4:	d8c02017 	ldw	r3,128(sp)
    a6a8:	d8801f17 	ldw	r2,124(sp)
    a6ac:	da000404 	addi	r8,sp,16
    a6b0:	d9403317 	ldw	r5,204(sp)
    a6b4:	10800044 	addi	r2,r2,1
    a6b8:	44000015 	stw	r16,0(r8)
    a6bc:	28c7883a 	add	r3,r5,r3
    a6c0:	003b7d06 	br	94b8 <__alt_data_end+0xf00094b8>
    a6c4:	01020034 	movhi	r4,2048
    a6c8:	2100b184 	addi	r4,r4,710
    a6cc:	d9003515 	stw	r4,212(sp)
    a6d0:	003b1406 	br	9324 <__alt_data_end+0xf0009324>
    a6d4:	013fffc4 	movi	r4,-1
    a6d8:	003a3506 	br	8fb0 <__alt_data_end+0xf0008fb0>
    a6dc:	0023883a 	mov	r17,zero
    a6e0:	003d9d06 	br	9d58 <__alt_data_end+0xf0009d58>
    a6e4:	d9002c17 	ldw	r4,176(sp)
    a6e8:	d9801e04 	addi	r6,sp,120
    a6ec:	b80b883a 	mov	r5,r23
    a6f0:	000fe880 	call	fe88 <__sprint_r>
    a6f4:	103a031e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a6f8:	d8c02017 	ldw	r3,128(sp)
    a6fc:	da000404 	addi	r8,sp,16
    a700:	003d9406 	br	9d54 <__alt_data_end+0xf0009d54>
    a704:	01020034 	movhi	r4,2048
    a708:	2100ad84 	addi	r4,r4,694
    a70c:	d9002b15 	stw	r4,172(sp)
    a710:	d9002b17 	ldw	r4,172(sp)
    a714:	1c47883a 	add	r3,r3,r17
    a718:	10800044 	addi	r2,r2,1
    a71c:	41000015 	stw	r4,0(r8)
    a720:	44400115 	stw	r17,4(r8)
    a724:	d8c02015 	stw	r3,128(sp)
    a728:	d8801f15 	stw	r2,124(sp)
    a72c:	010001c4 	movi	r4,7
    a730:	20bfd716 	blt	r4,r2,a690 <__alt_data_end+0xf000a690>
    a734:	42000204 	addi	r8,r8,8
    a738:	003fdd06 	br	a6b0 <__alt_data_end+0xf000a6b0>
    a73c:	d9002c17 	ldw	r4,176(sp)
    a740:	d9801e04 	addi	r6,sp,120
    a744:	b80b883a 	mov	r5,r23
    a748:	000fe880 	call	fe88 <__sprint_r>
    a74c:	1039ed1e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a750:	d8802617 	ldw	r2,152(sp)
    a754:	d8c02017 	ldw	r3,128(sp)
    a758:	da000404 	addi	r8,sp,16
    a75c:	003e1006 	br	9fa0 <__alt_data_end+0xf0009fa0>
    a760:	00800044 	movi	r2,1
    a764:	10803fcc 	andi	r2,r2,255
    a768:	00c00044 	movi	r3,1
    a76c:	10fa3526 	beq	r2,r3,9044 <__alt_data_end+0xf0009044>
    a770:	00c00084 	movi	r3,2
    a774:	10fbcb26 	beq	r2,r3,96a4 <__alt_data_end+0xf00096a4>
    a778:	003a8f06 	br	91b8 <__alt_data_end+0xf00091b8>
    a77c:	01020034 	movhi	r4,2048
    a780:	2100b184 	addi	r4,r4,710
    a784:	d9003515 	stw	r4,212(sp)
    a788:	003b7606 	br	9564 <__alt_data_end+0xf0009564>
    a78c:	d8802917 	ldw	r2,164(sp)
    a790:	00c00184 	movi	r3,6
    a794:	1880012e 	bgeu	r3,r2,a79c <___vfprintf_internal_r+0x1ca0>
    a798:	1805883a 	mov	r2,r3
    a79c:	d8802e15 	stw	r2,184(sp)
    a7a0:	1000ef16 	blt	r2,zero,ab60 <___vfprintf_internal_r+0x2064>
    a7a4:	04020034 	movhi	r16,2048
    a7a8:	d8802a15 	stw	r2,168(sp)
    a7ac:	dcc02d15 	stw	r19,180(sp)
    a7b0:	d8002915 	stw	zero,164(sp)
    a7b4:	d8003215 	stw	zero,200(sp)
    a7b8:	8400ab04 	addi	r16,r16,684
    a7bc:	0039883a 	mov	fp,zero
    a7c0:	003aa206 	br	924c <__alt_data_end+0xf000924c>
    a7c4:	0021883a 	mov	r16,zero
    a7c8:	003e0706 	br	9fe8 <__alt_data_end+0xf0009fe8>
    a7cc:	d9002c17 	ldw	r4,176(sp)
    a7d0:	d9801e04 	addi	r6,sp,120
    a7d4:	b80b883a 	mov	r5,r23
    a7d8:	000fe880 	call	fe88 <__sprint_r>
    a7dc:	1039c91e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a7e0:	d8802617 	ldw	r2,152(sp)
    a7e4:	d9403317 	ldw	r5,204(sp)
    a7e8:	d8c02017 	ldw	r3,128(sp)
    a7ec:	da000404 	addi	r8,sp,16
    a7f0:	2885c83a 	sub	r2,r5,r2
    a7f4:	003dfb06 	br	9fe4 <__alt_data_end+0xf0009fe4>
    a7f8:	9080004c 	andi	r2,r18,1
    a7fc:	103e8f1e 	bne	r2,zero,a23c <__alt_data_end+0xf000a23c>
    a800:	d8802117 	ldw	r2,132(sp)
    a804:	003e9e06 	br	a280 <__alt_data_end+0xf000a280>
    a808:	1025883a 	mov	r18,r2
    a80c:	0039883a 	mov	fp,zero
    a810:	00800084 	movi	r2,2
    a814:	003fd306 	br	a764 <__alt_data_end+0xf000a764>
    a818:	07000b44 	movi	fp,45
    a81c:	df002785 	stb	fp,158(sp)
    a820:	003a4006 	br	9124 <__alt_data_end+0xf0009124>
    a824:	00c00b44 	movi	r3,45
    a828:	d8c02785 	stb	r3,158(sp)
    a82c:	d8802a15 	stw	r2,168(sp)
    a830:	dc802b17 	ldw	r18,172(sp)
    a834:	d8002915 	stw	zero,164(sp)
    a838:	07000b44 	movi	fp,45
    a83c:	003a8006 	br	9240 <__alt_data_end+0xf0009240>
    a840:	04020034 	movhi	r16,2048
    a844:	8400a004 	addi	r16,r16,640
    a848:	003f4706 	br	a568 <__alt_data_end+0xf000a568>
    a84c:	d8c02d17 	ldw	r3,180(sp)
    a850:	d9002f17 	ldw	r4,188(sp)
    a854:	18800017 	ldw	r2,0(r3)
    a858:	18c00104 	addi	r3,r3,4
    a85c:	d8c02d15 	stw	r3,180(sp)
    a860:	11000015 	stw	r4,0(r2)
    a864:	0038dd06 	br	8bdc <__alt_data_end+0xf0008bdc>
    a868:	dd802617 	ldw	r22,152(sp)
    a86c:	00bfff44 	movi	r2,-3
    a870:	b0801c16 	blt	r22,r2,a8e4 <___vfprintf_internal_r+0x1de8>
    a874:	d9402917 	ldw	r5,164(sp)
    a878:	2d801a16 	blt	r5,r22,a8e4 <___vfprintf_internal_r+0x1de8>
    a87c:	dd803215 	stw	r22,200(sp)
    a880:	003e8906 	br	a2a8 <__alt_data_end+0xf000a2a8>
    a884:	01020034 	movhi	r4,2048
    a888:	2100ad84 	addi	r4,r4,694
    a88c:	d9002b15 	stw	r4,172(sp)
    a890:	003c9106 	br	9ad8 <__alt_data_end+0xf0009ad8>
    a894:	e005883a 	mov	r2,fp
    a898:	003e7906 	br	a280 <__alt_data_end+0xf000a280>
    a89c:	d9402917 	ldw	r5,164(sp)
    a8a0:	df002783 	ldbu	fp,158(sp)
    a8a4:	dcc02d15 	stw	r19,180(sp)
    a8a8:	d9402a15 	stw	r5,168(sp)
    a8ac:	d9402e15 	stw	r5,184(sp)
    a8b0:	d8002915 	stw	zero,164(sp)
    a8b4:	d8003215 	stw	zero,200(sp)
    a8b8:	003a5d06 	br	9230 <__alt_data_end+0xf0009230>
    a8bc:	9080004c 	andi	r2,r18,1
    a8c0:	0039883a 	mov	fp,zero
    a8c4:	10000426 	beq	r2,zero,a8d8 <___vfprintf_internal_r+0x1ddc>
    a8c8:	00800c04 	movi	r2,48
    a8cc:	dc001dc4 	addi	r16,sp,119
    a8d0:	d8801dc5 	stb	r2,119(sp)
    a8d4:	003b8006 	br	96d8 <__alt_data_end+0xf00096d8>
    a8d8:	d8002e15 	stw	zero,184(sp)
    a8dc:	dc001e04 	addi	r16,sp,120
    a8e0:	003a4d06 	br	9218 <__alt_data_end+0xf0009218>
    a8e4:	8c7fff84 	addi	r17,r17,-2
    a8e8:	b5bfffc4 	addi	r22,r22,-1
    a8ec:	dd802615 	stw	r22,152(sp)
    a8f0:	dc4022c5 	stb	r17,139(sp)
    a8f4:	b000bf16 	blt	r22,zero,abf4 <___vfprintf_internal_r+0x20f8>
    a8f8:	00800ac4 	movi	r2,43
    a8fc:	d8802305 	stb	r2,140(sp)
    a900:	00800244 	movi	r2,9
    a904:	15807016 	blt	r2,r22,aac8 <___vfprintf_internal_r+0x1fcc>
    a908:	00800c04 	movi	r2,48
    a90c:	b5800c04 	addi	r22,r22,48
    a910:	d8802345 	stb	r2,141(sp)
    a914:	dd802385 	stb	r22,142(sp)
    a918:	d88023c4 	addi	r2,sp,143
    a91c:	df0022c4 	addi	fp,sp,139
    a920:	d8c03317 	ldw	r3,204(sp)
    a924:	1739c83a 	sub	fp,r2,fp
    a928:	d9003317 	ldw	r4,204(sp)
    a92c:	e0c7883a 	add	r3,fp,r3
    a930:	df003a15 	stw	fp,232(sp)
    a934:	d8c02e15 	stw	r3,184(sp)
    a938:	00800044 	movi	r2,1
    a93c:	1100b30e 	bge	r2,r4,ac0c <___vfprintf_internal_r+0x2110>
    a940:	d8c02e17 	ldw	r3,184(sp)
    a944:	18c00044 	addi	r3,r3,1
    a948:	d8c02e15 	stw	r3,184(sp)
    a94c:	1805883a 	mov	r2,r3
    a950:	1800ac16 	blt	r3,zero,ac04 <___vfprintf_internal_r+0x2108>
    a954:	d8003215 	stw	zero,200(sp)
    a958:	003e5d06 	br	a2d0 <__alt_data_end+0xf000a2d0>
    a95c:	d9002c17 	ldw	r4,176(sp)
    a960:	d9801e04 	addi	r6,sp,120
    a964:	b80b883a 	mov	r5,r23
    a968:	000fe880 	call	fe88 <__sprint_r>
    a96c:	1039651e 	bne	r2,zero,8f04 <__alt_data_end+0xf0008f04>
    a970:	dc402617 	ldw	r17,152(sp)
    a974:	d8c02017 	ldw	r3,128(sp)
    a978:	d8801f17 	ldw	r2,124(sp)
    a97c:	da000404 	addi	r8,sp,16
    a980:	003ed606 	br	a4dc <__alt_data_end+0xf000a4dc>
    a984:	582b883a 	mov	r21,r11
    a988:	d8002915 	stw	zero,164(sp)
    a98c:	0038bd06 	br	8c84 <__alt_data_end+0xf0008c84>
    a990:	d8802917 	ldw	r2,164(sp)
    a994:	103e071e 	bne	r2,zero,a1b4 <__alt_data_end+0xf000a1b4>
    a998:	dc002915 	stw	r16,164(sp)
    a99c:	003e0506 	br	a1b4 <__alt_data_end+0xf000a1b4>
    a9a0:	d9002917 	ldw	r4,164(sp)
    a9a4:	20c00044 	addi	r3,r4,1
    a9a8:	003e0f06 	br	a1e8 <__alt_data_end+0xf000a1e8>
    a9ac:	01400184 	movi	r5,6
    a9b0:	d9402915 	stw	r5,164(sp)
    a9b4:	003dff06 	br	a1b4 <__alt_data_end+0xf000a1b4>
    a9b8:	d8802104 	addi	r2,sp,132
    a9bc:	d8800315 	stw	r2,12(sp)
    a9c0:	d8802504 	addi	r2,sp,148
    a9c4:	d8800215 	stw	r2,8(sp)
    a9c8:	d8802604 	addi	r2,sp,152
    a9cc:	d8800115 	stw	r2,4(sp)
    a9d0:	d8802917 	ldw	r2,164(sp)
    a9d4:	d9403617 	ldw	r5,216(sp)
    a9d8:	d9002c17 	ldw	r4,176(sp)
    a9dc:	d8800015 	stw	r2,0(sp)
    a9e0:	01c000c4 	movi	r7,3
    a9e4:	980d883a 	mov	r6,r19
    a9e8:	da003d15 	stw	r8,244(sp)
    a9ec:	000b1200 	call	b120 <_dtoa_r>
    a9f0:	d8c02917 	ldw	r3,164(sp)
    a9f4:	da003d17 	ldw	r8,244(sp)
    a9f8:	1021883a 	mov	r16,r2
    a9fc:	10f9883a 	add	fp,r2,r3
    aa00:	81000007 	ldb	r4,0(r16)
    aa04:	00800c04 	movi	r2,48
    aa08:	20805e26 	beq	r4,r2,ab84 <___vfprintf_internal_r+0x2088>
    aa0c:	d8c02617 	ldw	r3,152(sp)
    aa10:	e0f9883a 	add	fp,fp,r3
    aa14:	003e0a06 	br	a240 <__alt_data_end+0xf000a240>
    aa18:	00c00b44 	movi	r3,45
    aa1c:	24e0003c 	xorhi	r19,r4,32768
    aa20:	d8c02a05 	stb	r3,168(sp)
    aa24:	003de906 	br	a1cc <__alt_data_end+0xf000a1cc>
    aa28:	d8c03217 	ldw	r3,200(sp)
    aa2c:	00c07a0e 	bge	zero,r3,ac18 <___vfprintf_internal_r+0x211c>
    aa30:	00800044 	movi	r2,1
    aa34:	d9003317 	ldw	r4,204(sp)
    aa38:	1105883a 	add	r2,r2,r4
    aa3c:	d8802e15 	stw	r2,184(sp)
    aa40:	10004e16 	blt	r2,zero,ab7c <___vfprintf_internal_r+0x2080>
    aa44:	044019c4 	movi	r17,103
    aa48:	003e2106 	br	a2d0 <__alt_data_end+0xf000a2d0>
    aa4c:	d9002917 	ldw	r4,164(sp)
    aa50:	d8802104 	addi	r2,sp,132
    aa54:	d8800315 	stw	r2,12(sp)
    aa58:	d9000015 	stw	r4,0(sp)
    aa5c:	d8802504 	addi	r2,sp,148
    aa60:	d9403617 	ldw	r5,216(sp)
    aa64:	d9002c17 	ldw	r4,176(sp)
    aa68:	d8800215 	stw	r2,8(sp)
    aa6c:	d8802604 	addi	r2,sp,152
    aa70:	d8800115 	stw	r2,4(sp)
    aa74:	01c000c4 	movi	r7,3
    aa78:	980d883a 	mov	r6,r19
    aa7c:	da003d15 	stw	r8,244(sp)
    aa80:	000b1200 	call	b120 <_dtoa_r>
    aa84:	d8c02917 	ldw	r3,164(sp)
    aa88:	da003d17 	ldw	r8,244(sp)
    aa8c:	1021883a 	mov	r16,r2
    aa90:	00801184 	movi	r2,70
    aa94:	80f9883a 	add	fp,r16,r3
    aa98:	88bfd926 	beq	r17,r2,aa00 <__alt_data_end+0xf000aa00>
    aa9c:	003de806 	br	a240 <__alt_data_end+0xf000a240>
    aaa0:	d9002917 	ldw	r4,164(sp)
    aaa4:	00c04d0e 	bge	zero,r3,abdc <___vfprintf_internal_r+0x20e0>
    aaa8:	2000441e 	bne	r4,zero,abbc <___vfprintf_internal_r+0x20c0>
    aaac:	9480004c 	andi	r18,r18,1
    aab0:	9000421e 	bne	r18,zero,abbc <___vfprintf_internal_r+0x20c0>
    aab4:	1805883a 	mov	r2,r3
    aab8:	18007016 	blt	r3,zero,ac7c <___vfprintf_internal_r+0x2180>
    aabc:	d8c03217 	ldw	r3,200(sp)
    aac0:	d8c02e15 	stw	r3,184(sp)
    aac4:	003e0206 	br	a2d0 <__alt_data_end+0xf000a2d0>
    aac8:	df0022c4 	addi	fp,sp,139
    aacc:	dc002915 	stw	r16,164(sp)
    aad0:	4027883a 	mov	r19,r8
    aad4:	e021883a 	mov	r16,fp
    aad8:	b009883a 	mov	r4,r22
    aadc:	01400284 	movi	r5,10
    aae0:	00085080 	call	8508 <__modsi3>
    aae4:	10800c04 	addi	r2,r2,48
    aae8:	843fffc4 	addi	r16,r16,-1
    aaec:	b009883a 	mov	r4,r22
    aaf0:	01400284 	movi	r5,10
    aaf4:	80800005 	stb	r2,0(r16)
    aaf8:	00084840 	call	8484 <__divsi3>
    aafc:	102d883a 	mov	r22,r2
    ab00:	00800244 	movi	r2,9
    ab04:	15bff416 	blt	r2,r22,aad8 <__alt_data_end+0xf000aad8>
    ab08:	9811883a 	mov	r8,r19
    ab0c:	b0800c04 	addi	r2,r22,48
    ab10:	8027883a 	mov	r19,r16
    ab14:	997fffc4 	addi	r5,r19,-1
    ab18:	98bfffc5 	stb	r2,-1(r19)
    ab1c:	dc002917 	ldw	r16,164(sp)
    ab20:	2f006a2e 	bgeu	r5,fp,accc <___vfprintf_internal_r+0x21d0>
    ab24:	d9c02384 	addi	r7,sp,142
    ab28:	3ccfc83a 	sub	r7,r7,r19
    ab2c:	d9002344 	addi	r4,sp,141
    ab30:	e1cf883a 	add	r7,fp,r7
    ab34:	00000106 	br	ab3c <___vfprintf_internal_r+0x2040>
    ab38:	28800003 	ldbu	r2,0(r5)
    ab3c:	20800005 	stb	r2,0(r4)
    ab40:	21000044 	addi	r4,r4,1
    ab44:	29400044 	addi	r5,r5,1
    ab48:	393ffb1e 	bne	r7,r4,ab38 <__alt_data_end+0xf000ab38>
    ab4c:	d8802304 	addi	r2,sp,140
    ab50:	14c5c83a 	sub	r2,r2,r19
    ab54:	d8c02344 	addi	r3,sp,141
    ab58:	1885883a 	add	r2,r3,r2
    ab5c:	003f7006 	br	a920 <__alt_data_end+0xf000a920>
    ab60:	0005883a 	mov	r2,zero
    ab64:	003f0f06 	br	a7a4 <__alt_data_end+0xf000a7a4>
    ab68:	d8c03217 	ldw	r3,200(sp)
    ab6c:	18c00044 	addi	r3,r3,1
    ab70:	d8c02e15 	stw	r3,184(sp)
    ab74:	1805883a 	mov	r2,r3
    ab78:	183fb20e 	bge	r3,zero,aa44 <__alt_data_end+0xf000aa44>
    ab7c:	0005883a 	mov	r2,zero
    ab80:	003fb006 	br	aa44 <__alt_data_end+0xf000aa44>
    ab84:	d9003617 	ldw	r4,216(sp)
    ab88:	000d883a 	mov	r6,zero
    ab8c:	000f883a 	mov	r7,zero
    ab90:	980b883a 	mov	r5,r19
    ab94:	d8c03c15 	stw	r3,240(sp)
    ab98:	da003d15 	stw	r8,244(sp)
    ab9c:	00127b80 	call	127b8 <__eqdf2>
    aba0:	d8c03c17 	ldw	r3,240(sp)
    aba4:	da003d17 	ldw	r8,244(sp)
    aba8:	103f9826 	beq	r2,zero,aa0c <__alt_data_end+0xf000aa0c>
    abac:	00800044 	movi	r2,1
    abb0:	10c7c83a 	sub	r3,r2,r3
    abb4:	d8c02615 	stw	r3,152(sp)
    abb8:	003f9506 	br	aa10 <__alt_data_end+0xf000aa10>
    abbc:	d9002917 	ldw	r4,164(sp)
    abc0:	d8c03217 	ldw	r3,200(sp)
    abc4:	20800044 	addi	r2,r4,1
    abc8:	1885883a 	add	r2,r3,r2
    abcc:	d8802e15 	stw	r2,184(sp)
    abd0:	103dbf0e 	bge	r2,zero,a2d0 <__alt_data_end+0xf000a2d0>
    abd4:	0005883a 	mov	r2,zero
    abd8:	003dbd06 	br	a2d0 <__alt_data_end+0xf000a2d0>
    abdc:	2000211e 	bne	r4,zero,ac64 <___vfprintf_internal_r+0x2168>
    abe0:	9480004c 	andi	r18,r18,1
    abe4:	90001f1e 	bne	r18,zero,ac64 <___vfprintf_internal_r+0x2168>
    abe8:	00800044 	movi	r2,1
    abec:	d8802e15 	stw	r2,184(sp)
    abf0:	003db706 	br	a2d0 <__alt_data_end+0xf000a2d0>
    abf4:	00800b44 	movi	r2,45
    abf8:	05adc83a 	sub	r22,zero,r22
    abfc:	d8802305 	stb	r2,140(sp)
    ac00:	003f3f06 	br	a900 <__alt_data_end+0xf000a900>
    ac04:	0005883a 	mov	r2,zero
    ac08:	003f5206 	br	a954 <__alt_data_end+0xf000a954>
    ac0c:	90a4703a 	and	r18,r18,r2
    ac10:	903f4e26 	beq	r18,zero,a94c <__alt_data_end+0xf000a94c>
    ac14:	003f4a06 	br	a940 <__alt_data_end+0xf000a940>
    ac18:	00800084 	movi	r2,2
    ac1c:	10c5c83a 	sub	r2,r2,r3
    ac20:	003f8406 	br	aa34 <__alt_data_end+0xf000aa34>
    ac24:	d8802d17 	ldw	r2,180(sp)
    ac28:	d9002d17 	ldw	r4,180(sp)
    ac2c:	ac400043 	ldbu	r17,1(r21)
    ac30:	10800017 	ldw	r2,0(r2)
    ac34:	582b883a 	mov	r21,r11
    ac38:	d8802915 	stw	r2,164(sp)
    ac3c:	20800104 	addi	r2,r4,4
    ac40:	d9002917 	ldw	r4,164(sp)
    ac44:	d8802d15 	stw	r2,180(sp)
    ac48:	203e7a0e 	bge	r4,zero,a634 <__alt_data_end+0xf000a634>
    ac4c:	8c403fcc 	andi	r17,r17,255
    ac50:	00bfffc4 	movi	r2,-1
    ac54:	8c40201c 	xori	r17,r17,128
    ac58:	d8802915 	stw	r2,164(sp)
    ac5c:	8c7fe004 	addi	r17,r17,-128
    ac60:	00380706 	br	8c80 <__alt_data_end+0xf0008c80>
    ac64:	d8c02917 	ldw	r3,164(sp)
    ac68:	18c00084 	addi	r3,r3,2
    ac6c:	d8c02e15 	stw	r3,184(sp)
    ac70:	1805883a 	mov	r2,r3
    ac74:	183d960e 	bge	r3,zero,a2d0 <__alt_data_end+0xf000a2d0>
    ac78:	003fd606 	br	abd4 <__alt_data_end+0xf000abd4>
    ac7c:	0005883a 	mov	r2,zero
    ac80:	003f8e06 	br	aabc <__alt_data_end+0xf000aabc>
    ac84:	9080004c 	andi	r2,r18,1
    ac88:	103f811e 	bne	r2,zero,aa90 <__alt_data_end+0xf000aa90>
    ac8c:	d8802117 	ldw	r2,132(sp)
    ac90:	1405c83a 	sub	r2,r2,r16
    ac94:	d8803315 	stw	r2,204(sp)
    ac98:	b47ef326 	beq	r22,r17,a868 <__alt_data_end+0xf000a868>
    ac9c:	dd802617 	ldw	r22,152(sp)
    aca0:	003f1106 	br	a8e8 <__alt_data_end+0xf000a8e8>
    aca4:	d9c02785 	stb	r7,158(sp)
    aca8:	00390406 	br	90bc <__alt_data_end+0xf00090bc>
    acac:	d9c02785 	stb	r7,158(sp)
    acb0:	0038d306 	br	9000 <__alt_data_end+0xf0009000>
    acb4:	d9c02785 	stb	r7,158(sp)
    acb8:	003a6106 	br	9640 <__alt_data_end+0xf0009640>
    acbc:	d9c02785 	stb	r7,158(sp)
    acc0:	003af806 	br	98a4 <__alt_data_end+0xf00098a4>
    acc4:	0005883a 	mov	r2,zero
    acc8:	003d7e06 	br	a2c4 <__alt_data_end+0xf000a2c4>
    accc:	d8802344 	addi	r2,sp,141
    acd0:	003f1306 	br	a920 <__alt_data_end+0xf000a920>
    acd4:	d9c02785 	stb	r7,158(sp)
    acd8:	00392306 	br	9168 <__alt_data_end+0xf0009168>
    acdc:	d9c02785 	stb	r7,158(sp)
    ace0:	003aa906 	br	9788 <__alt_data_end+0xf0009788>
    ace4:	d9c02785 	stb	r7,158(sp)
    ace8:	003a3d06 	br	95e0 <__alt_data_end+0xf00095e0>
    acec:	d9c02785 	stb	r7,158(sp)
    acf0:	003aca06 	br	981c <__alt_data_end+0xf000981c>

0000acf4 <__vfprintf_internal>:
    acf4:	00820034 	movhi	r2,2048
    acf8:	10898204 	addi	r2,r2,9736
    acfc:	300f883a 	mov	r7,r6
    ad00:	280d883a 	mov	r6,r5
    ad04:	200b883a 	mov	r5,r4
    ad08:	11000017 	ldw	r4,0(r2)
    ad0c:	0008afc1 	jmpi	8afc <___vfprintf_internal_r>

0000ad10 <__sbprintf>:
    ad10:	2880030b 	ldhu	r2,12(r5)
    ad14:	2ac01917 	ldw	r11,100(r5)
    ad18:	2a80038b 	ldhu	r10,14(r5)
    ad1c:	2a400717 	ldw	r9,28(r5)
    ad20:	2a000917 	ldw	r8,36(r5)
    ad24:	defee204 	addi	sp,sp,-1144
    ad28:	00c10004 	movi	r3,1024
    ad2c:	dc011a15 	stw	r16,1128(sp)
    ad30:	10bfff4c 	andi	r2,r2,65533
    ad34:	2821883a 	mov	r16,r5
    ad38:	d8cb883a 	add	r5,sp,r3
    ad3c:	dc811c15 	stw	r18,1136(sp)
    ad40:	dc411b15 	stw	r17,1132(sp)
    ad44:	dfc11d15 	stw	ra,1140(sp)
    ad48:	2025883a 	mov	r18,r4
    ad4c:	d881030d 	sth	r2,1036(sp)
    ad50:	dac11915 	stw	r11,1124(sp)
    ad54:	da81038d 	sth	r10,1038(sp)
    ad58:	da410715 	stw	r9,1052(sp)
    ad5c:	da010915 	stw	r8,1060(sp)
    ad60:	dec10015 	stw	sp,1024(sp)
    ad64:	dec10415 	stw	sp,1040(sp)
    ad68:	d8c10215 	stw	r3,1032(sp)
    ad6c:	d8c10515 	stw	r3,1044(sp)
    ad70:	d8010615 	stw	zero,1048(sp)
    ad74:	0008afc0 	call	8afc <___vfprintf_internal_r>
    ad78:	1023883a 	mov	r17,r2
    ad7c:	10000416 	blt	r2,zero,ad90 <__sbprintf+0x80>
    ad80:	d9410004 	addi	r5,sp,1024
    ad84:	9009883a 	mov	r4,r18
    ad88:	000c9c40 	call	c9c4 <_fflush_r>
    ad8c:	10000d1e 	bne	r2,zero,adc4 <__sbprintf+0xb4>
    ad90:	d881030b 	ldhu	r2,1036(sp)
    ad94:	1080100c 	andi	r2,r2,64
    ad98:	10000326 	beq	r2,zero,ada8 <__sbprintf+0x98>
    ad9c:	8080030b 	ldhu	r2,12(r16)
    ada0:	10801014 	ori	r2,r2,64
    ada4:	8080030d 	sth	r2,12(r16)
    ada8:	8805883a 	mov	r2,r17
    adac:	dfc11d17 	ldw	ra,1140(sp)
    adb0:	dc811c17 	ldw	r18,1136(sp)
    adb4:	dc411b17 	ldw	r17,1132(sp)
    adb8:	dc011a17 	ldw	r16,1128(sp)
    adbc:	dec11e04 	addi	sp,sp,1144
    adc0:	f800283a 	ret
    adc4:	047fffc4 	movi	r17,-1
    adc8:	003ff106 	br	ad90 <__alt_data_end+0xf000ad90>

0000adcc <__swsetup_r>:
    adcc:	00820034 	movhi	r2,2048
    add0:	defffd04 	addi	sp,sp,-12
    add4:	10898204 	addi	r2,r2,9736
    add8:	dc400115 	stw	r17,4(sp)
    addc:	2023883a 	mov	r17,r4
    ade0:	11000017 	ldw	r4,0(r2)
    ade4:	dc000015 	stw	r16,0(sp)
    ade8:	dfc00215 	stw	ra,8(sp)
    adec:	2821883a 	mov	r16,r5
    adf0:	20000226 	beq	r4,zero,adfc <__swsetup_r+0x30>
    adf4:	20800e17 	ldw	r2,56(r4)
    adf8:	10003126 	beq	r2,zero,aec0 <__swsetup_r+0xf4>
    adfc:	8080030b 	ldhu	r2,12(r16)
    ae00:	10c0020c 	andi	r3,r2,8
    ae04:	1009883a 	mov	r4,r2
    ae08:	18000f26 	beq	r3,zero,ae48 <__swsetup_r+0x7c>
    ae0c:	80c00417 	ldw	r3,16(r16)
    ae10:	18001526 	beq	r3,zero,ae68 <__swsetup_r+0x9c>
    ae14:	1100004c 	andi	r4,r2,1
    ae18:	20001c1e 	bne	r4,zero,ae8c <__swsetup_r+0xc0>
    ae1c:	1080008c 	andi	r2,r2,2
    ae20:	1000291e 	bne	r2,zero,aec8 <__swsetup_r+0xfc>
    ae24:	80800517 	ldw	r2,20(r16)
    ae28:	80800215 	stw	r2,8(r16)
    ae2c:	18001c26 	beq	r3,zero,aea0 <__swsetup_r+0xd4>
    ae30:	0005883a 	mov	r2,zero
    ae34:	dfc00217 	ldw	ra,8(sp)
    ae38:	dc400117 	ldw	r17,4(sp)
    ae3c:	dc000017 	ldw	r16,0(sp)
    ae40:	dec00304 	addi	sp,sp,12
    ae44:	f800283a 	ret
    ae48:	2080040c 	andi	r2,r4,16
    ae4c:	10002e26 	beq	r2,zero,af08 <__swsetup_r+0x13c>
    ae50:	2080010c 	andi	r2,r4,4
    ae54:	10001e1e 	bne	r2,zero,aed0 <__swsetup_r+0x104>
    ae58:	80c00417 	ldw	r3,16(r16)
    ae5c:	20800214 	ori	r2,r4,8
    ae60:	8080030d 	sth	r2,12(r16)
    ae64:	183feb1e 	bne	r3,zero,ae14 <__alt_data_end+0xf000ae14>
    ae68:	1100a00c 	andi	r4,r2,640
    ae6c:	01408004 	movi	r5,512
    ae70:	217fe826 	beq	r4,r5,ae14 <__alt_data_end+0xf000ae14>
    ae74:	800b883a 	mov	r5,r16
    ae78:	8809883a 	mov	r4,r17
    ae7c:	000d9440 	call	d944 <__smakebuf_r>
    ae80:	8080030b 	ldhu	r2,12(r16)
    ae84:	80c00417 	ldw	r3,16(r16)
    ae88:	003fe206 	br	ae14 <__alt_data_end+0xf000ae14>
    ae8c:	80800517 	ldw	r2,20(r16)
    ae90:	80000215 	stw	zero,8(r16)
    ae94:	0085c83a 	sub	r2,zero,r2
    ae98:	80800615 	stw	r2,24(r16)
    ae9c:	183fe41e 	bne	r3,zero,ae30 <__alt_data_end+0xf000ae30>
    aea0:	80c0030b 	ldhu	r3,12(r16)
    aea4:	0005883a 	mov	r2,zero
    aea8:	1900200c 	andi	r4,r3,128
    aeac:	203fe126 	beq	r4,zero,ae34 <__alt_data_end+0xf000ae34>
    aeb0:	18c01014 	ori	r3,r3,64
    aeb4:	80c0030d 	sth	r3,12(r16)
    aeb8:	00bfffc4 	movi	r2,-1
    aebc:	003fdd06 	br	ae34 <__alt_data_end+0xf000ae34>
    aec0:	000cda00 	call	cda0 <__sinit>
    aec4:	003fcd06 	br	adfc <__alt_data_end+0xf000adfc>
    aec8:	0005883a 	mov	r2,zero
    aecc:	003fd606 	br	ae28 <__alt_data_end+0xf000ae28>
    aed0:	81400c17 	ldw	r5,48(r16)
    aed4:	28000626 	beq	r5,zero,aef0 <__swsetup_r+0x124>
    aed8:	80801004 	addi	r2,r16,64
    aedc:	28800326 	beq	r5,r2,aeec <__swsetup_r+0x120>
    aee0:	8809883a 	mov	r4,r17
    aee4:	000cf140 	call	cf14 <_free_r>
    aee8:	8100030b 	ldhu	r4,12(r16)
    aeec:	80000c15 	stw	zero,48(r16)
    aef0:	80c00417 	ldw	r3,16(r16)
    aef4:	00bff6c4 	movi	r2,-37
    aef8:	1108703a 	and	r4,r2,r4
    aefc:	80000115 	stw	zero,4(r16)
    af00:	80c00015 	stw	r3,0(r16)
    af04:	003fd506 	br	ae5c <__alt_data_end+0xf000ae5c>
    af08:	00800244 	movi	r2,9
    af0c:	88800015 	stw	r2,0(r17)
    af10:	20801014 	ori	r2,r4,64
    af14:	8080030d 	sth	r2,12(r16)
    af18:	00bfffc4 	movi	r2,-1
    af1c:	003fc506 	br	ae34 <__alt_data_end+0xf000ae34>

0000af20 <quorem>:
    af20:	defff704 	addi	sp,sp,-36
    af24:	dc800215 	stw	r18,8(sp)
    af28:	20800417 	ldw	r2,16(r4)
    af2c:	2c800417 	ldw	r18,16(r5)
    af30:	dfc00815 	stw	ra,32(sp)
    af34:	ddc00715 	stw	r23,28(sp)
    af38:	dd800615 	stw	r22,24(sp)
    af3c:	dd400515 	stw	r21,20(sp)
    af40:	dd000415 	stw	r20,16(sp)
    af44:	dcc00315 	stw	r19,12(sp)
    af48:	dc400115 	stw	r17,4(sp)
    af4c:	dc000015 	stw	r16,0(sp)
    af50:	14807116 	blt	r2,r18,b118 <quorem+0x1f8>
    af54:	94bfffc4 	addi	r18,r18,-1
    af58:	94ad883a 	add	r22,r18,r18
    af5c:	b5ad883a 	add	r22,r22,r22
    af60:	2c400504 	addi	r17,r5,20
    af64:	8da9883a 	add	r20,r17,r22
    af68:	25400504 	addi	r21,r4,20
    af6c:	282f883a 	mov	r23,r5
    af70:	adad883a 	add	r22,r21,r22
    af74:	a1400017 	ldw	r5,0(r20)
    af78:	2021883a 	mov	r16,r4
    af7c:	b1000017 	ldw	r4,0(r22)
    af80:	29400044 	addi	r5,r5,1
    af84:	000857c0 	call	857c <__udivsi3>
    af88:	1027883a 	mov	r19,r2
    af8c:	10002c26 	beq	r2,zero,b040 <quorem+0x120>
    af90:	a813883a 	mov	r9,r21
    af94:	880b883a 	mov	r5,r17
    af98:	0009883a 	mov	r4,zero
    af9c:	000d883a 	mov	r6,zero
    afa0:	2a000017 	ldw	r8,0(r5)
    afa4:	49c00017 	ldw	r7,0(r9)
    afa8:	29400104 	addi	r5,r5,4
    afac:	40bfffcc 	andi	r2,r8,65535
    afb0:	14c5383a 	mul	r2,r2,r19
    afb4:	4010d43a 	srli	r8,r8,16
    afb8:	38ffffcc 	andi	r3,r7,65535
    afbc:	1105883a 	add	r2,r2,r4
    afc0:	1008d43a 	srli	r4,r2,16
    afc4:	44d1383a 	mul	r8,r8,r19
    afc8:	198d883a 	add	r6,r3,r6
    afcc:	10ffffcc 	andi	r3,r2,65535
    afd0:	30c7c83a 	sub	r3,r6,r3
    afd4:	380ed43a 	srli	r7,r7,16
    afd8:	4105883a 	add	r2,r8,r4
    afdc:	180dd43a 	srai	r6,r3,16
    afe0:	113fffcc 	andi	r4,r2,65535
    afe4:	390fc83a 	sub	r7,r7,r4
    afe8:	398d883a 	add	r6,r7,r6
    afec:	300e943a 	slli	r7,r6,16
    aff0:	18ffffcc 	andi	r3,r3,65535
    aff4:	1008d43a 	srli	r4,r2,16
    aff8:	38ceb03a 	or	r7,r7,r3
    affc:	49c00015 	stw	r7,0(r9)
    b000:	300dd43a 	srai	r6,r6,16
    b004:	4a400104 	addi	r9,r9,4
    b008:	a17fe52e 	bgeu	r20,r5,afa0 <__alt_data_end+0xf000afa0>
    b00c:	b0800017 	ldw	r2,0(r22)
    b010:	10000b1e 	bne	r2,zero,b040 <quorem+0x120>
    b014:	b0bfff04 	addi	r2,r22,-4
    b018:	a880082e 	bgeu	r21,r2,b03c <quorem+0x11c>
    b01c:	b0ffff17 	ldw	r3,-4(r22)
    b020:	18000326 	beq	r3,zero,b030 <quorem+0x110>
    b024:	00000506 	br	b03c <quorem+0x11c>
    b028:	10c00017 	ldw	r3,0(r2)
    b02c:	1800031e 	bne	r3,zero,b03c <quorem+0x11c>
    b030:	10bfff04 	addi	r2,r2,-4
    b034:	94bfffc4 	addi	r18,r18,-1
    b038:	a8bffb36 	bltu	r21,r2,b028 <__alt_data_end+0xf000b028>
    b03c:	84800415 	stw	r18,16(r16)
    b040:	b80b883a 	mov	r5,r23
    b044:	8009883a 	mov	r4,r16
    b048:	000ee140 	call	ee14 <__mcmp>
    b04c:	10002616 	blt	r2,zero,b0e8 <quorem+0x1c8>
    b050:	9cc00044 	addi	r19,r19,1
    b054:	a805883a 	mov	r2,r21
    b058:	000b883a 	mov	r5,zero
    b05c:	11000017 	ldw	r4,0(r2)
    b060:	89800017 	ldw	r6,0(r17)
    b064:	10800104 	addi	r2,r2,4
    b068:	20ffffcc 	andi	r3,r4,65535
    b06c:	194b883a 	add	r5,r3,r5
    b070:	30ffffcc 	andi	r3,r6,65535
    b074:	28c7c83a 	sub	r3,r5,r3
    b078:	300cd43a 	srli	r6,r6,16
    b07c:	2008d43a 	srli	r4,r4,16
    b080:	180bd43a 	srai	r5,r3,16
    b084:	18ffffcc 	andi	r3,r3,65535
    b088:	2189c83a 	sub	r4,r4,r6
    b08c:	2149883a 	add	r4,r4,r5
    b090:	200c943a 	slli	r6,r4,16
    b094:	8c400104 	addi	r17,r17,4
    b098:	200bd43a 	srai	r5,r4,16
    b09c:	30c6b03a 	or	r3,r6,r3
    b0a0:	10ffff15 	stw	r3,-4(r2)
    b0a4:	a47fed2e 	bgeu	r20,r17,b05c <__alt_data_end+0xf000b05c>
    b0a8:	9485883a 	add	r2,r18,r18
    b0ac:	1085883a 	add	r2,r2,r2
    b0b0:	a887883a 	add	r3,r21,r2
    b0b4:	18800017 	ldw	r2,0(r3)
    b0b8:	10000b1e 	bne	r2,zero,b0e8 <quorem+0x1c8>
    b0bc:	18bfff04 	addi	r2,r3,-4
    b0c0:	a880082e 	bgeu	r21,r2,b0e4 <quorem+0x1c4>
    b0c4:	18ffff17 	ldw	r3,-4(r3)
    b0c8:	18000326 	beq	r3,zero,b0d8 <quorem+0x1b8>
    b0cc:	00000506 	br	b0e4 <quorem+0x1c4>
    b0d0:	10c00017 	ldw	r3,0(r2)
    b0d4:	1800031e 	bne	r3,zero,b0e4 <quorem+0x1c4>
    b0d8:	10bfff04 	addi	r2,r2,-4
    b0dc:	94bfffc4 	addi	r18,r18,-1
    b0e0:	a8bffb36 	bltu	r21,r2,b0d0 <__alt_data_end+0xf000b0d0>
    b0e4:	84800415 	stw	r18,16(r16)
    b0e8:	9805883a 	mov	r2,r19
    b0ec:	dfc00817 	ldw	ra,32(sp)
    b0f0:	ddc00717 	ldw	r23,28(sp)
    b0f4:	dd800617 	ldw	r22,24(sp)
    b0f8:	dd400517 	ldw	r21,20(sp)
    b0fc:	dd000417 	ldw	r20,16(sp)
    b100:	dcc00317 	ldw	r19,12(sp)
    b104:	dc800217 	ldw	r18,8(sp)
    b108:	dc400117 	ldw	r17,4(sp)
    b10c:	dc000017 	ldw	r16,0(sp)
    b110:	dec00904 	addi	sp,sp,36
    b114:	f800283a 	ret
    b118:	0005883a 	mov	r2,zero
    b11c:	003ff306 	br	b0ec <__alt_data_end+0xf000b0ec>

0000b120 <_dtoa_r>:
    b120:	20801017 	ldw	r2,64(r4)
    b124:	deffde04 	addi	sp,sp,-136
    b128:	df002015 	stw	fp,128(sp)
    b12c:	dcc01b15 	stw	r19,108(sp)
    b130:	dc801a15 	stw	r18,104(sp)
    b134:	dc401915 	stw	r17,100(sp)
    b138:	dc001815 	stw	r16,96(sp)
    b13c:	dfc02115 	stw	ra,132(sp)
    b140:	ddc01f15 	stw	r23,124(sp)
    b144:	dd801e15 	stw	r22,120(sp)
    b148:	dd401d15 	stw	r21,116(sp)
    b14c:	dd001c15 	stw	r20,112(sp)
    b150:	d9c00315 	stw	r7,12(sp)
    b154:	2039883a 	mov	fp,r4
    b158:	3023883a 	mov	r17,r6
    b15c:	2825883a 	mov	r18,r5
    b160:	dc002417 	ldw	r16,144(sp)
    b164:	3027883a 	mov	r19,r6
    b168:	10000826 	beq	r2,zero,b18c <_dtoa_r+0x6c>
    b16c:	21801117 	ldw	r6,68(r4)
    b170:	00c00044 	movi	r3,1
    b174:	100b883a 	mov	r5,r2
    b178:	1986983a 	sll	r3,r3,r6
    b17c:	11800115 	stw	r6,4(r2)
    b180:	10c00215 	stw	r3,8(r2)
    b184:	000e5f40 	call	e5f4 <_Bfree>
    b188:	e0001015 	stw	zero,64(fp)
    b18c:	88002e16 	blt	r17,zero,b248 <_dtoa_r+0x128>
    b190:	80000015 	stw	zero,0(r16)
    b194:	889ffc2c 	andhi	r2,r17,32752
    b198:	00dffc34 	movhi	r3,32752
    b19c:	10c01c26 	beq	r2,r3,b210 <_dtoa_r+0xf0>
    b1a0:	000d883a 	mov	r6,zero
    b1a4:	000f883a 	mov	r7,zero
    b1a8:	9009883a 	mov	r4,r18
    b1ac:	980b883a 	mov	r5,r19
    b1b0:	00127b80 	call	127b8 <__eqdf2>
    b1b4:	10002b1e 	bne	r2,zero,b264 <_dtoa_r+0x144>
    b1b8:	d9c02317 	ldw	r7,140(sp)
    b1bc:	00800044 	movi	r2,1
    b1c0:	38800015 	stw	r2,0(r7)
    b1c4:	d8802517 	ldw	r2,148(sp)
    b1c8:	10019e26 	beq	r2,zero,b844 <_dtoa_r+0x724>
    b1cc:	d8c02517 	ldw	r3,148(sp)
    b1d0:	00820034 	movhi	r2,2048
    b1d4:	1080ad44 	addi	r2,r2,693
    b1d8:	18800015 	stw	r2,0(r3)
    b1dc:	10bfffc4 	addi	r2,r2,-1
    b1e0:	dfc02117 	ldw	ra,132(sp)
    b1e4:	df002017 	ldw	fp,128(sp)
    b1e8:	ddc01f17 	ldw	r23,124(sp)
    b1ec:	dd801e17 	ldw	r22,120(sp)
    b1f0:	dd401d17 	ldw	r21,116(sp)
    b1f4:	dd001c17 	ldw	r20,112(sp)
    b1f8:	dcc01b17 	ldw	r19,108(sp)
    b1fc:	dc801a17 	ldw	r18,104(sp)
    b200:	dc401917 	ldw	r17,100(sp)
    b204:	dc001817 	ldw	r16,96(sp)
    b208:	dec02204 	addi	sp,sp,136
    b20c:	f800283a 	ret
    b210:	d8c02317 	ldw	r3,140(sp)
    b214:	0089c3c4 	movi	r2,9999
    b218:	18800015 	stw	r2,0(r3)
    b21c:	90017726 	beq	r18,zero,b7fc <_dtoa_r+0x6dc>
    b220:	00820034 	movhi	r2,2048
    b224:	1080b904 	addi	r2,r2,740
    b228:	d9002517 	ldw	r4,148(sp)
    b22c:	203fec26 	beq	r4,zero,b1e0 <__alt_data_end+0xf000b1e0>
    b230:	10c000c7 	ldb	r3,3(r2)
    b234:	1801781e 	bne	r3,zero,b818 <_dtoa_r+0x6f8>
    b238:	10c000c4 	addi	r3,r2,3
    b23c:	d9802517 	ldw	r6,148(sp)
    b240:	30c00015 	stw	r3,0(r6)
    b244:	003fe606 	br	b1e0 <__alt_data_end+0xf000b1e0>
    b248:	04e00034 	movhi	r19,32768
    b24c:	9cffffc4 	addi	r19,r19,-1
    b250:	00800044 	movi	r2,1
    b254:	8ce6703a 	and	r19,r17,r19
    b258:	80800015 	stw	r2,0(r16)
    b25c:	9823883a 	mov	r17,r19
    b260:	003fcc06 	br	b194 <__alt_data_end+0xf000b194>
    b264:	d8800204 	addi	r2,sp,8
    b268:	d8800015 	stw	r2,0(sp)
    b26c:	d9c00104 	addi	r7,sp,4
    b270:	900b883a 	mov	r5,r18
    b274:	980d883a 	mov	r6,r19
    b278:	e009883a 	mov	r4,fp
    b27c:	8820d53a 	srli	r16,r17,20
    b280:	000f1e00 	call	f1e0 <__d2b>
    b284:	d8800915 	stw	r2,36(sp)
    b288:	8001651e 	bne	r16,zero,b820 <_dtoa_r+0x700>
    b28c:	dd800217 	ldw	r22,8(sp)
    b290:	dc000117 	ldw	r16,4(sp)
    b294:	00800804 	movi	r2,32
    b298:	b421883a 	add	r16,r22,r16
    b29c:	80c10c84 	addi	r3,r16,1074
    b2a0:	10c2d10e 	bge	r2,r3,bde8 <_dtoa_r+0xcc8>
    b2a4:	00801004 	movi	r2,64
    b2a8:	81010484 	addi	r4,r16,1042
    b2ac:	10c7c83a 	sub	r3,r2,r3
    b2b0:	9108d83a 	srl	r4,r18,r4
    b2b4:	88e2983a 	sll	r17,r17,r3
    b2b8:	2448b03a 	or	r4,r4,r17
    b2bc:	00129340 	call	12934 <__floatunsidf>
    b2c0:	017f8434 	movhi	r5,65040
    b2c4:	01800044 	movi	r6,1
    b2c8:	1009883a 	mov	r4,r2
    b2cc:	194b883a 	add	r5,r3,r5
    b2d0:	843fffc4 	addi	r16,r16,-1
    b2d4:	d9801115 	stw	r6,68(sp)
    b2d8:	000d883a 	mov	r6,zero
    b2dc:	01cffe34 	movhi	r7,16376
    b2e0:	00079c80 	call	79c8 <__subdf3>
    b2e4:	0198dbf4 	movhi	r6,25455
    b2e8:	01cff4f4 	movhi	r7,16339
    b2ec:	3190d844 	addi	r6,r6,17249
    b2f0:	39e1e9c4 	addi	r7,r7,-30809
    b2f4:	1009883a 	mov	r4,r2
    b2f8:	180b883a 	mov	r5,r3
    b2fc:	00072b00 	call	72b0 <__muldf3>
    b300:	01a2d874 	movhi	r6,35681
    b304:	01cff1f4 	movhi	r7,16327
    b308:	31b22cc4 	addi	r6,r6,-14157
    b30c:	39e28a04 	addi	r7,r7,-30168
    b310:	180b883a 	mov	r5,r3
    b314:	1009883a 	mov	r4,r2
    b318:	00060400 	call	6040 <__adddf3>
    b31c:	8009883a 	mov	r4,r16
    b320:	1029883a 	mov	r20,r2
    b324:	1823883a 	mov	r17,r3
    b328:	00083440 	call	8344 <__floatsidf>
    b32c:	019427f4 	movhi	r6,20639
    b330:	01cff4f4 	movhi	r7,16339
    b334:	319e7ec4 	addi	r6,r6,31227
    b338:	39d104c4 	addi	r7,r7,17427
    b33c:	1009883a 	mov	r4,r2
    b340:	180b883a 	mov	r5,r3
    b344:	00072b00 	call	72b0 <__muldf3>
    b348:	100d883a 	mov	r6,r2
    b34c:	180f883a 	mov	r7,r3
    b350:	a009883a 	mov	r4,r20
    b354:	880b883a 	mov	r5,r17
    b358:	00060400 	call	6040 <__adddf3>
    b35c:	1009883a 	mov	r4,r2
    b360:	180b883a 	mov	r5,r3
    b364:	1029883a 	mov	r20,r2
    b368:	1823883a 	mov	r17,r3
    b36c:	00082c40 	call	82c4 <__fixdfsi>
    b370:	000d883a 	mov	r6,zero
    b374:	000f883a 	mov	r7,zero
    b378:	a009883a 	mov	r4,r20
    b37c:	880b883a 	mov	r5,r17
    b380:	d8800515 	stw	r2,20(sp)
    b384:	00128400 	call	12840 <__ledf2>
    b388:	10028716 	blt	r2,zero,bda8 <_dtoa_r+0xc88>
    b38c:	d8c00517 	ldw	r3,20(sp)
    b390:	00800584 	movi	r2,22
    b394:	10c27536 	bltu	r2,r3,bd6c <_dtoa_r+0xc4c>
    b398:	180490fa 	slli	r2,r3,3
    b39c:	00c20034 	movhi	r3,2048
    b3a0:	18c0d504 	addi	r3,r3,852
    b3a4:	1885883a 	add	r2,r3,r2
    b3a8:	11000017 	ldw	r4,0(r2)
    b3ac:	11400117 	ldw	r5,4(r2)
    b3b0:	900d883a 	mov	r6,r18
    b3b4:	980f883a 	mov	r7,r19
    b3b8:	00071d40 	call	71d4 <__gedf2>
    b3bc:	00828d0e 	bge	zero,r2,bdf4 <_dtoa_r+0xcd4>
    b3c0:	d9000517 	ldw	r4,20(sp)
    b3c4:	d8000e15 	stw	zero,56(sp)
    b3c8:	213fffc4 	addi	r4,r4,-1
    b3cc:	d9000515 	stw	r4,20(sp)
    b3d0:	b42dc83a 	sub	r22,r22,r16
    b3d4:	b5bfffc4 	addi	r22,r22,-1
    b3d8:	b0026f16 	blt	r22,zero,bd98 <_dtoa_r+0xc78>
    b3dc:	d8000815 	stw	zero,32(sp)
    b3e0:	d9c00517 	ldw	r7,20(sp)
    b3e4:	38026416 	blt	r7,zero,bd78 <_dtoa_r+0xc58>
    b3e8:	b1ed883a 	add	r22,r22,r7
    b3ec:	d9c00d15 	stw	r7,52(sp)
    b3f0:	d8000a15 	stw	zero,40(sp)
    b3f4:	d9800317 	ldw	r6,12(sp)
    b3f8:	00800244 	movi	r2,9
    b3fc:	11811436 	bltu	r2,r6,b850 <_dtoa_r+0x730>
    b400:	00800144 	movi	r2,5
    b404:	1184e10e 	bge	r2,r6,c78c <_dtoa_r+0x166c>
    b408:	31bfff04 	addi	r6,r6,-4
    b40c:	d9800315 	stw	r6,12(sp)
    b410:	0023883a 	mov	r17,zero
    b414:	d9800317 	ldw	r6,12(sp)
    b418:	008000c4 	movi	r2,3
    b41c:	30836726 	beq	r6,r2,c1bc <_dtoa_r+0x109c>
    b420:	1183410e 	bge	r2,r6,c128 <_dtoa_r+0x1008>
    b424:	d9c00317 	ldw	r7,12(sp)
    b428:	00800104 	movi	r2,4
    b42c:	38827c26 	beq	r7,r2,be20 <_dtoa_r+0xd00>
    b430:	00800144 	movi	r2,5
    b434:	3884c41e 	bne	r7,r2,c748 <_dtoa_r+0x1628>
    b438:	00800044 	movi	r2,1
    b43c:	d8800b15 	stw	r2,44(sp)
    b440:	d8c00517 	ldw	r3,20(sp)
    b444:	d9002217 	ldw	r4,136(sp)
    b448:	1907883a 	add	r3,r3,r4
    b44c:	19800044 	addi	r6,r3,1
    b450:	d8c00c15 	stw	r3,48(sp)
    b454:	d9800615 	stw	r6,24(sp)
    b458:	0183a40e 	bge	zero,r6,c2ec <_dtoa_r+0x11cc>
    b45c:	d9800617 	ldw	r6,24(sp)
    b460:	3021883a 	mov	r16,r6
    b464:	e0001115 	stw	zero,68(fp)
    b468:	008005c4 	movi	r2,23
    b46c:	1184c92e 	bgeu	r2,r6,c794 <_dtoa_r+0x1674>
    b470:	00c00044 	movi	r3,1
    b474:	00800104 	movi	r2,4
    b478:	1085883a 	add	r2,r2,r2
    b47c:	11000504 	addi	r4,r2,20
    b480:	180b883a 	mov	r5,r3
    b484:	18c00044 	addi	r3,r3,1
    b488:	313ffb2e 	bgeu	r6,r4,b478 <__alt_data_end+0xf000b478>
    b48c:	e1401115 	stw	r5,68(fp)
    b490:	e009883a 	mov	r4,fp
    b494:	000e54c0 	call	e54c <_Balloc>
    b498:	d8800715 	stw	r2,28(sp)
    b49c:	e0801015 	stw	r2,64(fp)
    b4a0:	00800384 	movi	r2,14
    b4a4:	1400f736 	bltu	r2,r16,b884 <_dtoa_r+0x764>
    b4a8:	8800f626 	beq	r17,zero,b884 <_dtoa_r+0x764>
    b4ac:	d9c00517 	ldw	r7,20(sp)
    b4b0:	01c39a0e 	bge	zero,r7,c31c <_dtoa_r+0x11fc>
    b4b4:	388003cc 	andi	r2,r7,15
    b4b8:	100490fa 	slli	r2,r2,3
    b4bc:	382bd13a 	srai	r21,r7,4
    b4c0:	00c20034 	movhi	r3,2048
    b4c4:	18c0d504 	addi	r3,r3,852
    b4c8:	1885883a 	add	r2,r3,r2
    b4cc:	a8c0040c 	andi	r3,r21,16
    b4d0:	12400017 	ldw	r9,0(r2)
    b4d4:	12000117 	ldw	r8,4(r2)
    b4d8:	18037926 	beq	r3,zero,c2c0 <_dtoa_r+0x11a0>
    b4dc:	00820034 	movhi	r2,2048
    b4e0:	1080cb04 	addi	r2,r2,812
    b4e4:	11800817 	ldw	r6,32(r2)
    b4e8:	11c00917 	ldw	r7,36(r2)
    b4ec:	9009883a 	mov	r4,r18
    b4f0:	980b883a 	mov	r5,r19
    b4f4:	da001715 	stw	r8,92(sp)
    b4f8:	da401615 	stw	r9,88(sp)
    b4fc:	00068ec0 	call	68ec <__divdf3>
    b500:	da001717 	ldw	r8,92(sp)
    b504:	da401617 	ldw	r9,88(sp)
    b508:	ad4003cc 	andi	r21,r21,15
    b50c:	040000c4 	movi	r16,3
    b510:	1023883a 	mov	r17,r2
    b514:	1829883a 	mov	r20,r3
    b518:	a8001126 	beq	r21,zero,b560 <_dtoa_r+0x440>
    b51c:	05c20034 	movhi	r23,2048
    b520:	bdc0cb04 	addi	r23,r23,812
    b524:	4805883a 	mov	r2,r9
    b528:	4007883a 	mov	r3,r8
    b52c:	a980004c 	andi	r6,r21,1
    b530:	1009883a 	mov	r4,r2
    b534:	a82bd07a 	srai	r21,r21,1
    b538:	180b883a 	mov	r5,r3
    b53c:	30000426 	beq	r6,zero,b550 <_dtoa_r+0x430>
    b540:	b9800017 	ldw	r6,0(r23)
    b544:	b9c00117 	ldw	r7,4(r23)
    b548:	84000044 	addi	r16,r16,1
    b54c:	00072b00 	call	72b0 <__muldf3>
    b550:	bdc00204 	addi	r23,r23,8
    b554:	a83ff51e 	bne	r21,zero,b52c <__alt_data_end+0xf000b52c>
    b558:	1013883a 	mov	r9,r2
    b55c:	1811883a 	mov	r8,r3
    b560:	480d883a 	mov	r6,r9
    b564:	400f883a 	mov	r7,r8
    b568:	8809883a 	mov	r4,r17
    b56c:	a00b883a 	mov	r5,r20
    b570:	00068ec0 	call	68ec <__divdf3>
    b574:	d8800f15 	stw	r2,60(sp)
    b578:	d8c01015 	stw	r3,64(sp)
    b57c:	d8c00e17 	ldw	r3,56(sp)
    b580:	18000626 	beq	r3,zero,b59c <_dtoa_r+0x47c>
    b584:	d9000f17 	ldw	r4,60(sp)
    b588:	d9401017 	ldw	r5,64(sp)
    b58c:	000d883a 	mov	r6,zero
    b590:	01cffc34 	movhi	r7,16368
    b594:	00128400 	call	12840 <__ledf2>
    b598:	10040b16 	blt	r2,zero,c5c8 <_dtoa_r+0x14a8>
    b59c:	8009883a 	mov	r4,r16
    b5a0:	00083440 	call	8344 <__floatsidf>
    b5a4:	d9800f17 	ldw	r6,60(sp)
    b5a8:	d9c01017 	ldw	r7,64(sp)
    b5ac:	1009883a 	mov	r4,r2
    b5b0:	180b883a 	mov	r5,r3
    b5b4:	00072b00 	call	72b0 <__muldf3>
    b5b8:	000d883a 	mov	r6,zero
    b5bc:	01d00734 	movhi	r7,16412
    b5c0:	1009883a 	mov	r4,r2
    b5c4:	180b883a 	mov	r5,r3
    b5c8:	00060400 	call	6040 <__adddf3>
    b5cc:	1021883a 	mov	r16,r2
    b5d0:	d8800617 	ldw	r2,24(sp)
    b5d4:	047f3034 	movhi	r17,64704
    b5d8:	1c63883a 	add	r17,r3,r17
    b5dc:	10031826 	beq	r2,zero,c240 <_dtoa_r+0x1120>
    b5e0:	d8c00517 	ldw	r3,20(sp)
    b5e4:	db000617 	ldw	r12,24(sp)
    b5e8:	d8c01315 	stw	r3,76(sp)
    b5ec:	d9000b17 	ldw	r4,44(sp)
    b5f0:	20038f26 	beq	r4,zero,c430 <_dtoa_r+0x1310>
    b5f4:	60bfffc4 	addi	r2,r12,-1
    b5f8:	100490fa 	slli	r2,r2,3
    b5fc:	00c20034 	movhi	r3,2048
    b600:	18c0d504 	addi	r3,r3,852
    b604:	1885883a 	add	r2,r3,r2
    b608:	11800017 	ldw	r6,0(r2)
    b60c:	11c00117 	ldw	r7,4(r2)
    b610:	d8800717 	ldw	r2,28(sp)
    b614:	0009883a 	mov	r4,zero
    b618:	014ff834 	movhi	r5,16352
    b61c:	db001615 	stw	r12,88(sp)
    b620:	15c00044 	addi	r23,r2,1
    b624:	00068ec0 	call	68ec <__divdf3>
    b628:	800d883a 	mov	r6,r16
    b62c:	880f883a 	mov	r7,r17
    b630:	1009883a 	mov	r4,r2
    b634:	180b883a 	mov	r5,r3
    b638:	00079c80 	call	79c8 <__subdf3>
    b63c:	d9401017 	ldw	r5,64(sp)
    b640:	d9000f17 	ldw	r4,60(sp)
    b644:	102b883a 	mov	r21,r2
    b648:	d8c01215 	stw	r3,72(sp)
    b64c:	00082c40 	call	82c4 <__fixdfsi>
    b650:	1009883a 	mov	r4,r2
    b654:	1029883a 	mov	r20,r2
    b658:	00083440 	call	8344 <__floatsidf>
    b65c:	d9000f17 	ldw	r4,60(sp)
    b660:	d9401017 	ldw	r5,64(sp)
    b664:	100d883a 	mov	r6,r2
    b668:	180f883a 	mov	r7,r3
    b66c:	00079c80 	call	79c8 <__subdf3>
    b670:	1823883a 	mov	r17,r3
    b674:	d8c00717 	ldw	r3,28(sp)
    b678:	d9401217 	ldw	r5,72(sp)
    b67c:	a2000c04 	addi	r8,r20,48
    b680:	1021883a 	mov	r16,r2
    b684:	1a000005 	stb	r8,0(r3)
    b688:	800d883a 	mov	r6,r16
    b68c:	880f883a 	mov	r7,r17
    b690:	a809883a 	mov	r4,r21
    b694:	4029883a 	mov	r20,r8
    b698:	00071d40 	call	71d4 <__gedf2>
    b69c:	00841d16 	blt	zero,r2,c714 <_dtoa_r+0x15f4>
    b6a0:	800d883a 	mov	r6,r16
    b6a4:	880f883a 	mov	r7,r17
    b6a8:	0009883a 	mov	r4,zero
    b6ac:	014ffc34 	movhi	r5,16368
    b6b0:	00079c80 	call	79c8 <__subdf3>
    b6b4:	d9401217 	ldw	r5,72(sp)
    b6b8:	100d883a 	mov	r6,r2
    b6bc:	180f883a 	mov	r7,r3
    b6c0:	a809883a 	mov	r4,r21
    b6c4:	00071d40 	call	71d4 <__gedf2>
    b6c8:	db001617 	ldw	r12,88(sp)
    b6cc:	00840e16 	blt	zero,r2,c708 <_dtoa_r+0x15e8>
    b6d0:	00800044 	movi	r2,1
    b6d4:	13006b0e 	bge	r2,r12,b884 <_dtoa_r+0x764>
    b6d8:	d9000717 	ldw	r4,28(sp)
    b6dc:	dd800f15 	stw	r22,60(sp)
    b6e0:	dcc01015 	stw	r19,64(sp)
    b6e4:	2319883a 	add	r12,r4,r12
    b6e8:	dcc01217 	ldw	r19,72(sp)
    b6ec:	602d883a 	mov	r22,r12
    b6f0:	dc801215 	stw	r18,72(sp)
    b6f4:	b825883a 	mov	r18,r23
    b6f8:	00000906 	br	b720 <_dtoa_r+0x600>
    b6fc:	00079c80 	call	79c8 <__subdf3>
    b700:	a80d883a 	mov	r6,r21
    b704:	980f883a 	mov	r7,r19
    b708:	1009883a 	mov	r4,r2
    b70c:	180b883a 	mov	r5,r3
    b710:	00128400 	call	12840 <__ledf2>
    b714:	1003e816 	blt	r2,zero,c6b8 <_dtoa_r+0x1598>
    b718:	b825883a 	mov	r18,r23
    b71c:	bd83e926 	beq	r23,r22,c6c4 <_dtoa_r+0x15a4>
    b720:	a809883a 	mov	r4,r21
    b724:	980b883a 	mov	r5,r19
    b728:	000d883a 	mov	r6,zero
    b72c:	01d00934 	movhi	r7,16420
    b730:	00072b00 	call	72b0 <__muldf3>
    b734:	000d883a 	mov	r6,zero
    b738:	01d00934 	movhi	r7,16420
    b73c:	8009883a 	mov	r4,r16
    b740:	880b883a 	mov	r5,r17
    b744:	102b883a 	mov	r21,r2
    b748:	1827883a 	mov	r19,r3
    b74c:	00072b00 	call	72b0 <__muldf3>
    b750:	180b883a 	mov	r5,r3
    b754:	1009883a 	mov	r4,r2
    b758:	1821883a 	mov	r16,r3
    b75c:	1023883a 	mov	r17,r2
    b760:	00082c40 	call	82c4 <__fixdfsi>
    b764:	1009883a 	mov	r4,r2
    b768:	1029883a 	mov	r20,r2
    b76c:	00083440 	call	8344 <__floatsidf>
    b770:	8809883a 	mov	r4,r17
    b774:	800b883a 	mov	r5,r16
    b778:	100d883a 	mov	r6,r2
    b77c:	180f883a 	mov	r7,r3
    b780:	00079c80 	call	79c8 <__subdf3>
    b784:	a5000c04 	addi	r20,r20,48
    b788:	a80d883a 	mov	r6,r21
    b78c:	980f883a 	mov	r7,r19
    b790:	1009883a 	mov	r4,r2
    b794:	180b883a 	mov	r5,r3
    b798:	95000005 	stb	r20,0(r18)
    b79c:	1021883a 	mov	r16,r2
    b7a0:	1823883a 	mov	r17,r3
    b7a4:	00128400 	call	12840 <__ledf2>
    b7a8:	bdc00044 	addi	r23,r23,1
    b7ac:	800d883a 	mov	r6,r16
    b7b0:	880f883a 	mov	r7,r17
    b7b4:	0009883a 	mov	r4,zero
    b7b8:	014ffc34 	movhi	r5,16368
    b7bc:	103fcf0e 	bge	r2,zero,b6fc <__alt_data_end+0xf000b6fc>
    b7c0:	d8c01317 	ldw	r3,76(sp)
    b7c4:	d8c00515 	stw	r3,20(sp)
    b7c8:	d9400917 	ldw	r5,36(sp)
    b7cc:	e009883a 	mov	r4,fp
    b7d0:	000e5f40 	call	e5f4 <_Bfree>
    b7d4:	d9000517 	ldw	r4,20(sp)
    b7d8:	d9802317 	ldw	r6,140(sp)
    b7dc:	d9c02517 	ldw	r7,148(sp)
    b7e0:	b8000005 	stb	zero,0(r23)
    b7e4:	20800044 	addi	r2,r4,1
    b7e8:	30800015 	stw	r2,0(r6)
    b7ec:	3802aa26 	beq	r7,zero,c298 <_dtoa_r+0x1178>
    b7f0:	3dc00015 	stw	r23,0(r7)
    b7f4:	d8800717 	ldw	r2,28(sp)
    b7f8:	003e7906 	br	b1e0 <__alt_data_end+0xf000b1e0>
    b7fc:	00800434 	movhi	r2,16
    b800:	10bfffc4 	addi	r2,r2,-1
    b804:	88a2703a 	and	r17,r17,r2
    b808:	883e851e 	bne	r17,zero,b220 <__alt_data_end+0xf000b220>
    b80c:	00820034 	movhi	r2,2048
    b810:	1080b604 	addi	r2,r2,728
    b814:	003e8406 	br	b228 <__alt_data_end+0xf000b228>
    b818:	10c00204 	addi	r3,r2,8
    b81c:	003e8706 	br	b23c <__alt_data_end+0xf000b23c>
    b820:	01400434 	movhi	r5,16
    b824:	297fffc4 	addi	r5,r5,-1
    b828:	994a703a 	and	r5,r19,r5
    b82c:	9009883a 	mov	r4,r18
    b830:	843f0044 	addi	r16,r16,-1023
    b834:	294ffc34 	orhi	r5,r5,16368
    b838:	dd800217 	ldw	r22,8(sp)
    b83c:	d8001115 	stw	zero,68(sp)
    b840:	003ea506 	br	b2d8 <__alt_data_end+0xf000b2d8>
    b844:	00820034 	movhi	r2,2048
    b848:	1080ad04 	addi	r2,r2,692
    b84c:	003e6406 	br	b1e0 <__alt_data_end+0xf000b1e0>
    b850:	e0001115 	stw	zero,68(fp)
    b854:	000b883a 	mov	r5,zero
    b858:	e009883a 	mov	r4,fp
    b85c:	000e54c0 	call	e54c <_Balloc>
    b860:	01bfffc4 	movi	r6,-1
    b864:	01c00044 	movi	r7,1
    b868:	d8800715 	stw	r2,28(sp)
    b86c:	d9800c15 	stw	r6,48(sp)
    b870:	e0801015 	stw	r2,64(fp)
    b874:	d8000315 	stw	zero,12(sp)
    b878:	d9c00b15 	stw	r7,44(sp)
    b87c:	d9800615 	stw	r6,24(sp)
    b880:	d8002215 	stw	zero,136(sp)
    b884:	d8800117 	ldw	r2,4(sp)
    b888:	10008916 	blt	r2,zero,bab0 <_dtoa_r+0x990>
    b88c:	d9000517 	ldw	r4,20(sp)
    b890:	00c00384 	movi	r3,14
    b894:	19008616 	blt	r3,r4,bab0 <_dtoa_r+0x990>
    b898:	200490fa 	slli	r2,r4,3
    b89c:	00c20034 	movhi	r3,2048
    b8a0:	d9802217 	ldw	r6,136(sp)
    b8a4:	18c0d504 	addi	r3,r3,852
    b8a8:	1885883a 	add	r2,r3,r2
    b8ac:	14000017 	ldw	r16,0(r2)
    b8b0:	14400117 	ldw	r17,4(r2)
    b8b4:	30016316 	blt	r6,zero,be44 <_dtoa_r+0xd24>
    b8b8:	800d883a 	mov	r6,r16
    b8bc:	880f883a 	mov	r7,r17
    b8c0:	9009883a 	mov	r4,r18
    b8c4:	980b883a 	mov	r5,r19
    b8c8:	00068ec0 	call	68ec <__divdf3>
    b8cc:	180b883a 	mov	r5,r3
    b8d0:	1009883a 	mov	r4,r2
    b8d4:	00082c40 	call	82c4 <__fixdfsi>
    b8d8:	1009883a 	mov	r4,r2
    b8dc:	102b883a 	mov	r21,r2
    b8e0:	00083440 	call	8344 <__floatsidf>
    b8e4:	800d883a 	mov	r6,r16
    b8e8:	880f883a 	mov	r7,r17
    b8ec:	1009883a 	mov	r4,r2
    b8f0:	180b883a 	mov	r5,r3
    b8f4:	00072b00 	call	72b0 <__muldf3>
    b8f8:	100d883a 	mov	r6,r2
    b8fc:	180f883a 	mov	r7,r3
    b900:	9009883a 	mov	r4,r18
    b904:	980b883a 	mov	r5,r19
    b908:	00079c80 	call	79c8 <__subdf3>
    b90c:	d9c00717 	ldw	r7,28(sp)
    b910:	1009883a 	mov	r4,r2
    b914:	a8800c04 	addi	r2,r21,48
    b918:	38800005 	stb	r2,0(r7)
    b91c:	3dc00044 	addi	r23,r7,1
    b920:	d9c00617 	ldw	r7,24(sp)
    b924:	01800044 	movi	r6,1
    b928:	180b883a 	mov	r5,r3
    b92c:	2005883a 	mov	r2,r4
    b930:	39803826 	beq	r7,r6,ba14 <_dtoa_r+0x8f4>
    b934:	000d883a 	mov	r6,zero
    b938:	01d00934 	movhi	r7,16420
    b93c:	00072b00 	call	72b0 <__muldf3>
    b940:	000d883a 	mov	r6,zero
    b944:	000f883a 	mov	r7,zero
    b948:	1009883a 	mov	r4,r2
    b94c:	180b883a 	mov	r5,r3
    b950:	1025883a 	mov	r18,r2
    b954:	1827883a 	mov	r19,r3
    b958:	00127b80 	call	127b8 <__eqdf2>
    b95c:	103f9a26 	beq	r2,zero,b7c8 <__alt_data_end+0xf000b7c8>
    b960:	d9c00617 	ldw	r7,24(sp)
    b964:	d8c00717 	ldw	r3,28(sp)
    b968:	b829883a 	mov	r20,r23
    b96c:	38bfffc4 	addi	r2,r7,-1
    b970:	18ad883a 	add	r22,r3,r2
    b974:	00000a06 	br	b9a0 <_dtoa_r+0x880>
    b978:	00072b00 	call	72b0 <__muldf3>
    b97c:	000d883a 	mov	r6,zero
    b980:	000f883a 	mov	r7,zero
    b984:	1009883a 	mov	r4,r2
    b988:	180b883a 	mov	r5,r3
    b98c:	1025883a 	mov	r18,r2
    b990:	1827883a 	mov	r19,r3
    b994:	b829883a 	mov	r20,r23
    b998:	00127b80 	call	127b8 <__eqdf2>
    b99c:	103f8a26 	beq	r2,zero,b7c8 <__alt_data_end+0xf000b7c8>
    b9a0:	800d883a 	mov	r6,r16
    b9a4:	880f883a 	mov	r7,r17
    b9a8:	9009883a 	mov	r4,r18
    b9ac:	980b883a 	mov	r5,r19
    b9b0:	00068ec0 	call	68ec <__divdf3>
    b9b4:	180b883a 	mov	r5,r3
    b9b8:	1009883a 	mov	r4,r2
    b9bc:	00082c40 	call	82c4 <__fixdfsi>
    b9c0:	1009883a 	mov	r4,r2
    b9c4:	102b883a 	mov	r21,r2
    b9c8:	00083440 	call	8344 <__floatsidf>
    b9cc:	800d883a 	mov	r6,r16
    b9d0:	880f883a 	mov	r7,r17
    b9d4:	1009883a 	mov	r4,r2
    b9d8:	180b883a 	mov	r5,r3
    b9dc:	00072b00 	call	72b0 <__muldf3>
    b9e0:	100d883a 	mov	r6,r2
    b9e4:	180f883a 	mov	r7,r3
    b9e8:	9009883a 	mov	r4,r18
    b9ec:	980b883a 	mov	r5,r19
    b9f0:	00079c80 	call	79c8 <__subdf3>
    b9f4:	aa000c04 	addi	r8,r21,48
    b9f8:	a2000005 	stb	r8,0(r20)
    b9fc:	000d883a 	mov	r6,zero
    ba00:	01d00934 	movhi	r7,16420
    ba04:	1009883a 	mov	r4,r2
    ba08:	180b883a 	mov	r5,r3
    ba0c:	a5c00044 	addi	r23,r20,1
    ba10:	b53fd91e 	bne	r22,r20,b978 <__alt_data_end+0xf000b978>
    ba14:	100d883a 	mov	r6,r2
    ba18:	180f883a 	mov	r7,r3
    ba1c:	1009883a 	mov	r4,r2
    ba20:	180b883a 	mov	r5,r3
    ba24:	00060400 	call	6040 <__adddf3>
    ba28:	100d883a 	mov	r6,r2
    ba2c:	180f883a 	mov	r7,r3
    ba30:	8009883a 	mov	r4,r16
    ba34:	880b883a 	mov	r5,r17
    ba38:	1027883a 	mov	r19,r2
    ba3c:	1825883a 	mov	r18,r3
    ba40:	00128400 	call	12840 <__ledf2>
    ba44:	10000816 	blt	r2,zero,ba68 <_dtoa_r+0x948>
    ba48:	980d883a 	mov	r6,r19
    ba4c:	900f883a 	mov	r7,r18
    ba50:	8009883a 	mov	r4,r16
    ba54:	880b883a 	mov	r5,r17
    ba58:	00127b80 	call	127b8 <__eqdf2>
    ba5c:	103f5a1e 	bne	r2,zero,b7c8 <__alt_data_end+0xf000b7c8>
    ba60:	ad40004c 	andi	r21,r21,1
    ba64:	a83f5826 	beq	r21,zero,b7c8 <__alt_data_end+0xf000b7c8>
    ba68:	bd3fffc3 	ldbu	r20,-1(r23)
    ba6c:	b8bfffc4 	addi	r2,r23,-1
    ba70:	1007883a 	mov	r3,r2
    ba74:	01400e44 	movi	r5,57
    ba78:	d9800717 	ldw	r6,28(sp)
    ba7c:	00000506 	br	ba94 <_dtoa_r+0x974>
    ba80:	18ffffc4 	addi	r3,r3,-1
    ba84:	11824726 	beq	r2,r6,c3a4 <_dtoa_r+0x1284>
    ba88:	1d000003 	ldbu	r20,0(r3)
    ba8c:	102f883a 	mov	r23,r2
    ba90:	10bfffc4 	addi	r2,r2,-1
    ba94:	a1003fcc 	andi	r4,r20,255
    ba98:	2100201c 	xori	r4,r4,128
    ba9c:	213fe004 	addi	r4,r4,-128
    baa0:	217ff726 	beq	r4,r5,ba80 <__alt_data_end+0xf000ba80>
    baa4:	a2000044 	addi	r8,r20,1
    baa8:	12000005 	stb	r8,0(r2)
    baac:	003f4606 	br	b7c8 <__alt_data_end+0xf000b7c8>
    bab0:	d9000b17 	ldw	r4,44(sp)
    bab4:	2000c826 	beq	r4,zero,bdd8 <_dtoa_r+0xcb8>
    bab8:	d9800317 	ldw	r6,12(sp)
    babc:	00c00044 	movi	r3,1
    bac0:	1980f90e 	bge	r3,r6,bea8 <_dtoa_r+0xd88>
    bac4:	d8800617 	ldw	r2,24(sp)
    bac8:	d8c00a17 	ldw	r3,40(sp)
    bacc:	157fffc4 	addi	r21,r2,-1
    bad0:	1d41f316 	blt	r3,r21,c2a0 <_dtoa_r+0x1180>
    bad4:	1d6bc83a 	sub	r21,r3,r21
    bad8:	d9c00617 	ldw	r7,24(sp)
    badc:	3802aa16 	blt	r7,zero,c588 <_dtoa_r+0x1468>
    bae0:	dd000817 	ldw	r20,32(sp)
    bae4:	d8800617 	ldw	r2,24(sp)
    bae8:	d8c00817 	ldw	r3,32(sp)
    baec:	01400044 	movi	r5,1
    baf0:	e009883a 	mov	r4,fp
    baf4:	1887883a 	add	r3,r3,r2
    baf8:	d8c00815 	stw	r3,32(sp)
    bafc:	b0ad883a 	add	r22,r22,r2
    bb00:	000e9580 	call	e958 <__i2b>
    bb04:	1023883a 	mov	r17,r2
    bb08:	a0000826 	beq	r20,zero,bb2c <_dtoa_r+0xa0c>
    bb0c:	0580070e 	bge	zero,r22,bb2c <_dtoa_r+0xa0c>
    bb10:	a005883a 	mov	r2,r20
    bb14:	b500b916 	blt	r22,r20,bdfc <_dtoa_r+0xcdc>
    bb18:	d9000817 	ldw	r4,32(sp)
    bb1c:	a0a9c83a 	sub	r20,r20,r2
    bb20:	b0adc83a 	sub	r22,r22,r2
    bb24:	2089c83a 	sub	r4,r4,r2
    bb28:	d9000815 	stw	r4,32(sp)
    bb2c:	d9800a17 	ldw	r6,40(sp)
    bb30:	0181810e 	bge	zero,r6,c138 <_dtoa_r+0x1018>
    bb34:	d9c00b17 	ldw	r7,44(sp)
    bb38:	3800b326 	beq	r7,zero,be08 <_dtoa_r+0xce8>
    bb3c:	a800b226 	beq	r21,zero,be08 <_dtoa_r+0xce8>
    bb40:	880b883a 	mov	r5,r17
    bb44:	a80d883a 	mov	r6,r21
    bb48:	e009883a 	mov	r4,fp
    bb4c:	000eb8c0 	call	eb8c <__pow5mult>
    bb50:	d9800917 	ldw	r6,36(sp)
    bb54:	100b883a 	mov	r5,r2
    bb58:	e009883a 	mov	r4,fp
    bb5c:	1023883a 	mov	r17,r2
    bb60:	000e9940 	call	e994 <__multiply>
    bb64:	1021883a 	mov	r16,r2
    bb68:	d8800a17 	ldw	r2,40(sp)
    bb6c:	d9400917 	ldw	r5,36(sp)
    bb70:	e009883a 	mov	r4,fp
    bb74:	1545c83a 	sub	r2,r2,r21
    bb78:	d8800a15 	stw	r2,40(sp)
    bb7c:	000e5f40 	call	e5f4 <_Bfree>
    bb80:	d8c00a17 	ldw	r3,40(sp)
    bb84:	18009f1e 	bne	r3,zero,be04 <_dtoa_r+0xce4>
    bb88:	05c00044 	movi	r23,1
    bb8c:	e009883a 	mov	r4,fp
    bb90:	b80b883a 	mov	r5,r23
    bb94:	000e9580 	call	e958 <__i2b>
    bb98:	d9000d17 	ldw	r4,52(sp)
    bb9c:	102b883a 	mov	r21,r2
    bba0:	2000ce26 	beq	r4,zero,bedc <_dtoa_r+0xdbc>
    bba4:	200d883a 	mov	r6,r4
    bba8:	100b883a 	mov	r5,r2
    bbac:	e009883a 	mov	r4,fp
    bbb0:	000eb8c0 	call	eb8c <__pow5mult>
    bbb4:	d9800317 	ldw	r6,12(sp)
    bbb8:	102b883a 	mov	r21,r2
    bbbc:	b981810e 	bge	r23,r6,c1c4 <_dtoa_r+0x10a4>
    bbc0:	0027883a 	mov	r19,zero
    bbc4:	a8800417 	ldw	r2,16(r21)
    bbc8:	05c00804 	movi	r23,32
    bbcc:	10800104 	addi	r2,r2,4
    bbd0:	1085883a 	add	r2,r2,r2
    bbd4:	1085883a 	add	r2,r2,r2
    bbd8:	a885883a 	add	r2,r21,r2
    bbdc:	11000017 	ldw	r4,0(r2)
    bbe0:	000e8400 	call	e840 <__hi0bits>
    bbe4:	b885c83a 	sub	r2,r23,r2
    bbe8:	1585883a 	add	r2,r2,r22
    bbec:	108007cc 	andi	r2,r2,31
    bbf0:	1000b326 	beq	r2,zero,bec0 <_dtoa_r+0xda0>
    bbf4:	00c00804 	movi	r3,32
    bbf8:	1887c83a 	sub	r3,r3,r2
    bbfc:	01000104 	movi	r4,4
    bc00:	20c2cd0e 	bge	r4,r3,c738 <_dtoa_r+0x1618>
    bc04:	00c00704 	movi	r3,28
    bc08:	1885c83a 	sub	r2,r3,r2
    bc0c:	d8c00817 	ldw	r3,32(sp)
    bc10:	a0a9883a 	add	r20,r20,r2
    bc14:	b0ad883a 	add	r22,r22,r2
    bc18:	1887883a 	add	r3,r3,r2
    bc1c:	d8c00815 	stw	r3,32(sp)
    bc20:	d9800817 	ldw	r6,32(sp)
    bc24:	0180040e 	bge	zero,r6,bc38 <_dtoa_r+0xb18>
    bc28:	800b883a 	mov	r5,r16
    bc2c:	e009883a 	mov	r4,fp
    bc30:	000eccc0 	call	eccc <__lshift>
    bc34:	1021883a 	mov	r16,r2
    bc38:	0580050e 	bge	zero,r22,bc50 <_dtoa_r+0xb30>
    bc3c:	a80b883a 	mov	r5,r21
    bc40:	b00d883a 	mov	r6,r22
    bc44:	e009883a 	mov	r4,fp
    bc48:	000eccc0 	call	eccc <__lshift>
    bc4c:	102b883a 	mov	r21,r2
    bc50:	d9c00e17 	ldw	r7,56(sp)
    bc54:	3801211e 	bne	r7,zero,c0dc <_dtoa_r+0xfbc>
    bc58:	d9800617 	ldw	r6,24(sp)
    bc5c:	0181380e 	bge	zero,r6,c140 <_dtoa_r+0x1020>
    bc60:	d8c00b17 	ldw	r3,44(sp)
    bc64:	1800ab1e 	bne	r3,zero,bf14 <_dtoa_r+0xdf4>
    bc68:	dc800717 	ldw	r18,28(sp)
    bc6c:	dcc00617 	ldw	r19,24(sp)
    bc70:	9029883a 	mov	r20,r18
    bc74:	00000206 	br	bc80 <_dtoa_r+0xb60>
    bc78:	000e61c0 	call	e61c <__multadd>
    bc7c:	1021883a 	mov	r16,r2
    bc80:	a80b883a 	mov	r5,r21
    bc84:	8009883a 	mov	r4,r16
    bc88:	000af200 	call	af20 <quorem>
    bc8c:	10800c04 	addi	r2,r2,48
    bc90:	90800005 	stb	r2,0(r18)
    bc94:	94800044 	addi	r18,r18,1
    bc98:	9507c83a 	sub	r3,r18,r20
    bc9c:	000f883a 	mov	r7,zero
    bca0:	01800284 	movi	r6,10
    bca4:	800b883a 	mov	r5,r16
    bca8:	e009883a 	mov	r4,fp
    bcac:	1cfff216 	blt	r3,r19,bc78 <__alt_data_end+0xf000bc78>
    bcb0:	1011883a 	mov	r8,r2
    bcb4:	d8800617 	ldw	r2,24(sp)
    bcb8:	0082370e 	bge	zero,r2,c598 <_dtoa_r+0x1478>
    bcbc:	d9000717 	ldw	r4,28(sp)
    bcc0:	0025883a 	mov	r18,zero
    bcc4:	20af883a 	add	r23,r4,r2
    bcc8:	01800044 	movi	r6,1
    bccc:	800b883a 	mov	r5,r16
    bcd0:	e009883a 	mov	r4,fp
    bcd4:	da001715 	stw	r8,92(sp)
    bcd8:	000eccc0 	call	eccc <__lshift>
    bcdc:	a80b883a 	mov	r5,r21
    bce0:	1009883a 	mov	r4,r2
    bce4:	d8800915 	stw	r2,36(sp)
    bce8:	000ee140 	call	ee14 <__mcmp>
    bcec:	da001717 	ldw	r8,92(sp)
    bcf0:	0081800e 	bge	zero,r2,c2f4 <_dtoa_r+0x11d4>
    bcf4:	b93fffc3 	ldbu	r4,-1(r23)
    bcf8:	b8bfffc4 	addi	r2,r23,-1
    bcfc:	1007883a 	mov	r3,r2
    bd00:	01800e44 	movi	r6,57
    bd04:	d9c00717 	ldw	r7,28(sp)
    bd08:	00000506 	br	bd20 <_dtoa_r+0xc00>
    bd0c:	18ffffc4 	addi	r3,r3,-1
    bd10:	11c12326 	beq	r2,r7,c1a0 <_dtoa_r+0x1080>
    bd14:	19000003 	ldbu	r4,0(r3)
    bd18:	102f883a 	mov	r23,r2
    bd1c:	10bfffc4 	addi	r2,r2,-1
    bd20:	21403fcc 	andi	r5,r4,255
    bd24:	2940201c 	xori	r5,r5,128
    bd28:	297fe004 	addi	r5,r5,-128
    bd2c:	29bff726 	beq	r5,r6,bd0c <__alt_data_end+0xf000bd0c>
    bd30:	21000044 	addi	r4,r4,1
    bd34:	11000005 	stb	r4,0(r2)
    bd38:	a80b883a 	mov	r5,r21
    bd3c:	e009883a 	mov	r4,fp
    bd40:	000e5f40 	call	e5f4 <_Bfree>
    bd44:	883ea026 	beq	r17,zero,b7c8 <__alt_data_end+0xf000b7c8>
    bd48:	90000426 	beq	r18,zero,bd5c <_dtoa_r+0xc3c>
    bd4c:	94400326 	beq	r18,r17,bd5c <_dtoa_r+0xc3c>
    bd50:	900b883a 	mov	r5,r18
    bd54:	e009883a 	mov	r4,fp
    bd58:	000e5f40 	call	e5f4 <_Bfree>
    bd5c:	880b883a 	mov	r5,r17
    bd60:	e009883a 	mov	r4,fp
    bd64:	000e5f40 	call	e5f4 <_Bfree>
    bd68:	003e9706 	br	b7c8 <__alt_data_end+0xf000b7c8>
    bd6c:	01800044 	movi	r6,1
    bd70:	d9800e15 	stw	r6,56(sp)
    bd74:	003d9606 	br	b3d0 <__alt_data_end+0xf000b3d0>
    bd78:	d8800817 	ldw	r2,32(sp)
    bd7c:	d8c00517 	ldw	r3,20(sp)
    bd80:	d8000d15 	stw	zero,52(sp)
    bd84:	10c5c83a 	sub	r2,r2,r3
    bd88:	00c9c83a 	sub	r4,zero,r3
    bd8c:	d8800815 	stw	r2,32(sp)
    bd90:	d9000a15 	stw	r4,40(sp)
    bd94:	003d9706 	br	b3f4 <__alt_data_end+0xf000b3f4>
    bd98:	05adc83a 	sub	r22,zero,r22
    bd9c:	dd800815 	stw	r22,32(sp)
    bda0:	002d883a 	mov	r22,zero
    bda4:	003d8e06 	br	b3e0 <__alt_data_end+0xf000b3e0>
    bda8:	d9000517 	ldw	r4,20(sp)
    bdac:	00083440 	call	8344 <__floatsidf>
    bdb0:	100d883a 	mov	r6,r2
    bdb4:	180f883a 	mov	r7,r3
    bdb8:	a009883a 	mov	r4,r20
    bdbc:	880b883a 	mov	r5,r17
    bdc0:	00127b80 	call	127b8 <__eqdf2>
    bdc4:	103d7126 	beq	r2,zero,b38c <__alt_data_end+0xf000b38c>
    bdc8:	d9c00517 	ldw	r7,20(sp)
    bdcc:	39ffffc4 	addi	r7,r7,-1
    bdd0:	d9c00515 	stw	r7,20(sp)
    bdd4:	003d6d06 	br	b38c <__alt_data_end+0xf000b38c>
    bdd8:	dd400a17 	ldw	r21,40(sp)
    bddc:	dd000817 	ldw	r20,32(sp)
    bde0:	0023883a 	mov	r17,zero
    bde4:	003f4806 	br	bb08 <__alt_data_end+0xf000bb08>
    bde8:	10e3c83a 	sub	r17,r2,r3
    bdec:	9448983a 	sll	r4,r18,r17
    bdf0:	003d3206 	br	b2bc <__alt_data_end+0xf000b2bc>
    bdf4:	d8000e15 	stw	zero,56(sp)
    bdf8:	003d7506 	br	b3d0 <__alt_data_end+0xf000b3d0>
    bdfc:	b005883a 	mov	r2,r22
    be00:	003f4506 	br	bb18 <__alt_data_end+0xf000bb18>
    be04:	dc000915 	stw	r16,36(sp)
    be08:	d9800a17 	ldw	r6,40(sp)
    be0c:	d9400917 	ldw	r5,36(sp)
    be10:	e009883a 	mov	r4,fp
    be14:	000eb8c0 	call	eb8c <__pow5mult>
    be18:	1021883a 	mov	r16,r2
    be1c:	003f5a06 	br	bb88 <__alt_data_end+0xf000bb88>
    be20:	01c00044 	movi	r7,1
    be24:	d9c00b15 	stw	r7,44(sp)
    be28:	d8802217 	ldw	r2,136(sp)
    be2c:	0081280e 	bge	zero,r2,c2d0 <_dtoa_r+0x11b0>
    be30:	100d883a 	mov	r6,r2
    be34:	1021883a 	mov	r16,r2
    be38:	d8800c15 	stw	r2,48(sp)
    be3c:	d8800615 	stw	r2,24(sp)
    be40:	003d8806 	br	b464 <__alt_data_end+0xf000b464>
    be44:	d8800617 	ldw	r2,24(sp)
    be48:	00be9b16 	blt	zero,r2,b8b8 <__alt_data_end+0xf000b8b8>
    be4c:	10010f1e 	bne	r2,zero,c28c <_dtoa_r+0x116c>
    be50:	880b883a 	mov	r5,r17
    be54:	000d883a 	mov	r6,zero
    be58:	01d00534 	movhi	r7,16404
    be5c:	8009883a 	mov	r4,r16
    be60:	00072b00 	call	72b0 <__muldf3>
    be64:	900d883a 	mov	r6,r18
    be68:	980f883a 	mov	r7,r19
    be6c:	1009883a 	mov	r4,r2
    be70:	180b883a 	mov	r5,r3
    be74:	00071d40 	call	71d4 <__gedf2>
    be78:	002b883a 	mov	r21,zero
    be7c:	0023883a 	mov	r17,zero
    be80:	1000bf16 	blt	r2,zero,c180 <_dtoa_r+0x1060>
    be84:	d9802217 	ldw	r6,136(sp)
    be88:	ddc00717 	ldw	r23,28(sp)
    be8c:	018c303a 	nor	r6,zero,r6
    be90:	d9800515 	stw	r6,20(sp)
    be94:	a80b883a 	mov	r5,r21
    be98:	e009883a 	mov	r4,fp
    be9c:	000e5f40 	call	e5f4 <_Bfree>
    bea0:	883e4926 	beq	r17,zero,b7c8 <__alt_data_end+0xf000b7c8>
    bea4:	003fad06 	br	bd5c <__alt_data_end+0xf000bd5c>
    bea8:	d9c01117 	ldw	r7,68(sp)
    beac:	3801bc26 	beq	r7,zero,c5a0 <_dtoa_r+0x1480>
    beb0:	10810cc4 	addi	r2,r2,1075
    beb4:	dd400a17 	ldw	r21,40(sp)
    beb8:	dd000817 	ldw	r20,32(sp)
    bebc:	003f0a06 	br	bae8 <__alt_data_end+0xf000bae8>
    bec0:	00800704 	movi	r2,28
    bec4:	d9000817 	ldw	r4,32(sp)
    bec8:	a0a9883a 	add	r20,r20,r2
    becc:	b0ad883a 	add	r22,r22,r2
    bed0:	2089883a 	add	r4,r4,r2
    bed4:	d9000815 	stw	r4,32(sp)
    bed8:	003f5106 	br	bc20 <__alt_data_end+0xf000bc20>
    bedc:	d8c00317 	ldw	r3,12(sp)
    bee0:	b8c1fc0e 	bge	r23,r3,c6d4 <_dtoa_r+0x15b4>
    bee4:	0027883a 	mov	r19,zero
    bee8:	b805883a 	mov	r2,r23
    beec:	003f3e06 	br	bbe8 <__alt_data_end+0xf000bbe8>
    bef0:	880b883a 	mov	r5,r17
    bef4:	e009883a 	mov	r4,fp
    bef8:	000f883a 	mov	r7,zero
    befc:	01800284 	movi	r6,10
    bf00:	000e61c0 	call	e61c <__multadd>
    bf04:	d9000c17 	ldw	r4,48(sp)
    bf08:	1023883a 	mov	r17,r2
    bf0c:	0102040e 	bge	zero,r4,c720 <_dtoa_r+0x1600>
    bf10:	d9000615 	stw	r4,24(sp)
    bf14:	0500050e 	bge	zero,r20,bf2c <_dtoa_r+0xe0c>
    bf18:	880b883a 	mov	r5,r17
    bf1c:	a00d883a 	mov	r6,r20
    bf20:	e009883a 	mov	r4,fp
    bf24:	000eccc0 	call	eccc <__lshift>
    bf28:	1023883a 	mov	r17,r2
    bf2c:	9801241e 	bne	r19,zero,c3c0 <_dtoa_r+0x12a0>
    bf30:	8829883a 	mov	r20,r17
    bf34:	d9000617 	ldw	r4,24(sp)
    bf38:	dcc00717 	ldw	r19,28(sp)
    bf3c:	9480004c 	andi	r18,r18,1
    bf40:	20bfffc4 	addi	r2,r4,-1
    bf44:	9885883a 	add	r2,r19,r2
    bf48:	d8800415 	stw	r2,16(sp)
    bf4c:	dc800615 	stw	r18,24(sp)
    bf50:	a80b883a 	mov	r5,r21
    bf54:	8009883a 	mov	r4,r16
    bf58:	000af200 	call	af20 <quorem>
    bf5c:	880b883a 	mov	r5,r17
    bf60:	8009883a 	mov	r4,r16
    bf64:	102f883a 	mov	r23,r2
    bf68:	000ee140 	call	ee14 <__mcmp>
    bf6c:	a80b883a 	mov	r5,r21
    bf70:	a00d883a 	mov	r6,r20
    bf74:	e009883a 	mov	r4,fp
    bf78:	102d883a 	mov	r22,r2
    bf7c:	000ee740 	call	ee74 <__mdiff>
    bf80:	1007883a 	mov	r3,r2
    bf84:	10800317 	ldw	r2,12(r2)
    bf88:	bc800c04 	addi	r18,r23,48
    bf8c:	180b883a 	mov	r5,r3
    bf90:	10004e1e 	bne	r2,zero,c0cc <_dtoa_r+0xfac>
    bf94:	8009883a 	mov	r4,r16
    bf98:	d8c01615 	stw	r3,88(sp)
    bf9c:	000ee140 	call	ee14 <__mcmp>
    bfa0:	d8c01617 	ldw	r3,88(sp)
    bfa4:	e009883a 	mov	r4,fp
    bfa8:	d8801615 	stw	r2,88(sp)
    bfac:	180b883a 	mov	r5,r3
    bfb0:	000e5f40 	call	e5f4 <_Bfree>
    bfb4:	d8801617 	ldw	r2,88(sp)
    bfb8:	1000041e 	bne	r2,zero,bfcc <_dtoa_r+0xeac>
    bfbc:	d9800317 	ldw	r6,12(sp)
    bfc0:	3000021e 	bne	r6,zero,bfcc <_dtoa_r+0xeac>
    bfc4:	d8c00617 	ldw	r3,24(sp)
    bfc8:	18003726 	beq	r3,zero,c0a8 <_dtoa_r+0xf88>
    bfcc:	b0002016 	blt	r22,zero,c050 <_dtoa_r+0xf30>
    bfd0:	b000041e 	bne	r22,zero,bfe4 <_dtoa_r+0xec4>
    bfd4:	d9000317 	ldw	r4,12(sp)
    bfd8:	2000021e 	bne	r4,zero,bfe4 <_dtoa_r+0xec4>
    bfdc:	d8c00617 	ldw	r3,24(sp)
    bfe0:	18001b26 	beq	r3,zero,c050 <_dtoa_r+0xf30>
    bfe4:	00810716 	blt	zero,r2,c404 <_dtoa_r+0x12e4>
    bfe8:	d8c00417 	ldw	r3,16(sp)
    bfec:	9d800044 	addi	r22,r19,1
    bff0:	9c800005 	stb	r18,0(r19)
    bff4:	b02f883a 	mov	r23,r22
    bff8:	98c10626 	beq	r19,r3,c414 <_dtoa_r+0x12f4>
    bffc:	800b883a 	mov	r5,r16
    c000:	000f883a 	mov	r7,zero
    c004:	01800284 	movi	r6,10
    c008:	e009883a 	mov	r4,fp
    c00c:	000e61c0 	call	e61c <__multadd>
    c010:	1021883a 	mov	r16,r2
    c014:	000f883a 	mov	r7,zero
    c018:	01800284 	movi	r6,10
    c01c:	880b883a 	mov	r5,r17
    c020:	e009883a 	mov	r4,fp
    c024:	8d002526 	beq	r17,r20,c0bc <_dtoa_r+0xf9c>
    c028:	000e61c0 	call	e61c <__multadd>
    c02c:	a00b883a 	mov	r5,r20
    c030:	000f883a 	mov	r7,zero
    c034:	01800284 	movi	r6,10
    c038:	e009883a 	mov	r4,fp
    c03c:	1023883a 	mov	r17,r2
    c040:	000e61c0 	call	e61c <__multadd>
    c044:	1029883a 	mov	r20,r2
    c048:	b027883a 	mov	r19,r22
    c04c:	003fc006 	br	bf50 <__alt_data_end+0xf000bf50>
    c050:	9011883a 	mov	r8,r18
    c054:	00800e0e 	bge	zero,r2,c090 <_dtoa_r+0xf70>
    c058:	800b883a 	mov	r5,r16
    c05c:	01800044 	movi	r6,1
    c060:	e009883a 	mov	r4,fp
    c064:	da001715 	stw	r8,92(sp)
    c068:	000eccc0 	call	eccc <__lshift>
    c06c:	a80b883a 	mov	r5,r21
    c070:	1009883a 	mov	r4,r2
    c074:	1021883a 	mov	r16,r2
    c078:	000ee140 	call	ee14 <__mcmp>
    c07c:	da001717 	ldw	r8,92(sp)
    c080:	0081960e 	bge	zero,r2,c6dc <_dtoa_r+0x15bc>
    c084:	00800e44 	movi	r2,57
    c088:	40817026 	beq	r8,r2,c64c <_dtoa_r+0x152c>
    c08c:	ba000c44 	addi	r8,r23,49
    c090:	8825883a 	mov	r18,r17
    c094:	9dc00044 	addi	r23,r19,1
    c098:	9a000005 	stb	r8,0(r19)
    c09c:	a023883a 	mov	r17,r20
    c0a0:	dc000915 	stw	r16,36(sp)
    c0a4:	003f2406 	br	bd38 <__alt_data_end+0xf000bd38>
    c0a8:	00800e44 	movi	r2,57
    c0ac:	9011883a 	mov	r8,r18
    c0b0:	90816626 	beq	r18,r2,c64c <_dtoa_r+0x152c>
    c0b4:	05bff516 	blt	zero,r22,c08c <__alt_data_end+0xf000c08c>
    c0b8:	003ff506 	br	c090 <__alt_data_end+0xf000c090>
    c0bc:	000e61c0 	call	e61c <__multadd>
    c0c0:	1023883a 	mov	r17,r2
    c0c4:	1029883a 	mov	r20,r2
    c0c8:	003fdf06 	br	c048 <__alt_data_end+0xf000c048>
    c0cc:	e009883a 	mov	r4,fp
    c0d0:	000e5f40 	call	e5f4 <_Bfree>
    c0d4:	00800044 	movi	r2,1
    c0d8:	003fbc06 	br	bfcc <__alt_data_end+0xf000bfcc>
    c0dc:	a80b883a 	mov	r5,r21
    c0e0:	8009883a 	mov	r4,r16
    c0e4:	000ee140 	call	ee14 <__mcmp>
    c0e8:	103edb0e 	bge	r2,zero,bc58 <__alt_data_end+0xf000bc58>
    c0ec:	800b883a 	mov	r5,r16
    c0f0:	000f883a 	mov	r7,zero
    c0f4:	01800284 	movi	r6,10
    c0f8:	e009883a 	mov	r4,fp
    c0fc:	000e61c0 	call	e61c <__multadd>
    c100:	1021883a 	mov	r16,r2
    c104:	d8800517 	ldw	r2,20(sp)
    c108:	d8c00b17 	ldw	r3,44(sp)
    c10c:	10bfffc4 	addi	r2,r2,-1
    c110:	d8800515 	stw	r2,20(sp)
    c114:	183f761e 	bne	r3,zero,bef0 <__alt_data_end+0xf000bef0>
    c118:	d9000c17 	ldw	r4,48(sp)
    c11c:	0101730e 	bge	zero,r4,c6ec <_dtoa_r+0x15cc>
    c120:	d9000615 	stw	r4,24(sp)
    c124:	003ed006 	br	bc68 <__alt_data_end+0xf000bc68>
    c128:	00800084 	movi	r2,2
    c12c:	3081861e 	bne	r6,r2,c748 <_dtoa_r+0x1628>
    c130:	d8000b15 	stw	zero,44(sp)
    c134:	003f3c06 	br	be28 <__alt_data_end+0xf000be28>
    c138:	dc000917 	ldw	r16,36(sp)
    c13c:	003e9206 	br	bb88 <__alt_data_end+0xf000bb88>
    c140:	d9c00317 	ldw	r7,12(sp)
    c144:	00800084 	movi	r2,2
    c148:	11fec50e 	bge	r2,r7,bc60 <__alt_data_end+0xf000bc60>
    c14c:	d9000617 	ldw	r4,24(sp)
    c150:	20013c1e 	bne	r4,zero,c644 <_dtoa_r+0x1524>
    c154:	a80b883a 	mov	r5,r21
    c158:	000f883a 	mov	r7,zero
    c15c:	01800144 	movi	r6,5
    c160:	e009883a 	mov	r4,fp
    c164:	000e61c0 	call	e61c <__multadd>
    c168:	100b883a 	mov	r5,r2
    c16c:	8009883a 	mov	r4,r16
    c170:	102b883a 	mov	r21,r2
    c174:	000ee140 	call	ee14 <__mcmp>
    c178:	dc000915 	stw	r16,36(sp)
    c17c:	00bf410e 	bge	zero,r2,be84 <__alt_data_end+0xf000be84>
    c180:	d9c00717 	ldw	r7,28(sp)
    c184:	00800c44 	movi	r2,49
    c188:	38800005 	stb	r2,0(r7)
    c18c:	d8800517 	ldw	r2,20(sp)
    c190:	3dc00044 	addi	r23,r7,1
    c194:	10800044 	addi	r2,r2,1
    c198:	d8800515 	stw	r2,20(sp)
    c19c:	003f3d06 	br	be94 <__alt_data_end+0xf000be94>
    c1a0:	d9800517 	ldw	r6,20(sp)
    c1a4:	d9c00717 	ldw	r7,28(sp)
    c1a8:	00800c44 	movi	r2,49
    c1ac:	31800044 	addi	r6,r6,1
    c1b0:	d9800515 	stw	r6,20(sp)
    c1b4:	38800005 	stb	r2,0(r7)
    c1b8:	003edf06 	br	bd38 <__alt_data_end+0xf000bd38>
    c1bc:	d8000b15 	stw	zero,44(sp)
    c1c0:	003c9f06 	br	b440 <__alt_data_end+0xf000b440>
    c1c4:	903e7e1e 	bne	r18,zero,bbc0 <__alt_data_end+0xf000bbc0>
    c1c8:	00800434 	movhi	r2,16
    c1cc:	10bfffc4 	addi	r2,r2,-1
    c1d0:	9884703a 	and	r2,r19,r2
    c1d4:	1000ea1e 	bne	r2,zero,c580 <_dtoa_r+0x1460>
    c1d8:	9cdffc2c 	andhi	r19,r19,32752
    c1dc:	9800e826 	beq	r19,zero,c580 <_dtoa_r+0x1460>
    c1e0:	d9c00817 	ldw	r7,32(sp)
    c1e4:	b5800044 	addi	r22,r22,1
    c1e8:	04c00044 	movi	r19,1
    c1ec:	39c00044 	addi	r7,r7,1
    c1f0:	d9c00815 	stw	r7,32(sp)
    c1f4:	d8800d17 	ldw	r2,52(sp)
    c1f8:	103e721e 	bne	r2,zero,bbc4 <__alt_data_end+0xf000bbc4>
    c1fc:	00800044 	movi	r2,1
    c200:	003e7906 	br	bbe8 <__alt_data_end+0xf000bbe8>
    c204:	8009883a 	mov	r4,r16
    c208:	00083440 	call	8344 <__floatsidf>
    c20c:	d9800f17 	ldw	r6,60(sp)
    c210:	d9c01017 	ldw	r7,64(sp)
    c214:	1009883a 	mov	r4,r2
    c218:	180b883a 	mov	r5,r3
    c21c:	00072b00 	call	72b0 <__muldf3>
    c220:	000d883a 	mov	r6,zero
    c224:	01d00734 	movhi	r7,16412
    c228:	1009883a 	mov	r4,r2
    c22c:	180b883a 	mov	r5,r3
    c230:	00060400 	call	6040 <__adddf3>
    c234:	047f3034 	movhi	r17,64704
    c238:	1021883a 	mov	r16,r2
    c23c:	1c63883a 	add	r17,r3,r17
    c240:	d9000f17 	ldw	r4,60(sp)
    c244:	d9401017 	ldw	r5,64(sp)
    c248:	000d883a 	mov	r6,zero
    c24c:	01d00534 	movhi	r7,16404
    c250:	00079c80 	call	79c8 <__subdf3>
    c254:	800d883a 	mov	r6,r16
    c258:	880f883a 	mov	r7,r17
    c25c:	1009883a 	mov	r4,r2
    c260:	180b883a 	mov	r5,r3
    c264:	102b883a 	mov	r21,r2
    c268:	1829883a 	mov	r20,r3
    c26c:	00071d40 	call	71d4 <__gedf2>
    c270:	00806c16 	blt	zero,r2,c424 <_dtoa_r+0x1304>
    c274:	89e0003c 	xorhi	r7,r17,32768
    c278:	800d883a 	mov	r6,r16
    c27c:	a809883a 	mov	r4,r21
    c280:	a00b883a 	mov	r5,r20
    c284:	00128400 	call	12840 <__ledf2>
    c288:	103d7e0e 	bge	r2,zero,b884 <__alt_data_end+0xf000b884>
    c28c:	002b883a 	mov	r21,zero
    c290:	0023883a 	mov	r17,zero
    c294:	003efb06 	br	be84 <__alt_data_end+0xf000be84>
    c298:	d8800717 	ldw	r2,28(sp)
    c29c:	003bd006 	br	b1e0 <__alt_data_end+0xf000b1e0>
    c2a0:	d9000a17 	ldw	r4,40(sp)
    c2a4:	d9800d17 	ldw	r6,52(sp)
    c2a8:	dd400a15 	stw	r21,40(sp)
    c2ac:	a905c83a 	sub	r2,r21,r4
    c2b0:	308d883a 	add	r6,r6,r2
    c2b4:	d9800d15 	stw	r6,52(sp)
    c2b8:	002b883a 	mov	r21,zero
    c2bc:	003e0606 	br	bad8 <__alt_data_end+0xf000bad8>
    c2c0:	9023883a 	mov	r17,r18
    c2c4:	9829883a 	mov	r20,r19
    c2c8:	04000084 	movi	r16,2
    c2cc:	003c9206 	br	b518 <__alt_data_end+0xf000b518>
    c2d0:	04000044 	movi	r16,1
    c2d4:	dc000c15 	stw	r16,48(sp)
    c2d8:	dc000615 	stw	r16,24(sp)
    c2dc:	dc002215 	stw	r16,136(sp)
    c2e0:	e0001115 	stw	zero,68(fp)
    c2e4:	000b883a 	mov	r5,zero
    c2e8:	003c6906 	br	b490 <__alt_data_end+0xf000b490>
    c2ec:	3021883a 	mov	r16,r6
    c2f0:	003ffb06 	br	c2e0 <__alt_data_end+0xf000c2e0>
    c2f4:	1000021e 	bne	r2,zero,c300 <_dtoa_r+0x11e0>
    c2f8:	4200004c 	andi	r8,r8,1
    c2fc:	403e7d1e 	bne	r8,zero,bcf4 <__alt_data_end+0xf000bcf4>
    c300:	01000c04 	movi	r4,48
    c304:	00000106 	br	c30c <_dtoa_r+0x11ec>
    c308:	102f883a 	mov	r23,r2
    c30c:	b8bfffc4 	addi	r2,r23,-1
    c310:	10c00007 	ldb	r3,0(r2)
    c314:	193ffc26 	beq	r3,r4,c308 <__alt_data_end+0xf000c308>
    c318:	003e8706 	br	bd38 <__alt_data_end+0xf000bd38>
    c31c:	d8800517 	ldw	r2,20(sp)
    c320:	00a3c83a 	sub	r17,zero,r2
    c324:	8800a426 	beq	r17,zero,c5b8 <_dtoa_r+0x1498>
    c328:	888003cc 	andi	r2,r17,15
    c32c:	100490fa 	slli	r2,r2,3
    c330:	00c20034 	movhi	r3,2048
    c334:	18c0d504 	addi	r3,r3,852
    c338:	1885883a 	add	r2,r3,r2
    c33c:	11800017 	ldw	r6,0(r2)
    c340:	11c00117 	ldw	r7,4(r2)
    c344:	9009883a 	mov	r4,r18
    c348:	980b883a 	mov	r5,r19
    c34c:	8823d13a 	srai	r17,r17,4
    c350:	00072b00 	call	72b0 <__muldf3>
    c354:	d8800f15 	stw	r2,60(sp)
    c358:	d8c01015 	stw	r3,64(sp)
    c35c:	8800e826 	beq	r17,zero,c700 <_dtoa_r+0x15e0>
    c360:	05020034 	movhi	r20,2048
    c364:	a500cb04 	addi	r20,r20,812
    c368:	04000084 	movi	r16,2
    c36c:	8980004c 	andi	r6,r17,1
    c370:	1009883a 	mov	r4,r2
    c374:	8823d07a 	srai	r17,r17,1
    c378:	180b883a 	mov	r5,r3
    c37c:	30000426 	beq	r6,zero,c390 <_dtoa_r+0x1270>
    c380:	a1800017 	ldw	r6,0(r20)
    c384:	a1c00117 	ldw	r7,4(r20)
    c388:	84000044 	addi	r16,r16,1
    c38c:	00072b00 	call	72b0 <__muldf3>
    c390:	a5000204 	addi	r20,r20,8
    c394:	883ff51e 	bne	r17,zero,c36c <__alt_data_end+0xf000c36c>
    c398:	d8800f15 	stw	r2,60(sp)
    c39c:	d8c01015 	stw	r3,64(sp)
    c3a0:	003c7606 	br	b57c <__alt_data_end+0xf000b57c>
    c3a4:	00c00c04 	movi	r3,48
    c3a8:	10c00005 	stb	r3,0(r2)
    c3ac:	d8c00517 	ldw	r3,20(sp)
    c3b0:	bd3fffc3 	ldbu	r20,-1(r23)
    c3b4:	18c00044 	addi	r3,r3,1
    c3b8:	d8c00515 	stw	r3,20(sp)
    c3bc:	003db906 	br	baa4 <__alt_data_end+0xf000baa4>
    c3c0:	89400117 	ldw	r5,4(r17)
    c3c4:	e009883a 	mov	r4,fp
    c3c8:	000e54c0 	call	e54c <_Balloc>
    c3cc:	89800417 	ldw	r6,16(r17)
    c3d0:	89400304 	addi	r5,r17,12
    c3d4:	11000304 	addi	r4,r2,12
    c3d8:	31800084 	addi	r6,r6,2
    c3dc:	318d883a 	add	r6,r6,r6
    c3e0:	318d883a 	add	r6,r6,r6
    c3e4:	1027883a 	mov	r19,r2
    c3e8:	00086b40 	call	86b4 <memcpy>
    c3ec:	01800044 	movi	r6,1
    c3f0:	980b883a 	mov	r5,r19
    c3f4:	e009883a 	mov	r4,fp
    c3f8:	000eccc0 	call	eccc <__lshift>
    c3fc:	1029883a 	mov	r20,r2
    c400:	003ecc06 	br	bf34 <__alt_data_end+0xf000bf34>
    c404:	00800e44 	movi	r2,57
    c408:	90809026 	beq	r18,r2,c64c <_dtoa_r+0x152c>
    c40c:	92000044 	addi	r8,r18,1
    c410:	003f1f06 	br	c090 <__alt_data_end+0xf000c090>
    c414:	9011883a 	mov	r8,r18
    c418:	8825883a 	mov	r18,r17
    c41c:	a023883a 	mov	r17,r20
    c420:	003e2906 	br	bcc8 <__alt_data_end+0xf000bcc8>
    c424:	002b883a 	mov	r21,zero
    c428:	0023883a 	mov	r17,zero
    c42c:	003f5406 	br	c180 <__alt_data_end+0xf000c180>
    c430:	61bfffc4 	addi	r6,r12,-1
    c434:	300490fa 	slli	r2,r6,3
    c438:	00c20034 	movhi	r3,2048
    c43c:	18c0d504 	addi	r3,r3,852
    c440:	1885883a 	add	r2,r3,r2
    c444:	11000017 	ldw	r4,0(r2)
    c448:	11400117 	ldw	r5,4(r2)
    c44c:	d8800717 	ldw	r2,28(sp)
    c450:	880f883a 	mov	r7,r17
    c454:	d9801215 	stw	r6,72(sp)
    c458:	800d883a 	mov	r6,r16
    c45c:	db001615 	stw	r12,88(sp)
    c460:	15c00044 	addi	r23,r2,1
    c464:	00072b00 	call	72b0 <__muldf3>
    c468:	d9401017 	ldw	r5,64(sp)
    c46c:	d9000f17 	ldw	r4,60(sp)
    c470:	d8c01515 	stw	r3,84(sp)
    c474:	d8801415 	stw	r2,80(sp)
    c478:	00082c40 	call	82c4 <__fixdfsi>
    c47c:	1009883a 	mov	r4,r2
    c480:	1021883a 	mov	r16,r2
    c484:	00083440 	call	8344 <__floatsidf>
    c488:	d9000f17 	ldw	r4,60(sp)
    c48c:	d9401017 	ldw	r5,64(sp)
    c490:	100d883a 	mov	r6,r2
    c494:	180f883a 	mov	r7,r3
    c498:	00079c80 	call	79c8 <__subdf3>
    c49c:	1829883a 	mov	r20,r3
    c4a0:	d8c00717 	ldw	r3,28(sp)
    c4a4:	84000c04 	addi	r16,r16,48
    c4a8:	1023883a 	mov	r17,r2
    c4ac:	1c000005 	stb	r16,0(r3)
    c4b0:	db001617 	ldw	r12,88(sp)
    c4b4:	00800044 	movi	r2,1
    c4b8:	60802226 	beq	r12,r2,c544 <_dtoa_r+0x1424>
    c4bc:	d9c00717 	ldw	r7,28(sp)
    c4c0:	8805883a 	mov	r2,r17
    c4c4:	b82b883a 	mov	r21,r23
    c4c8:	3b19883a 	add	r12,r7,r12
    c4cc:	6023883a 	mov	r17,r12
    c4d0:	a007883a 	mov	r3,r20
    c4d4:	dc800f15 	stw	r18,60(sp)
    c4d8:	000d883a 	mov	r6,zero
    c4dc:	01d00934 	movhi	r7,16420
    c4e0:	1009883a 	mov	r4,r2
    c4e4:	180b883a 	mov	r5,r3
    c4e8:	00072b00 	call	72b0 <__muldf3>
    c4ec:	180b883a 	mov	r5,r3
    c4f0:	1009883a 	mov	r4,r2
    c4f4:	1829883a 	mov	r20,r3
    c4f8:	1025883a 	mov	r18,r2
    c4fc:	00082c40 	call	82c4 <__fixdfsi>
    c500:	1009883a 	mov	r4,r2
    c504:	1021883a 	mov	r16,r2
    c508:	00083440 	call	8344 <__floatsidf>
    c50c:	100d883a 	mov	r6,r2
    c510:	180f883a 	mov	r7,r3
    c514:	9009883a 	mov	r4,r18
    c518:	a00b883a 	mov	r5,r20
    c51c:	84000c04 	addi	r16,r16,48
    c520:	00079c80 	call	79c8 <__subdf3>
    c524:	ad400044 	addi	r21,r21,1
    c528:	ac3fffc5 	stb	r16,-1(r21)
    c52c:	ac7fea1e 	bne	r21,r17,c4d8 <__alt_data_end+0xf000c4d8>
    c530:	1023883a 	mov	r17,r2
    c534:	d8801217 	ldw	r2,72(sp)
    c538:	dc800f17 	ldw	r18,60(sp)
    c53c:	1829883a 	mov	r20,r3
    c540:	b8af883a 	add	r23,r23,r2
    c544:	d9001417 	ldw	r4,80(sp)
    c548:	d9401517 	ldw	r5,84(sp)
    c54c:	000d883a 	mov	r6,zero
    c550:	01cff834 	movhi	r7,16352
    c554:	00060400 	call	6040 <__adddf3>
    c558:	880d883a 	mov	r6,r17
    c55c:	a00f883a 	mov	r7,r20
    c560:	1009883a 	mov	r4,r2
    c564:	180b883a 	mov	r5,r3
    c568:	00128400 	call	12840 <__ledf2>
    c56c:	10003e0e 	bge	r2,zero,c668 <_dtoa_r+0x1548>
    c570:	d9001317 	ldw	r4,76(sp)
    c574:	bd3fffc3 	ldbu	r20,-1(r23)
    c578:	d9000515 	stw	r4,20(sp)
    c57c:	003d3b06 	br	ba6c <__alt_data_end+0xf000ba6c>
    c580:	0027883a 	mov	r19,zero
    c584:	003f1b06 	br	c1f4 <__alt_data_end+0xf000c1f4>
    c588:	d8800817 	ldw	r2,32(sp)
    c58c:	11e9c83a 	sub	r20,r2,r7
    c590:	0005883a 	mov	r2,zero
    c594:	003d5406 	br	bae8 <__alt_data_end+0xf000bae8>
    c598:	00800044 	movi	r2,1
    c59c:	003dc706 	br	bcbc <__alt_data_end+0xf000bcbc>
    c5a0:	d8c00217 	ldw	r3,8(sp)
    c5a4:	00800d84 	movi	r2,54
    c5a8:	dd400a17 	ldw	r21,40(sp)
    c5ac:	10c5c83a 	sub	r2,r2,r3
    c5b0:	dd000817 	ldw	r20,32(sp)
    c5b4:	003d4c06 	br	bae8 <__alt_data_end+0xf000bae8>
    c5b8:	dc800f15 	stw	r18,60(sp)
    c5bc:	dcc01015 	stw	r19,64(sp)
    c5c0:	04000084 	movi	r16,2
    c5c4:	003bed06 	br	b57c <__alt_data_end+0xf000b57c>
    c5c8:	d9000617 	ldw	r4,24(sp)
    c5cc:	203f0d26 	beq	r4,zero,c204 <__alt_data_end+0xf000c204>
    c5d0:	d9800c17 	ldw	r6,48(sp)
    c5d4:	01bcab0e 	bge	zero,r6,b884 <__alt_data_end+0xf000b884>
    c5d8:	d9401017 	ldw	r5,64(sp)
    c5dc:	d9000f17 	ldw	r4,60(sp)
    c5e0:	000d883a 	mov	r6,zero
    c5e4:	01d00934 	movhi	r7,16420
    c5e8:	00072b00 	call	72b0 <__muldf3>
    c5ec:	81000044 	addi	r4,r16,1
    c5f0:	d8800f15 	stw	r2,60(sp)
    c5f4:	d8c01015 	stw	r3,64(sp)
    c5f8:	00083440 	call	8344 <__floatsidf>
    c5fc:	d9800f17 	ldw	r6,60(sp)
    c600:	d9c01017 	ldw	r7,64(sp)
    c604:	1009883a 	mov	r4,r2
    c608:	180b883a 	mov	r5,r3
    c60c:	00072b00 	call	72b0 <__muldf3>
    c610:	01d00734 	movhi	r7,16412
    c614:	000d883a 	mov	r6,zero
    c618:	1009883a 	mov	r4,r2
    c61c:	180b883a 	mov	r5,r3
    c620:	00060400 	call	6040 <__adddf3>
    c624:	d9c00517 	ldw	r7,20(sp)
    c628:	047f3034 	movhi	r17,64704
    c62c:	1021883a 	mov	r16,r2
    c630:	39ffffc4 	addi	r7,r7,-1
    c634:	d9c01315 	stw	r7,76(sp)
    c638:	1c63883a 	add	r17,r3,r17
    c63c:	db000c17 	ldw	r12,48(sp)
    c640:	003bea06 	br	b5ec <__alt_data_end+0xf000b5ec>
    c644:	dc000915 	stw	r16,36(sp)
    c648:	003e0e06 	br	be84 <__alt_data_end+0xf000be84>
    c64c:	01000e44 	movi	r4,57
    c650:	8825883a 	mov	r18,r17
    c654:	9dc00044 	addi	r23,r19,1
    c658:	99000005 	stb	r4,0(r19)
    c65c:	a023883a 	mov	r17,r20
    c660:	dc000915 	stw	r16,36(sp)
    c664:	003da406 	br	bcf8 <__alt_data_end+0xf000bcf8>
    c668:	d9801417 	ldw	r6,80(sp)
    c66c:	d9c01517 	ldw	r7,84(sp)
    c670:	0009883a 	mov	r4,zero
    c674:	014ff834 	movhi	r5,16352
    c678:	00079c80 	call	79c8 <__subdf3>
    c67c:	880d883a 	mov	r6,r17
    c680:	a00f883a 	mov	r7,r20
    c684:	1009883a 	mov	r4,r2
    c688:	180b883a 	mov	r5,r3
    c68c:	00071d40 	call	71d4 <__gedf2>
    c690:	00bc7c0e 	bge	zero,r2,b884 <__alt_data_end+0xf000b884>
    c694:	01000c04 	movi	r4,48
    c698:	00000106 	br	c6a0 <_dtoa_r+0x1580>
    c69c:	102f883a 	mov	r23,r2
    c6a0:	b8bfffc4 	addi	r2,r23,-1
    c6a4:	10c00007 	ldb	r3,0(r2)
    c6a8:	193ffc26 	beq	r3,r4,c69c <__alt_data_end+0xf000c69c>
    c6ac:	d9801317 	ldw	r6,76(sp)
    c6b0:	d9800515 	stw	r6,20(sp)
    c6b4:	003c4406 	br	b7c8 <__alt_data_end+0xf000b7c8>
    c6b8:	d9801317 	ldw	r6,76(sp)
    c6bc:	d9800515 	stw	r6,20(sp)
    c6c0:	003cea06 	br	ba6c <__alt_data_end+0xf000ba6c>
    c6c4:	dd800f17 	ldw	r22,60(sp)
    c6c8:	dcc01017 	ldw	r19,64(sp)
    c6cc:	dc801217 	ldw	r18,72(sp)
    c6d0:	003c6c06 	br	b884 <__alt_data_end+0xf000b884>
    c6d4:	903e031e 	bne	r18,zero,bee4 <__alt_data_end+0xf000bee4>
    c6d8:	003ebb06 	br	c1c8 <__alt_data_end+0xf000c1c8>
    c6dc:	103e6c1e 	bne	r2,zero,c090 <__alt_data_end+0xf000c090>
    c6e0:	4080004c 	andi	r2,r8,1
    c6e4:	103e6a26 	beq	r2,zero,c090 <__alt_data_end+0xf000c090>
    c6e8:	003e6606 	br	c084 <__alt_data_end+0xf000c084>
    c6ec:	d8c00317 	ldw	r3,12(sp)
    c6f0:	00800084 	movi	r2,2
    c6f4:	10c02916 	blt	r2,r3,c79c <_dtoa_r+0x167c>
    c6f8:	d9000c17 	ldw	r4,48(sp)
    c6fc:	003e8806 	br	c120 <__alt_data_end+0xf000c120>
    c700:	04000084 	movi	r16,2
    c704:	003b9d06 	br	b57c <__alt_data_end+0xf000b57c>
    c708:	d9001317 	ldw	r4,76(sp)
    c70c:	d9000515 	stw	r4,20(sp)
    c710:	003cd606 	br	ba6c <__alt_data_end+0xf000ba6c>
    c714:	d8801317 	ldw	r2,76(sp)
    c718:	d8800515 	stw	r2,20(sp)
    c71c:	003c2a06 	br	b7c8 <__alt_data_end+0xf000b7c8>
    c720:	d9800317 	ldw	r6,12(sp)
    c724:	00800084 	movi	r2,2
    c728:	11801516 	blt	r2,r6,c780 <_dtoa_r+0x1660>
    c72c:	d9c00c17 	ldw	r7,48(sp)
    c730:	d9c00615 	stw	r7,24(sp)
    c734:	003df706 	br	bf14 <__alt_data_end+0xf000bf14>
    c738:	193d3926 	beq	r3,r4,bc20 <__alt_data_end+0xf000bc20>
    c73c:	00c00f04 	movi	r3,60
    c740:	1885c83a 	sub	r2,r3,r2
    c744:	003ddf06 	br	bec4 <__alt_data_end+0xf000bec4>
    c748:	e009883a 	mov	r4,fp
    c74c:	e0001115 	stw	zero,68(fp)
    c750:	000b883a 	mov	r5,zero
    c754:	000e54c0 	call	e54c <_Balloc>
    c758:	d8800715 	stw	r2,28(sp)
    c75c:	d8c00717 	ldw	r3,28(sp)
    c760:	00bfffc4 	movi	r2,-1
    c764:	01000044 	movi	r4,1
    c768:	d8800c15 	stw	r2,48(sp)
    c76c:	e0c01015 	stw	r3,64(fp)
    c770:	d9000b15 	stw	r4,44(sp)
    c774:	d8800615 	stw	r2,24(sp)
    c778:	d8002215 	stw	zero,136(sp)
    c77c:	003c4106 	br	b884 <__alt_data_end+0xf000b884>
    c780:	d8c00c17 	ldw	r3,48(sp)
    c784:	d8c00615 	stw	r3,24(sp)
    c788:	003e7006 	br	c14c <__alt_data_end+0xf000c14c>
    c78c:	04400044 	movi	r17,1
    c790:	003b2006 	br	b414 <__alt_data_end+0xf000b414>
    c794:	000b883a 	mov	r5,zero
    c798:	003b3d06 	br	b490 <__alt_data_end+0xf000b490>
    c79c:	d8800c17 	ldw	r2,48(sp)
    c7a0:	d8800615 	stw	r2,24(sp)
    c7a4:	003e6906 	br	c14c <__alt_data_end+0xf000c14c>

0000c7a8 <__sflush_r>:
    c7a8:	2880030b 	ldhu	r2,12(r5)
    c7ac:	defffb04 	addi	sp,sp,-20
    c7b0:	dcc00315 	stw	r19,12(sp)
    c7b4:	dc400115 	stw	r17,4(sp)
    c7b8:	dfc00415 	stw	ra,16(sp)
    c7bc:	dc800215 	stw	r18,8(sp)
    c7c0:	dc000015 	stw	r16,0(sp)
    c7c4:	10c0020c 	andi	r3,r2,8
    c7c8:	2823883a 	mov	r17,r5
    c7cc:	2027883a 	mov	r19,r4
    c7d0:	1800311e 	bne	r3,zero,c898 <__sflush_r+0xf0>
    c7d4:	28c00117 	ldw	r3,4(r5)
    c7d8:	10820014 	ori	r2,r2,2048
    c7dc:	2880030d 	sth	r2,12(r5)
    c7e0:	00c04b0e 	bge	zero,r3,c910 <__sflush_r+0x168>
    c7e4:	8a000a17 	ldw	r8,40(r17)
    c7e8:	40002326 	beq	r8,zero,c878 <__sflush_r+0xd0>
    c7ec:	9c000017 	ldw	r16,0(r19)
    c7f0:	10c4000c 	andi	r3,r2,4096
    c7f4:	98000015 	stw	zero,0(r19)
    c7f8:	18004826 	beq	r3,zero,c91c <__sflush_r+0x174>
    c7fc:	89801417 	ldw	r6,80(r17)
    c800:	10c0010c 	andi	r3,r2,4
    c804:	18000626 	beq	r3,zero,c820 <__sflush_r+0x78>
    c808:	88c00117 	ldw	r3,4(r17)
    c80c:	88800c17 	ldw	r2,48(r17)
    c810:	30cdc83a 	sub	r6,r6,r3
    c814:	10000226 	beq	r2,zero,c820 <__sflush_r+0x78>
    c818:	88800f17 	ldw	r2,60(r17)
    c81c:	308dc83a 	sub	r6,r6,r2
    c820:	89400717 	ldw	r5,28(r17)
    c824:	000f883a 	mov	r7,zero
    c828:	9809883a 	mov	r4,r19
    c82c:	403ee83a 	callr	r8
    c830:	00ffffc4 	movi	r3,-1
    c834:	10c04426 	beq	r2,r3,c948 <__sflush_r+0x1a0>
    c838:	88c0030b 	ldhu	r3,12(r17)
    c83c:	89000417 	ldw	r4,16(r17)
    c840:	88000115 	stw	zero,4(r17)
    c844:	197dffcc 	andi	r5,r3,63487
    c848:	8940030d 	sth	r5,12(r17)
    c84c:	89000015 	stw	r4,0(r17)
    c850:	18c4000c 	andi	r3,r3,4096
    c854:	18002c1e 	bne	r3,zero,c908 <__sflush_r+0x160>
    c858:	89400c17 	ldw	r5,48(r17)
    c85c:	9c000015 	stw	r16,0(r19)
    c860:	28000526 	beq	r5,zero,c878 <__sflush_r+0xd0>
    c864:	88801004 	addi	r2,r17,64
    c868:	28800226 	beq	r5,r2,c874 <__sflush_r+0xcc>
    c86c:	9809883a 	mov	r4,r19
    c870:	000cf140 	call	cf14 <_free_r>
    c874:	88000c15 	stw	zero,48(r17)
    c878:	0005883a 	mov	r2,zero
    c87c:	dfc00417 	ldw	ra,16(sp)
    c880:	dcc00317 	ldw	r19,12(sp)
    c884:	dc800217 	ldw	r18,8(sp)
    c888:	dc400117 	ldw	r17,4(sp)
    c88c:	dc000017 	ldw	r16,0(sp)
    c890:	dec00504 	addi	sp,sp,20
    c894:	f800283a 	ret
    c898:	2c800417 	ldw	r18,16(r5)
    c89c:	903ff626 	beq	r18,zero,c878 <__alt_data_end+0xf000c878>
    c8a0:	2c000017 	ldw	r16,0(r5)
    c8a4:	108000cc 	andi	r2,r2,3
    c8a8:	2c800015 	stw	r18,0(r5)
    c8ac:	84a1c83a 	sub	r16,r16,r18
    c8b0:	1000131e 	bne	r2,zero,c900 <__sflush_r+0x158>
    c8b4:	28800517 	ldw	r2,20(r5)
    c8b8:	88800215 	stw	r2,8(r17)
    c8bc:	04000316 	blt	zero,r16,c8cc <__sflush_r+0x124>
    c8c0:	003fed06 	br	c878 <__alt_data_end+0xf000c878>
    c8c4:	90a5883a 	add	r18,r18,r2
    c8c8:	043feb0e 	bge	zero,r16,c878 <__alt_data_end+0xf000c878>
    c8cc:	88800917 	ldw	r2,36(r17)
    c8d0:	89400717 	ldw	r5,28(r17)
    c8d4:	800f883a 	mov	r7,r16
    c8d8:	900d883a 	mov	r6,r18
    c8dc:	9809883a 	mov	r4,r19
    c8e0:	103ee83a 	callr	r2
    c8e4:	80a1c83a 	sub	r16,r16,r2
    c8e8:	00bff616 	blt	zero,r2,c8c4 <__alt_data_end+0xf000c8c4>
    c8ec:	88c0030b 	ldhu	r3,12(r17)
    c8f0:	00bfffc4 	movi	r2,-1
    c8f4:	18c01014 	ori	r3,r3,64
    c8f8:	88c0030d 	sth	r3,12(r17)
    c8fc:	003fdf06 	br	c87c <__alt_data_end+0xf000c87c>
    c900:	0005883a 	mov	r2,zero
    c904:	003fec06 	br	c8b8 <__alt_data_end+0xf000c8b8>
    c908:	88801415 	stw	r2,80(r17)
    c90c:	003fd206 	br	c858 <__alt_data_end+0xf000c858>
    c910:	28c00f17 	ldw	r3,60(r5)
    c914:	00ffb316 	blt	zero,r3,c7e4 <__alt_data_end+0xf000c7e4>
    c918:	003fd706 	br	c878 <__alt_data_end+0xf000c878>
    c91c:	89400717 	ldw	r5,28(r17)
    c920:	000d883a 	mov	r6,zero
    c924:	01c00044 	movi	r7,1
    c928:	9809883a 	mov	r4,r19
    c92c:	403ee83a 	callr	r8
    c930:	100d883a 	mov	r6,r2
    c934:	00bfffc4 	movi	r2,-1
    c938:	30801426 	beq	r6,r2,c98c <__sflush_r+0x1e4>
    c93c:	8880030b 	ldhu	r2,12(r17)
    c940:	8a000a17 	ldw	r8,40(r17)
    c944:	003fae06 	br	c800 <__alt_data_end+0xf000c800>
    c948:	98c00017 	ldw	r3,0(r19)
    c94c:	183fba26 	beq	r3,zero,c838 <__alt_data_end+0xf000c838>
    c950:	01000744 	movi	r4,29
    c954:	19000626 	beq	r3,r4,c970 <__sflush_r+0x1c8>
    c958:	01000584 	movi	r4,22
    c95c:	19000426 	beq	r3,r4,c970 <__sflush_r+0x1c8>
    c960:	88c0030b 	ldhu	r3,12(r17)
    c964:	18c01014 	ori	r3,r3,64
    c968:	88c0030d 	sth	r3,12(r17)
    c96c:	003fc306 	br	c87c <__alt_data_end+0xf000c87c>
    c970:	8880030b 	ldhu	r2,12(r17)
    c974:	88c00417 	ldw	r3,16(r17)
    c978:	88000115 	stw	zero,4(r17)
    c97c:	10bdffcc 	andi	r2,r2,63487
    c980:	8880030d 	sth	r2,12(r17)
    c984:	88c00015 	stw	r3,0(r17)
    c988:	003fb306 	br	c858 <__alt_data_end+0xf000c858>
    c98c:	98800017 	ldw	r2,0(r19)
    c990:	103fea26 	beq	r2,zero,c93c <__alt_data_end+0xf000c93c>
    c994:	00c00744 	movi	r3,29
    c998:	10c00226 	beq	r2,r3,c9a4 <__sflush_r+0x1fc>
    c99c:	00c00584 	movi	r3,22
    c9a0:	10c0031e 	bne	r2,r3,c9b0 <__sflush_r+0x208>
    c9a4:	9c000015 	stw	r16,0(r19)
    c9a8:	0005883a 	mov	r2,zero
    c9ac:	003fb306 	br	c87c <__alt_data_end+0xf000c87c>
    c9b0:	88c0030b 	ldhu	r3,12(r17)
    c9b4:	3005883a 	mov	r2,r6
    c9b8:	18c01014 	ori	r3,r3,64
    c9bc:	88c0030d 	sth	r3,12(r17)
    c9c0:	003fae06 	br	c87c <__alt_data_end+0xf000c87c>

0000c9c4 <_fflush_r>:
    c9c4:	defffd04 	addi	sp,sp,-12
    c9c8:	dc000115 	stw	r16,4(sp)
    c9cc:	dfc00215 	stw	ra,8(sp)
    c9d0:	2021883a 	mov	r16,r4
    c9d4:	20000226 	beq	r4,zero,c9e0 <_fflush_r+0x1c>
    c9d8:	20800e17 	ldw	r2,56(r4)
    c9dc:	10000c26 	beq	r2,zero,ca10 <_fflush_r+0x4c>
    c9e0:	2880030f 	ldh	r2,12(r5)
    c9e4:	1000051e 	bne	r2,zero,c9fc <_fflush_r+0x38>
    c9e8:	0005883a 	mov	r2,zero
    c9ec:	dfc00217 	ldw	ra,8(sp)
    c9f0:	dc000117 	ldw	r16,4(sp)
    c9f4:	dec00304 	addi	sp,sp,12
    c9f8:	f800283a 	ret
    c9fc:	8009883a 	mov	r4,r16
    ca00:	dfc00217 	ldw	ra,8(sp)
    ca04:	dc000117 	ldw	r16,4(sp)
    ca08:	dec00304 	addi	sp,sp,12
    ca0c:	000c7a81 	jmpi	c7a8 <__sflush_r>
    ca10:	d9400015 	stw	r5,0(sp)
    ca14:	000cda00 	call	cda0 <__sinit>
    ca18:	d9400017 	ldw	r5,0(sp)
    ca1c:	003ff006 	br	c9e0 <__alt_data_end+0xf000c9e0>

0000ca20 <fflush>:
    ca20:	20000526 	beq	r4,zero,ca38 <fflush+0x18>
    ca24:	00820034 	movhi	r2,2048
    ca28:	10898204 	addi	r2,r2,9736
    ca2c:	200b883a 	mov	r5,r4
    ca30:	11000017 	ldw	r4,0(r2)
    ca34:	000c9c41 	jmpi	c9c4 <_fflush_r>
    ca38:	00820034 	movhi	r2,2048
    ca3c:	10898104 	addi	r2,r2,9732
    ca40:	11000017 	ldw	r4,0(r2)
    ca44:	01400074 	movhi	r5,1
    ca48:	29727104 	addi	r5,r5,-13884
    ca4c:	000d7a41 	jmpi	d7a4 <_fwalk_reent>

0000ca50 <__fp_unlock>:
    ca50:	0005883a 	mov	r2,zero
    ca54:	f800283a 	ret

0000ca58 <_cleanup_r>:
    ca58:	01400074 	movhi	r5,1
    ca5c:	29455304 	addi	r5,r5,5452
    ca60:	000d7a41 	jmpi	d7a4 <_fwalk_reent>

0000ca64 <__sinit.part.1>:
    ca64:	defff704 	addi	sp,sp,-36
    ca68:	00c00074 	movhi	r3,1
    ca6c:	dfc00815 	stw	ra,32(sp)
    ca70:	ddc00715 	stw	r23,28(sp)
    ca74:	dd800615 	stw	r22,24(sp)
    ca78:	dd400515 	stw	r21,20(sp)
    ca7c:	dd000415 	stw	r20,16(sp)
    ca80:	dcc00315 	stw	r19,12(sp)
    ca84:	dc800215 	stw	r18,8(sp)
    ca88:	dc400115 	stw	r17,4(sp)
    ca8c:	dc000015 	stw	r16,0(sp)
    ca90:	18f29604 	addi	r3,r3,-13736
    ca94:	24000117 	ldw	r16,4(r4)
    ca98:	20c00f15 	stw	r3,60(r4)
    ca9c:	2080bb04 	addi	r2,r4,748
    caa0:	00c000c4 	movi	r3,3
    caa4:	20c0b915 	stw	r3,740(r4)
    caa8:	2080ba15 	stw	r2,744(r4)
    caac:	2000b815 	stw	zero,736(r4)
    cab0:	05c00204 	movi	r23,8
    cab4:	00800104 	movi	r2,4
    cab8:	2025883a 	mov	r18,r4
    cabc:	b80d883a 	mov	r6,r23
    cac0:	81001704 	addi	r4,r16,92
    cac4:	000b883a 	mov	r5,zero
    cac8:	80000015 	stw	zero,0(r16)
    cacc:	80000115 	stw	zero,4(r16)
    cad0:	80000215 	stw	zero,8(r16)
    cad4:	8080030d 	sth	r2,12(r16)
    cad8:	80001915 	stw	zero,100(r16)
    cadc:	8000038d 	sth	zero,14(r16)
    cae0:	80000415 	stw	zero,16(r16)
    cae4:	80000515 	stw	zero,20(r16)
    cae8:	80000615 	stw	zero,24(r16)
    caec:	00087fc0 	call	87fc <memset>
    caf0:	05800074 	movhi	r22,1
    caf4:	94400217 	ldw	r17,8(r18)
    caf8:	05400074 	movhi	r21,1
    cafc:	05000074 	movhi	r20,1
    cb00:	04c00074 	movhi	r19,1
    cb04:	b5bedd04 	addi	r22,r22,-1164
    cb08:	ad7ef404 	addi	r21,r21,-1072
    cb0c:	a53f1304 	addi	r20,r20,-948
    cb10:	9cff2a04 	addi	r19,r19,-856
    cb14:	85800815 	stw	r22,32(r16)
    cb18:	85400915 	stw	r21,36(r16)
    cb1c:	85000a15 	stw	r20,40(r16)
    cb20:	84c00b15 	stw	r19,44(r16)
    cb24:	84000715 	stw	r16,28(r16)
    cb28:	00800284 	movi	r2,10
    cb2c:	8880030d 	sth	r2,12(r17)
    cb30:	00800044 	movi	r2,1
    cb34:	b80d883a 	mov	r6,r23
    cb38:	89001704 	addi	r4,r17,92
    cb3c:	000b883a 	mov	r5,zero
    cb40:	88000015 	stw	zero,0(r17)
    cb44:	88000115 	stw	zero,4(r17)
    cb48:	88000215 	stw	zero,8(r17)
    cb4c:	88001915 	stw	zero,100(r17)
    cb50:	8880038d 	sth	r2,14(r17)
    cb54:	88000415 	stw	zero,16(r17)
    cb58:	88000515 	stw	zero,20(r17)
    cb5c:	88000615 	stw	zero,24(r17)
    cb60:	00087fc0 	call	87fc <memset>
    cb64:	94000317 	ldw	r16,12(r18)
    cb68:	00800484 	movi	r2,18
    cb6c:	8c400715 	stw	r17,28(r17)
    cb70:	8d800815 	stw	r22,32(r17)
    cb74:	8d400915 	stw	r21,36(r17)
    cb78:	8d000a15 	stw	r20,40(r17)
    cb7c:	8cc00b15 	stw	r19,44(r17)
    cb80:	8080030d 	sth	r2,12(r16)
    cb84:	00800084 	movi	r2,2
    cb88:	80000015 	stw	zero,0(r16)
    cb8c:	80000115 	stw	zero,4(r16)
    cb90:	80000215 	stw	zero,8(r16)
    cb94:	80001915 	stw	zero,100(r16)
    cb98:	8080038d 	sth	r2,14(r16)
    cb9c:	80000415 	stw	zero,16(r16)
    cba0:	80000515 	stw	zero,20(r16)
    cba4:	80000615 	stw	zero,24(r16)
    cba8:	b80d883a 	mov	r6,r23
    cbac:	000b883a 	mov	r5,zero
    cbb0:	81001704 	addi	r4,r16,92
    cbb4:	00087fc0 	call	87fc <memset>
    cbb8:	00800044 	movi	r2,1
    cbbc:	84000715 	stw	r16,28(r16)
    cbc0:	85800815 	stw	r22,32(r16)
    cbc4:	85400915 	stw	r21,36(r16)
    cbc8:	85000a15 	stw	r20,40(r16)
    cbcc:	84c00b15 	stw	r19,44(r16)
    cbd0:	90800e15 	stw	r2,56(r18)
    cbd4:	dfc00817 	ldw	ra,32(sp)
    cbd8:	ddc00717 	ldw	r23,28(sp)
    cbdc:	dd800617 	ldw	r22,24(sp)
    cbe0:	dd400517 	ldw	r21,20(sp)
    cbe4:	dd000417 	ldw	r20,16(sp)
    cbe8:	dcc00317 	ldw	r19,12(sp)
    cbec:	dc800217 	ldw	r18,8(sp)
    cbf0:	dc400117 	ldw	r17,4(sp)
    cbf4:	dc000017 	ldw	r16,0(sp)
    cbf8:	dec00904 	addi	sp,sp,36
    cbfc:	f800283a 	ret

0000cc00 <__fp_lock>:
    cc00:	0005883a 	mov	r2,zero
    cc04:	f800283a 	ret

0000cc08 <__sfmoreglue>:
    cc08:	defffc04 	addi	sp,sp,-16
    cc0c:	dc400115 	stw	r17,4(sp)
    cc10:	2c7fffc4 	addi	r17,r5,-1
    cc14:	8c401a24 	muli	r17,r17,104
    cc18:	dc800215 	stw	r18,8(sp)
    cc1c:	2825883a 	mov	r18,r5
    cc20:	89401d04 	addi	r5,r17,116
    cc24:	dc000015 	stw	r16,0(sp)
    cc28:	dfc00315 	stw	ra,12(sp)
    cc2c:	000db000 	call	db00 <_malloc_r>
    cc30:	1021883a 	mov	r16,r2
    cc34:	10000726 	beq	r2,zero,cc54 <__sfmoreglue+0x4c>
    cc38:	11000304 	addi	r4,r2,12
    cc3c:	10000015 	stw	zero,0(r2)
    cc40:	14800115 	stw	r18,4(r2)
    cc44:	11000215 	stw	r4,8(r2)
    cc48:	89801a04 	addi	r6,r17,104
    cc4c:	000b883a 	mov	r5,zero
    cc50:	00087fc0 	call	87fc <memset>
    cc54:	8005883a 	mov	r2,r16
    cc58:	dfc00317 	ldw	ra,12(sp)
    cc5c:	dc800217 	ldw	r18,8(sp)
    cc60:	dc400117 	ldw	r17,4(sp)
    cc64:	dc000017 	ldw	r16,0(sp)
    cc68:	dec00404 	addi	sp,sp,16
    cc6c:	f800283a 	ret

0000cc70 <__sfp>:
    cc70:	defffb04 	addi	sp,sp,-20
    cc74:	dc000015 	stw	r16,0(sp)
    cc78:	04020034 	movhi	r16,2048
    cc7c:	84098104 	addi	r16,r16,9732
    cc80:	dcc00315 	stw	r19,12(sp)
    cc84:	2027883a 	mov	r19,r4
    cc88:	81000017 	ldw	r4,0(r16)
    cc8c:	dfc00415 	stw	ra,16(sp)
    cc90:	dc800215 	stw	r18,8(sp)
    cc94:	20800e17 	ldw	r2,56(r4)
    cc98:	dc400115 	stw	r17,4(sp)
    cc9c:	1000021e 	bne	r2,zero,cca8 <__sfp+0x38>
    cca0:	000ca640 	call	ca64 <__sinit.part.1>
    cca4:	81000017 	ldw	r4,0(r16)
    cca8:	2480b804 	addi	r18,r4,736
    ccac:	047fffc4 	movi	r17,-1
    ccb0:	91000117 	ldw	r4,4(r18)
    ccb4:	94000217 	ldw	r16,8(r18)
    ccb8:	213fffc4 	addi	r4,r4,-1
    ccbc:	20000a16 	blt	r4,zero,cce8 <__sfp+0x78>
    ccc0:	8080030f 	ldh	r2,12(r16)
    ccc4:	10000c26 	beq	r2,zero,ccf8 <__sfp+0x88>
    ccc8:	80c01d04 	addi	r3,r16,116
    cccc:	00000206 	br	ccd8 <__sfp+0x68>
    ccd0:	18bfe60f 	ldh	r2,-104(r3)
    ccd4:	10000826 	beq	r2,zero,ccf8 <__sfp+0x88>
    ccd8:	213fffc4 	addi	r4,r4,-1
    ccdc:	1c3ffd04 	addi	r16,r3,-12
    cce0:	18c01a04 	addi	r3,r3,104
    cce4:	247ffa1e 	bne	r4,r17,ccd0 <__alt_data_end+0xf000ccd0>
    cce8:	90800017 	ldw	r2,0(r18)
    ccec:	10001d26 	beq	r2,zero,cd64 <__sfp+0xf4>
    ccf0:	1025883a 	mov	r18,r2
    ccf4:	003fee06 	br	ccb0 <__alt_data_end+0xf000ccb0>
    ccf8:	00bfffc4 	movi	r2,-1
    ccfc:	8080038d 	sth	r2,14(r16)
    cd00:	00800044 	movi	r2,1
    cd04:	8080030d 	sth	r2,12(r16)
    cd08:	80001915 	stw	zero,100(r16)
    cd0c:	80000015 	stw	zero,0(r16)
    cd10:	80000215 	stw	zero,8(r16)
    cd14:	80000115 	stw	zero,4(r16)
    cd18:	80000415 	stw	zero,16(r16)
    cd1c:	80000515 	stw	zero,20(r16)
    cd20:	80000615 	stw	zero,24(r16)
    cd24:	01800204 	movi	r6,8
    cd28:	000b883a 	mov	r5,zero
    cd2c:	81001704 	addi	r4,r16,92
    cd30:	00087fc0 	call	87fc <memset>
    cd34:	8005883a 	mov	r2,r16
    cd38:	80000c15 	stw	zero,48(r16)
    cd3c:	80000d15 	stw	zero,52(r16)
    cd40:	80001115 	stw	zero,68(r16)
    cd44:	80001215 	stw	zero,72(r16)
    cd48:	dfc00417 	ldw	ra,16(sp)
    cd4c:	dcc00317 	ldw	r19,12(sp)
    cd50:	dc800217 	ldw	r18,8(sp)
    cd54:	dc400117 	ldw	r17,4(sp)
    cd58:	dc000017 	ldw	r16,0(sp)
    cd5c:	dec00504 	addi	sp,sp,20
    cd60:	f800283a 	ret
    cd64:	01400104 	movi	r5,4
    cd68:	9809883a 	mov	r4,r19
    cd6c:	000cc080 	call	cc08 <__sfmoreglue>
    cd70:	90800015 	stw	r2,0(r18)
    cd74:	103fde1e 	bne	r2,zero,ccf0 <__alt_data_end+0xf000ccf0>
    cd78:	00800304 	movi	r2,12
    cd7c:	98800015 	stw	r2,0(r19)
    cd80:	0005883a 	mov	r2,zero
    cd84:	003ff006 	br	cd48 <__alt_data_end+0xf000cd48>

0000cd88 <_cleanup>:
    cd88:	00820034 	movhi	r2,2048
    cd8c:	10898104 	addi	r2,r2,9732
    cd90:	11000017 	ldw	r4,0(r2)
    cd94:	01400074 	movhi	r5,1
    cd98:	29455304 	addi	r5,r5,5452
    cd9c:	000d7a41 	jmpi	d7a4 <_fwalk_reent>

0000cda0 <__sinit>:
    cda0:	20800e17 	ldw	r2,56(r4)
    cda4:	10000126 	beq	r2,zero,cdac <__sinit+0xc>
    cda8:	f800283a 	ret
    cdac:	000ca641 	jmpi	ca64 <__sinit.part.1>

0000cdb0 <__sfp_lock_acquire>:
    cdb0:	f800283a 	ret

0000cdb4 <__sfp_lock_release>:
    cdb4:	f800283a 	ret

0000cdb8 <__sinit_lock_acquire>:
    cdb8:	f800283a 	ret

0000cdbc <__sinit_lock_release>:
    cdbc:	f800283a 	ret

0000cdc0 <__fp_lock_all>:
    cdc0:	00820034 	movhi	r2,2048
    cdc4:	10898204 	addi	r2,r2,9736
    cdc8:	11000017 	ldw	r4,0(r2)
    cdcc:	01400074 	movhi	r5,1
    cdd0:	29730004 	addi	r5,r5,-13312
    cdd4:	000d6e01 	jmpi	d6e0 <_fwalk>

0000cdd8 <__fp_unlock_all>:
    cdd8:	00820034 	movhi	r2,2048
    cddc:	10898204 	addi	r2,r2,9736
    cde0:	11000017 	ldw	r4,0(r2)
    cde4:	01400074 	movhi	r5,1
    cde8:	29729404 	addi	r5,r5,-13744
    cdec:	000d6e01 	jmpi	d6e0 <_fwalk>

0000cdf0 <_malloc_trim_r>:
    cdf0:	defffb04 	addi	sp,sp,-20
    cdf4:	dcc00315 	stw	r19,12(sp)
    cdf8:	04c20034 	movhi	r19,2048
    cdfc:	dc800215 	stw	r18,8(sp)
    ce00:	dc400115 	stw	r17,4(sp)
    ce04:	dc000015 	stw	r16,0(sp)
    ce08:	dfc00415 	stw	ra,16(sp)
    ce0c:	2821883a 	mov	r16,r5
    ce10:	9cc31004 	addi	r19,r19,3136
    ce14:	2025883a 	mov	r18,r4
    ce18:	0012e6c0 	call	12e6c <__malloc_lock>
    ce1c:	98800217 	ldw	r2,8(r19)
    ce20:	14400117 	ldw	r17,4(r2)
    ce24:	00bfff04 	movi	r2,-4
    ce28:	88a2703a 	and	r17,r17,r2
    ce2c:	8c21c83a 	sub	r16,r17,r16
    ce30:	8403fbc4 	addi	r16,r16,4079
    ce34:	8020d33a 	srli	r16,r16,12
    ce38:	0083ffc4 	movi	r2,4095
    ce3c:	843fffc4 	addi	r16,r16,-1
    ce40:	8020933a 	slli	r16,r16,12
    ce44:	1400060e 	bge	r2,r16,ce60 <_malloc_trim_r+0x70>
    ce48:	000b883a 	mov	r5,zero
    ce4c:	9009883a 	mov	r4,r18
    ce50:	000fb200 	call	fb20 <_sbrk_r>
    ce54:	98c00217 	ldw	r3,8(r19)
    ce58:	1c47883a 	add	r3,r3,r17
    ce5c:	10c00a26 	beq	r2,r3,ce88 <_malloc_trim_r+0x98>
    ce60:	9009883a 	mov	r4,r18
    ce64:	0012e900 	call	12e90 <__malloc_unlock>
    ce68:	0005883a 	mov	r2,zero
    ce6c:	dfc00417 	ldw	ra,16(sp)
    ce70:	dcc00317 	ldw	r19,12(sp)
    ce74:	dc800217 	ldw	r18,8(sp)
    ce78:	dc400117 	ldw	r17,4(sp)
    ce7c:	dc000017 	ldw	r16,0(sp)
    ce80:	dec00504 	addi	sp,sp,20
    ce84:	f800283a 	ret
    ce88:	040bc83a 	sub	r5,zero,r16
    ce8c:	9009883a 	mov	r4,r18
    ce90:	000fb200 	call	fb20 <_sbrk_r>
    ce94:	00ffffc4 	movi	r3,-1
    ce98:	10c00d26 	beq	r2,r3,ced0 <_malloc_trim_r+0xe0>
    ce9c:	00c20234 	movhi	r3,2056
    cea0:	18fe3d04 	addi	r3,r3,-1804
    cea4:	18800017 	ldw	r2,0(r3)
    cea8:	99000217 	ldw	r4,8(r19)
    ceac:	8c23c83a 	sub	r17,r17,r16
    ceb0:	8c400054 	ori	r17,r17,1
    ceb4:	1421c83a 	sub	r16,r2,r16
    ceb8:	24400115 	stw	r17,4(r4)
    cebc:	9009883a 	mov	r4,r18
    cec0:	1c000015 	stw	r16,0(r3)
    cec4:	0012e900 	call	12e90 <__malloc_unlock>
    cec8:	00800044 	movi	r2,1
    cecc:	003fe706 	br	ce6c <__alt_data_end+0xf000ce6c>
    ced0:	000b883a 	mov	r5,zero
    ced4:	9009883a 	mov	r4,r18
    ced8:	000fb200 	call	fb20 <_sbrk_r>
    cedc:	99000217 	ldw	r4,8(r19)
    cee0:	014003c4 	movi	r5,15
    cee4:	1107c83a 	sub	r3,r2,r4
    cee8:	28ffdd0e 	bge	r5,r3,ce60 <__alt_data_end+0xf000ce60>
    ceec:	01420034 	movhi	r5,2048
    cef0:	29498404 	addi	r5,r5,9744
    cef4:	29400017 	ldw	r5,0(r5)
    cef8:	18c00054 	ori	r3,r3,1
    cefc:	20c00115 	stw	r3,4(r4)
    cf00:	00c20234 	movhi	r3,2056
    cf04:	1145c83a 	sub	r2,r2,r5
    cf08:	18fe3d04 	addi	r3,r3,-1804
    cf0c:	18800015 	stw	r2,0(r3)
    cf10:	003fd306 	br	ce60 <__alt_data_end+0xf000ce60>

0000cf14 <_free_r>:
    cf14:	28004126 	beq	r5,zero,d01c <_free_r+0x108>
    cf18:	defffd04 	addi	sp,sp,-12
    cf1c:	dc400115 	stw	r17,4(sp)
    cf20:	dc000015 	stw	r16,0(sp)
    cf24:	2023883a 	mov	r17,r4
    cf28:	2821883a 	mov	r16,r5
    cf2c:	dfc00215 	stw	ra,8(sp)
    cf30:	0012e6c0 	call	12e6c <__malloc_lock>
    cf34:	81ffff17 	ldw	r7,-4(r16)
    cf38:	00bfff84 	movi	r2,-2
    cf3c:	01020034 	movhi	r4,2048
    cf40:	81bffe04 	addi	r6,r16,-8
    cf44:	3884703a 	and	r2,r7,r2
    cf48:	21031004 	addi	r4,r4,3136
    cf4c:	308b883a 	add	r5,r6,r2
    cf50:	2a400117 	ldw	r9,4(r5)
    cf54:	22000217 	ldw	r8,8(r4)
    cf58:	00ffff04 	movi	r3,-4
    cf5c:	48c6703a 	and	r3,r9,r3
    cf60:	2a005726 	beq	r5,r8,d0c0 <_free_r+0x1ac>
    cf64:	28c00115 	stw	r3,4(r5)
    cf68:	39c0004c 	andi	r7,r7,1
    cf6c:	3800091e 	bne	r7,zero,cf94 <_free_r+0x80>
    cf70:	823ffe17 	ldw	r8,-8(r16)
    cf74:	22400204 	addi	r9,r4,8
    cf78:	320dc83a 	sub	r6,r6,r8
    cf7c:	31c00217 	ldw	r7,8(r6)
    cf80:	1205883a 	add	r2,r2,r8
    cf84:	3a406526 	beq	r7,r9,d11c <_free_r+0x208>
    cf88:	32000317 	ldw	r8,12(r6)
    cf8c:	3a000315 	stw	r8,12(r7)
    cf90:	41c00215 	stw	r7,8(r8)
    cf94:	28cf883a 	add	r7,r5,r3
    cf98:	39c00117 	ldw	r7,4(r7)
    cf9c:	39c0004c 	andi	r7,r7,1
    cfa0:	38003a26 	beq	r7,zero,d08c <_free_r+0x178>
    cfa4:	10c00054 	ori	r3,r2,1
    cfa8:	30c00115 	stw	r3,4(r6)
    cfac:	3087883a 	add	r3,r6,r2
    cfb0:	18800015 	stw	r2,0(r3)
    cfb4:	00c07fc4 	movi	r3,511
    cfb8:	18801936 	bltu	r3,r2,d020 <_free_r+0x10c>
    cfbc:	1004d0fa 	srli	r2,r2,3
    cfc0:	01c00044 	movi	r7,1
    cfc4:	21400117 	ldw	r5,4(r4)
    cfc8:	10c00044 	addi	r3,r2,1
    cfcc:	18c7883a 	add	r3,r3,r3
    cfd0:	1005d0ba 	srai	r2,r2,2
    cfd4:	18c7883a 	add	r3,r3,r3
    cfd8:	18c7883a 	add	r3,r3,r3
    cfdc:	1907883a 	add	r3,r3,r4
    cfe0:	3884983a 	sll	r2,r7,r2
    cfe4:	19c00017 	ldw	r7,0(r3)
    cfe8:	1a3ffe04 	addi	r8,r3,-8
    cfec:	1144b03a 	or	r2,r2,r5
    cff0:	32000315 	stw	r8,12(r6)
    cff4:	31c00215 	stw	r7,8(r6)
    cff8:	20800115 	stw	r2,4(r4)
    cffc:	19800015 	stw	r6,0(r3)
    d000:	39800315 	stw	r6,12(r7)
    d004:	8809883a 	mov	r4,r17
    d008:	dfc00217 	ldw	ra,8(sp)
    d00c:	dc400117 	ldw	r17,4(sp)
    d010:	dc000017 	ldw	r16,0(sp)
    d014:	dec00304 	addi	sp,sp,12
    d018:	0012e901 	jmpi	12e90 <__malloc_unlock>
    d01c:	f800283a 	ret
    d020:	100ad27a 	srli	r5,r2,9
    d024:	00c00104 	movi	r3,4
    d028:	19404a36 	bltu	r3,r5,d154 <_free_r+0x240>
    d02c:	100ad1ba 	srli	r5,r2,6
    d030:	28c00e44 	addi	r3,r5,57
    d034:	18c7883a 	add	r3,r3,r3
    d038:	29400e04 	addi	r5,r5,56
    d03c:	18c7883a 	add	r3,r3,r3
    d040:	18c7883a 	add	r3,r3,r3
    d044:	1909883a 	add	r4,r3,r4
    d048:	20c00017 	ldw	r3,0(r4)
    d04c:	01c20034 	movhi	r7,2048
    d050:	213ffe04 	addi	r4,r4,-8
    d054:	39c31004 	addi	r7,r7,3136
    d058:	20c04426 	beq	r4,r3,d16c <_free_r+0x258>
    d05c:	01ffff04 	movi	r7,-4
    d060:	19400117 	ldw	r5,4(r3)
    d064:	29ca703a 	and	r5,r5,r7
    d068:	1140022e 	bgeu	r2,r5,d074 <_free_r+0x160>
    d06c:	18c00217 	ldw	r3,8(r3)
    d070:	20fffb1e 	bne	r4,r3,d060 <__alt_data_end+0xf000d060>
    d074:	19000317 	ldw	r4,12(r3)
    d078:	31000315 	stw	r4,12(r6)
    d07c:	30c00215 	stw	r3,8(r6)
    d080:	21800215 	stw	r6,8(r4)
    d084:	19800315 	stw	r6,12(r3)
    d088:	003fde06 	br	d004 <__alt_data_end+0xf000d004>
    d08c:	29c00217 	ldw	r7,8(r5)
    d090:	10c5883a 	add	r2,r2,r3
    d094:	00c20034 	movhi	r3,2048
    d098:	18c31204 	addi	r3,r3,3144
    d09c:	38c03b26 	beq	r7,r3,d18c <_free_r+0x278>
    d0a0:	2a000317 	ldw	r8,12(r5)
    d0a4:	11400054 	ori	r5,r2,1
    d0a8:	3087883a 	add	r3,r6,r2
    d0ac:	3a000315 	stw	r8,12(r7)
    d0b0:	41c00215 	stw	r7,8(r8)
    d0b4:	31400115 	stw	r5,4(r6)
    d0b8:	18800015 	stw	r2,0(r3)
    d0bc:	003fbd06 	br	cfb4 <__alt_data_end+0xf000cfb4>
    d0c0:	39c0004c 	andi	r7,r7,1
    d0c4:	10c5883a 	add	r2,r2,r3
    d0c8:	3800071e 	bne	r7,zero,d0e8 <_free_r+0x1d4>
    d0cc:	81fffe17 	ldw	r7,-8(r16)
    d0d0:	31cdc83a 	sub	r6,r6,r7
    d0d4:	30c00317 	ldw	r3,12(r6)
    d0d8:	31400217 	ldw	r5,8(r6)
    d0dc:	11c5883a 	add	r2,r2,r7
    d0e0:	28c00315 	stw	r3,12(r5)
    d0e4:	19400215 	stw	r5,8(r3)
    d0e8:	10c00054 	ori	r3,r2,1
    d0ec:	30c00115 	stw	r3,4(r6)
    d0f0:	00c20034 	movhi	r3,2048
    d0f4:	18c98504 	addi	r3,r3,9748
    d0f8:	18c00017 	ldw	r3,0(r3)
    d0fc:	21800215 	stw	r6,8(r4)
    d100:	10ffc036 	bltu	r2,r3,d004 <__alt_data_end+0xf000d004>
    d104:	00820034 	movhi	r2,2048
    d108:	1089c204 	addi	r2,r2,9992
    d10c:	11400017 	ldw	r5,0(r2)
    d110:	8809883a 	mov	r4,r17
    d114:	000cdf00 	call	cdf0 <_malloc_trim_r>
    d118:	003fba06 	br	d004 <__alt_data_end+0xf000d004>
    d11c:	28c9883a 	add	r4,r5,r3
    d120:	21000117 	ldw	r4,4(r4)
    d124:	2100004c 	andi	r4,r4,1
    d128:	2000391e 	bne	r4,zero,d210 <_free_r+0x2fc>
    d12c:	29c00217 	ldw	r7,8(r5)
    d130:	29000317 	ldw	r4,12(r5)
    d134:	1885883a 	add	r2,r3,r2
    d138:	10c00054 	ori	r3,r2,1
    d13c:	39000315 	stw	r4,12(r7)
    d140:	21c00215 	stw	r7,8(r4)
    d144:	30c00115 	stw	r3,4(r6)
    d148:	308d883a 	add	r6,r6,r2
    d14c:	30800015 	stw	r2,0(r6)
    d150:	003fac06 	br	d004 <__alt_data_end+0xf000d004>
    d154:	00c00504 	movi	r3,20
    d158:	19401536 	bltu	r3,r5,d1b0 <_free_r+0x29c>
    d15c:	28c01704 	addi	r3,r5,92
    d160:	18c7883a 	add	r3,r3,r3
    d164:	294016c4 	addi	r5,r5,91
    d168:	003fb406 	br	d03c <__alt_data_end+0xf000d03c>
    d16c:	280bd0ba 	srai	r5,r5,2
    d170:	00c00044 	movi	r3,1
    d174:	38800117 	ldw	r2,4(r7)
    d178:	194a983a 	sll	r5,r3,r5
    d17c:	2007883a 	mov	r3,r4
    d180:	2884b03a 	or	r2,r5,r2
    d184:	38800115 	stw	r2,4(r7)
    d188:	003fbb06 	br	d078 <__alt_data_end+0xf000d078>
    d18c:	21800515 	stw	r6,20(r4)
    d190:	21800415 	stw	r6,16(r4)
    d194:	10c00054 	ori	r3,r2,1
    d198:	31c00315 	stw	r7,12(r6)
    d19c:	31c00215 	stw	r7,8(r6)
    d1a0:	30c00115 	stw	r3,4(r6)
    d1a4:	308d883a 	add	r6,r6,r2
    d1a8:	30800015 	stw	r2,0(r6)
    d1ac:	003f9506 	br	d004 <__alt_data_end+0xf000d004>
    d1b0:	00c01504 	movi	r3,84
    d1b4:	19400536 	bltu	r3,r5,d1cc <_free_r+0x2b8>
    d1b8:	100ad33a 	srli	r5,r2,12
    d1bc:	28c01bc4 	addi	r3,r5,111
    d1c0:	18c7883a 	add	r3,r3,r3
    d1c4:	29401b84 	addi	r5,r5,110
    d1c8:	003f9c06 	br	d03c <__alt_data_end+0xf000d03c>
    d1cc:	00c05504 	movi	r3,340
    d1d0:	19400536 	bltu	r3,r5,d1e8 <_free_r+0x2d4>
    d1d4:	100ad3fa 	srli	r5,r2,15
    d1d8:	28c01e04 	addi	r3,r5,120
    d1dc:	18c7883a 	add	r3,r3,r3
    d1e0:	29401dc4 	addi	r5,r5,119
    d1e4:	003f9506 	br	d03c <__alt_data_end+0xf000d03c>
    d1e8:	00c15504 	movi	r3,1364
    d1ec:	19400536 	bltu	r3,r5,d204 <_free_r+0x2f0>
    d1f0:	100ad4ba 	srli	r5,r2,18
    d1f4:	28c01f44 	addi	r3,r5,125
    d1f8:	18c7883a 	add	r3,r3,r3
    d1fc:	29401f04 	addi	r5,r5,124
    d200:	003f8e06 	br	d03c <__alt_data_end+0xf000d03c>
    d204:	00c03f84 	movi	r3,254
    d208:	01401f84 	movi	r5,126
    d20c:	003f8b06 	br	d03c <__alt_data_end+0xf000d03c>
    d210:	10c00054 	ori	r3,r2,1
    d214:	30c00115 	stw	r3,4(r6)
    d218:	308d883a 	add	r6,r6,r2
    d21c:	30800015 	stw	r2,0(r6)
    d220:	003f7806 	br	d004 <__alt_data_end+0xf000d004>

0000d224 <__sfvwrite_r>:
    d224:	30800217 	ldw	r2,8(r6)
    d228:	10006726 	beq	r2,zero,d3c8 <__sfvwrite_r+0x1a4>
    d22c:	28c0030b 	ldhu	r3,12(r5)
    d230:	defff404 	addi	sp,sp,-48
    d234:	dd400715 	stw	r21,28(sp)
    d238:	dd000615 	stw	r20,24(sp)
    d23c:	dc000215 	stw	r16,8(sp)
    d240:	dfc00b15 	stw	ra,44(sp)
    d244:	df000a15 	stw	fp,40(sp)
    d248:	ddc00915 	stw	r23,36(sp)
    d24c:	dd800815 	stw	r22,32(sp)
    d250:	dcc00515 	stw	r19,20(sp)
    d254:	dc800415 	stw	r18,16(sp)
    d258:	dc400315 	stw	r17,12(sp)
    d25c:	1880020c 	andi	r2,r3,8
    d260:	2821883a 	mov	r16,r5
    d264:	202b883a 	mov	r21,r4
    d268:	3029883a 	mov	r20,r6
    d26c:	10002726 	beq	r2,zero,d30c <__sfvwrite_r+0xe8>
    d270:	28800417 	ldw	r2,16(r5)
    d274:	10002526 	beq	r2,zero,d30c <__sfvwrite_r+0xe8>
    d278:	1880008c 	andi	r2,r3,2
    d27c:	a4400017 	ldw	r17,0(r20)
    d280:	10002a26 	beq	r2,zero,d32c <__sfvwrite_r+0x108>
    d284:	05a00034 	movhi	r22,32768
    d288:	0027883a 	mov	r19,zero
    d28c:	0025883a 	mov	r18,zero
    d290:	b5bf0004 	addi	r22,r22,-1024
    d294:	980d883a 	mov	r6,r19
    d298:	a809883a 	mov	r4,r21
    d29c:	90004626 	beq	r18,zero,d3b8 <__sfvwrite_r+0x194>
    d2a0:	900f883a 	mov	r7,r18
    d2a4:	b480022e 	bgeu	r22,r18,d2b0 <__sfvwrite_r+0x8c>
    d2a8:	01e00034 	movhi	r7,32768
    d2ac:	39ff0004 	addi	r7,r7,-1024
    d2b0:	80800917 	ldw	r2,36(r16)
    d2b4:	81400717 	ldw	r5,28(r16)
    d2b8:	103ee83a 	callr	r2
    d2bc:	0080570e 	bge	zero,r2,d41c <__sfvwrite_r+0x1f8>
    d2c0:	a0c00217 	ldw	r3,8(r20)
    d2c4:	98a7883a 	add	r19,r19,r2
    d2c8:	90a5c83a 	sub	r18,r18,r2
    d2cc:	1885c83a 	sub	r2,r3,r2
    d2d0:	a0800215 	stw	r2,8(r20)
    d2d4:	103fef1e 	bne	r2,zero,d294 <__alt_data_end+0xf000d294>
    d2d8:	0005883a 	mov	r2,zero
    d2dc:	dfc00b17 	ldw	ra,44(sp)
    d2e0:	df000a17 	ldw	fp,40(sp)
    d2e4:	ddc00917 	ldw	r23,36(sp)
    d2e8:	dd800817 	ldw	r22,32(sp)
    d2ec:	dd400717 	ldw	r21,28(sp)
    d2f0:	dd000617 	ldw	r20,24(sp)
    d2f4:	dcc00517 	ldw	r19,20(sp)
    d2f8:	dc800417 	ldw	r18,16(sp)
    d2fc:	dc400317 	ldw	r17,12(sp)
    d300:	dc000217 	ldw	r16,8(sp)
    d304:	dec00c04 	addi	sp,sp,48
    d308:	f800283a 	ret
    d30c:	800b883a 	mov	r5,r16
    d310:	a809883a 	mov	r4,r21
    d314:	000adcc0 	call	adcc <__swsetup_r>
    d318:	1000eb1e 	bne	r2,zero,d6c8 <__sfvwrite_r+0x4a4>
    d31c:	80c0030b 	ldhu	r3,12(r16)
    d320:	a4400017 	ldw	r17,0(r20)
    d324:	1880008c 	andi	r2,r3,2
    d328:	103fd61e 	bne	r2,zero,d284 <__alt_data_end+0xf000d284>
    d32c:	1880004c 	andi	r2,r3,1
    d330:	10003f1e 	bne	r2,zero,d430 <__sfvwrite_r+0x20c>
    d334:	0039883a 	mov	fp,zero
    d338:	0025883a 	mov	r18,zero
    d33c:	90001a26 	beq	r18,zero,d3a8 <__sfvwrite_r+0x184>
    d340:	1880800c 	andi	r2,r3,512
    d344:	84c00217 	ldw	r19,8(r16)
    d348:	10002126 	beq	r2,zero,d3d0 <__sfvwrite_r+0x1ac>
    d34c:	982f883a 	mov	r23,r19
    d350:	94c09336 	bltu	r18,r19,d5a0 <__sfvwrite_r+0x37c>
    d354:	1881200c 	andi	r2,r3,1152
    d358:	10009e1e 	bne	r2,zero,d5d4 <__sfvwrite_r+0x3b0>
    d35c:	81000017 	ldw	r4,0(r16)
    d360:	b80d883a 	mov	r6,r23
    d364:	e00b883a 	mov	r5,fp
    d368:	000e3f00 	call	e3f0 <memmove>
    d36c:	80c00217 	ldw	r3,8(r16)
    d370:	81000017 	ldw	r4,0(r16)
    d374:	9005883a 	mov	r2,r18
    d378:	1ce7c83a 	sub	r19,r3,r19
    d37c:	25cf883a 	add	r7,r4,r23
    d380:	84c00215 	stw	r19,8(r16)
    d384:	81c00015 	stw	r7,0(r16)
    d388:	a0c00217 	ldw	r3,8(r20)
    d38c:	e0b9883a 	add	fp,fp,r2
    d390:	90a5c83a 	sub	r18,r18,r2
    d394:	18a7c83a 	sub	r19,r3,r2
    d398:	a4c00215 	stw	r19,8(r20)
    d39c:	983fce26 	beq	r19,zero,d2d8 <__alt_data_end+0xf000d2d8>
    d3a0:	80c0030b 	ldhu	r3,12(r16)
    d3a4:	903fe61e 	bne	r18,zero,d340 <__alt_data_end+0xf000d340>
    d3a8:	8f000017 	ldw	fp,0(r17)
    d3ac:	8c800117 	ldw	r18,4(r17)
    d3b0:	8c400204 	addi	r17,r17,8
    d3b4:	003fe106 	br	d33c <__alt_data_end+0xf000d33c>
    d3b8:	8cc00017 	ldw	r19,0(r17)
    d3bc:	8c800117 	ldw	r18,4(r17)
    d3c0:	8c400204 	addi	r17,r17,8
    d3c4:	003fb306 	br	d294 <__alt_data_end+0xf000d294>
    d3c8:	0005883a 	mov	r2,zero
    d3cc:	f800283a 	ret
    d3d0:	81000017 	ldw	r4,0(r16)
    d3d4:	80800417 	ldw	r2,16(r16)
    d3d8:	11005736 	bltu	r2,r4,d538 <__sfvwrite_r+0x314>
    d3dc:	85c00517 	ldw	r23,20(r16)
    d3e0:	95c05536 	bltu	r18,r23,d538 <__sfvwrite_r+0x314>
    d3e4:	00a00034 	movhi	r2,32768
    d3e8:	10bfffc4 	addi	r2,r2,-1
    d3ec:	9009883a 	mov	r4,r18
    d3f0:	1480012e 	bgeu	r2,r18,d3f8 <__sfvwrite_r+0x1d4>
    d3f4:	1009883a 	mov	r4,r2
    d3f8:	b80b883a 	mov	r5,r23
    d3fc:	00084840 	call	8484 <__divsi3>
    d400:	15cf383a 	mul	r7,r2,r23
    d404:	81400717 	ldw	r5,28(r16)
    d408:	80800917 	ldw	r2,36(r16)
    d40c:	e00d883a 	mov	r6,fp
    d410:	a809883a 	mov	r4,r21
    d414:	103ee83a 	callr	r2
    d418:	00bfdb16 	blt	zero,r2,d388 <__alt_data_end+0xf000d388>
    d41c:	8080030b 	ldhu	r2,12(r16)
    d420:	10801014 	ori	r2,r2,64
    d424:	8080030d 	sth	r2,12(r16)
    d428:	00bfffc4 	movi	r2,-1
    d42c:	003fab06 	br	d2dc <__alt_data_end+0xf000d2dc>
    d430:	0027883a 	mov	r19,zero
    d434:	0011883a 	mov	r8,zero
    d438:	0039883a 	mov	fp,zero
    d43c:	0025883a 	mov	r18,zero
    d440:	90001f26 	beq	r18,zero,d4c0 <__sfvwrite_r+0x29c>
    d444:	40005a26 	beq	r8,zero,d5b0 <__sfvwrite_r+0x38c>
    d448:	982d883a 	mov	r22,r19
    d44c:	94c0012e 	bgeu	r18,r19,d454 <__sfvwrite_r+0x230>
    d450:	902d883a 	mov	r22,r18
    d454:	81000017 	ldw	r4,0(r16)
    d458:	80800417 	ldw	r2,16(r16)
    d45c:	b02f883a 	mov	r23,r22
    d460:	81c00517 	ldw	r7,20(r16)
    d464:	1100032e 	bgeu	r2,r4,d474 <__sfvwrite_r+0x250>
    d468:	80c00217 	ldw	r3,8(r16)
    d46c:	38c7883a 	add	r3,r7,r3
    d470:	1d801816 	blt	r3,r22,d4d4 <__sfvwrite_r+0x2b0>
    d474:	b1c03e16 	blt	r22,r7,d570 <__sfvwrite_r+0x34c>
    d478:	80800917 	ldw	r2,36(r16)
    d47c:	81400717 	ldw	r5,28(r16)
    d480:	e00d883a 	mov	r6,fp
    d484:	da000115 	stw	r8,4(sp)
    d488:	a809883a 	mov	r4,r21
    d48c:	103ee83a 	callr	r2
    d490:	102f883a 	mov	r23,r2
    d494:	da000117 	ldw	r8,4(sp)
    d498:	00bfe00e 	bge	zero,r2,d41c <__alt_data_end+0xf000d41c>
    d49c:	9de7c83a 	sub	r19,r19,r23
    d4a0:	98001f26 	beq	r19,zero,d520 <__sfvwrite_r+0x2fc>
    d4a4:	a0800217 	ldw	r2,8(r20)
    d4a8:	e5f9883a 	add	fp,fp,r23
    d4ac:	95e5c83a 	sub	r18,r18,r23
    d4b0:	15efc83a 	sub	r23,r2,r23
    d4b4:	a5c00215 	stw	r23,8(r20)
    d4b8:	b83f8726 	beq	r23,zero,d2d8 <__alt_data_end+0xf000d2d8>
    d4bc:	903fe11e 	bne	r18,zero,d444 <__alt_data_end+0xf000d444>
    d4c0:	8f000017 	ldw	fp,0(r17)
    d4c4:	8c800117 	ldw	r18,4(r17)
    d4c8:	0011883a 	mov	r8,zero
    d4cc:	8c400204 	addi	r17,r17,8
    d4d0:	003fdb06 	br	d440 <__alt_data_end+0xf000d440>
    d4d4:	180d883a 	mov	r6,r3
    d4d8:	e00b883a 	mov	r5,fp
    d4dc:	da000115 	stw	r8,4(sp)
    d4e0:	d8c00015 	stw	r3,0(sp)
    d4e4:	000e3f00 	call	e3f0 <memmove>
    d4e8:	d8c00017 	ldw	r3,0(sp)
    d4ec:	80800017 	ldw	r2,0(r16)
    d4f0:	800b883a 	mov	r5,r16
    d4f4:	a809883a 	mov	r4,r21
    d4f8:	10c5883a 	add	r2,r2,r3
    d4fc:	80800015 	stw	r2,0(r16)
    d500:	d8c00015 	stw	r3,0(sp)
    d504:	000c9c40 	call	c9c4 <_fflush_r>
    d508:	d8c00017 	ldw	r3,0(sp)
    d50c:	da000117 	ldw	r8,4(sp)
    d510:	103fc21e 	bne	r2,zero,d41c <__alt_data_end+0xf000d41c>
    d514:	182f883a 	mov	r23,r3
    d518:	9de7c83a 	sub	r19,r19,r23
    d51c:	983fe11e 	bne	r19,zero,d4a4 <__alt_data_end+0xf000d4a4>
    d520:	800b883a 	mov	r5,r16
    d524:	a809883a 	mov	r4,r21
    d528:	000c9c40 	call	c9c4 <_fflush_r>
    d52c:	103fbb1e 	bne	r2,zero,d41c <__alt_data_end+0xf000d41c>
    d530:	0011883a 	mov	r8,zero
    d534:	003fdb06 	br	d4a4 <__alt_data_end+0xf000d4a4>
    d538:	94c0012e 	bgeu	r18,r19,d540 <__sfvwrite_r+0x31c>
    d53c:	9027883a 	mov	r19,r18
    d540:	980d883a 	mov	r6,r19
    d544:	e00b883a 	mov	r5,fp
    d548:	000e3f00 	call	e3f0 <memmove>
    d54c:	80800217 	ldw	r2,8(r16)
    d550:	80c00017 	ldw	r3,0(r16)
    d554:	14c5c83a 	sub	r2,r2,r19
    d558:	1cc7883a 	add	r3,r3,r19
    d55c:	80800215 	stw	r2,8(r16)
    d560:	80c00015 	stw	r3,0(r16)
    d564:	10004326 	beq	r2,zero,d674 <__sfvwrite_r+0x450>
    d568:	9805883a 	mov	r2,r19
    d56c:	003f8606 	br	d388 <__alt_data_end+0xf000d388>
    d570:	b00d883a 	mov	r6,r22
    d574:	e00b883a 	mov	r5,fp
    d578:	da000115 	stw	r8,4(sp)
    d57c:	000e3f00 	call	e3f0 <memmove>
    d580:	80800217 	ldw	r2,8(r16)
    d584:	80c00017 	ldw	r3,0(r16)
    d588:	da000117 	ldw	r8,4(sp)
    d58c:	1585c83a 	sub	r2,r2,r22
    d590:	1dad883a 	add	r22,r3,r22
    d594:	80800215 	stw	r2,8(r16)
    d598:	85800015 	stw	r22,0(r16)
    d59c:	003fbf06 	br	d49c <__alt_data_end+0xf000d49c>
    d5a0:	81000017 	ldw	r4,0(r16)
    d5a4:	9027883a 	mov	r19,r18
    d5a8:	902f883a 	mov	r23,r18
    d5ac:	003f6c06 	br	d360 <__alt_data_end+0xf000d360>
    d5b0:	900d883a 	mov	r6,r18
    d5b4:	01400284 	movi	r5,10
    d5b8:	e009883a 	mov	r4,fp
    d5bc:	000e30c0 	call	e30c <memchr>
    d5c0:	10003e26 	beq	r2,zero,d6bc <__sfvwrite_r+0x498>
    d5c4:	10800044 	addi	r2,r2,1
    d5c8:	1727c83a 	sub	r19,r2,fp
    d5cc:	02000044 	movi	r8,1
    d5d0:	003f9d06 	br	d448 <__alt_data_end+0xf000d448>
    d5d4:	80800517 	ldw	r2,20(r16)
    d5d8:	81400417 	ldw	r5,16(r16)
    d5dc:	81c00017 	ldw	r7,0(r16)
    d5e0:	10a7883a 	add	r19,r2,r2
    d5e4:	9885883a 	add	r2,r19,r2
    d5e8:	1026d7fa 	srli	r19,r2,31
    d5ec:	396dc83a 	sub	r22,r7,r5
    d5f0:	b1000044 	addi	r4,r22,1
    d5f4:	9885883a 	add	r2,r19,r2
    d5f8:	1027d07a 	srai	r19,r2,1
    d5fc:	2485883a 	add	r2,r4,r18
    d600:	980d883a 	mov	r6,r19
    d604:	9880022e 	bgeu	r19,r2,d610 <__sfvwrite_r+0x3ec>
    d608:	1027883a 	mov	r19,r2
    d60c:	100d883a 	mov	r6,r2
    d610:	18c1000c 	andi	r3,r3,1024
    d614:	18001c26 	beq	r3,zero,d688 <__sfvwrite_r+0x464>
    d618:	300b883a 	mov	r5,r6
    d61c:	a809883a 	mov	r4,r21
    d620:	000db000 	call	db00 <_malloc_r>
    d624:	102f883a 	mov	r23,r2
    d628:	10002926 	beq	r2,zero,d6d0 <__sfvwrite_r+0x4ac>
    d62c:	81400417 	ldw	r5,16(r16)
    d630:	b00d883a 	mov	r6,r22
    d634:	1009883a 	mov	r4,r2
    d638:	00086b40 	call	86b4 <memcpy>
    d63c:	8080030b 	ldhu	r2,12(r16)
    d640:	00fedfc4 	movi	r3,-1153
    d644:	10c4703a 	and	r2,r2,r3
    d648:	10802014 	ori	r2,r2,128
    d64c:	8080030d 	sth	r2,12(r16)
    d650:	bd89883a 	add	r4,r23,r22
    d654:	9d8fc83a 	sub	r7,r19,r22
    d658:	85c00415 	stw	r23,16(r16)
    d65c:	84c00515 	stw	r19,20(r16)
    d660:	81000015 	stw	r4,0(r16)
    d664:	9027883a 	mov	r19,r18
    d668:	81c00215 	stw	r7,8(r16)
    d66c:	902f883a 	mov	r23,r18
    d670:	003f3b06 	br	d360 <__alt_data_end+0xf000d360>
    d674:	800b883a 	mov	r5,r16
    d678:	a809883a 	mov	r4,r21
    d67c:	000c9c40 	call	c9c4 <_fflush_r>
    d680:	103fb926 	beq	r2,zero,d568 <__alt_data_end+0xf000d568>
    d684:	003f6506 	br	d41c <__alt_data_end+0xf000d41c>
    d688:	a809883a 	mov	r4,r21
    d68c:	000f5480 	call	f548 <_realloc_r>
    d690:	102f883a 	mov	r23,r2
    d694:	103fee1e 	bne	r2,zero,d650 <__alt_data_end+0xf000d650>
    d698:	81400417 	ldw	r5,16(r16)
    d69c:	a809883a 	mov	r4,r21
    d6a0:	000cf140 	call	cf14 <_free_r>
    d6a4:	8080030b 	ldhu	r2,12(r16)
    d6a8:	00ffdfc4 	movi	r3,-129
    d6ac:	1884703a 	and	r2,r3,r2
    d6b0:	00c00304 	movi	r3,12
    d6b4:	a8c00015 	stw	r3,0(r21)
    d6b8:	003f5906 	br	d420 <__alt_data_end+0xf000d420>
    d6bc:	94c00044 	addi	r19,r18,1
    d6c0:	02000044 	movi	r8,1
    d6c4:	003f6006 	br	d448 <__alt_data_end+0xf000d448>
    d6c8:	00bfffc4 	movi	r2,-1
    d6cc:	003f0306 	br	d2dc <__alt_data_end+0xf000d2dc>
    d6d0:	00800304 	movi	r2,12
    d6d4:	a8800015 	stw	r2,0(r21)
    d6d8:	8080030b 	ldhu	r2,12(r16)
    d6dc:	003f5006 	br	d420 <__alt_data_end+0xf000d420>

0000d6e0 <_fwalk>:
    d6e0:	defff704 	addi	sp,sp,-36
    d6e4:	dd000415 	stw	r20,16(sp)
    d6e8:	dfc00815 	stw	ra,32(sp)
    d6ec:	ddc00715 	stw	r23,28(sp)
    d6f0:	dd800615 	stw	r22,24(sp)
    d6f4:	dd400515 	stw	r21,20(sp)
    d6f8:	dcc00315 	stw	r19,12(sp)
    d6fc:	dc800215 	stw	r18,8(sp)
    d700:	dc400115 	stw	r17,4(sp)
    d704:	dc000015 	stw	r16,0(sp)
    d708:	2500b804 	addi	r20,r4,736
    d70c:	a0002326 	beq	r20,zero,d79c <_fwalk+0xbc>
    d710:	282b883a 	mov	r21,r5
    d714:	002f883a 	mov	r23,zero
    d718:	05800044 	movi	r22,1
    d71c:	04ffffc4 	movi	r19,-1
    d720:	a4400117 	ldw	r17,4(r20)
    d724:	a4800217 	ldw	r18,8(r20)
    d728:	8c7fffc4 	addi	r17,r17,-1
    d72c:	88000d16 	blt	r17,zero,d764 <_fwalk+0x84>
    d730:	94000304 	addi	r16,r18,12
    d734:	94800384 	addi	r18,r18,14
    d738:	8080000b 	ldhu	r2,0(r16)
    d73c:	8c7fffc4 	addi	r17,r17,-1
    d740:	813ffd04 	addi	r4,r16,-12
    d744:	b080042e 	bgeu	r22,r2,d758 <_fwalk+0x78>
    d748:	9080000f 	ldh	r2,0(r18)
    d74c:	14c00226 	beq	r2,r19,d758 <_fwalk+0x78>
    d750:	a83ee83a 	callr	r21
    d754:	b8aeb03a 	or	r23,r23,r2
    d758:	84001a04 	addi	r16,r16,104
    d75c:	94801a04 	addi	r18,r18,104
    d760:	8cfff51e 	bne	r17,r19,d738 <__alt_data_end+0xf000d738>
    d764:	a5000017 	ldw	r20,0(r20)
    d768:	a03fed1e 	bne	r20,zero,d720 <__alt_data_end+0xf000d720>
    d76c:	b805883a 	mov	r2,r23
    d770:	dfc00817 	ldw	ra,32(sp)
    d774:	ddc00717 	ldw	r23,28(sp)
    d778:	dd800617 	ldw	r22,24(sp)
    d77c:	dd400517 	ldw	r21,20(sp)
    d780:	dd000417 	ldw	r20,16(sp)
    d784:	dcc00317 	ldw	r19,12(sp)
    d788:	dc800217 	ldw	r18,8(sp)
    d78c:	dc400117 	ldw	r17,4(sp)
    d790:	dc000017 	ldw	r16,0(sp)
    d794:	dec00904 	addi	sp,sp,36
    d798:	f800283a 	ret
    d79c:	002f883a 	mov	r23,zero
    d7a0:	003ff206 	br	d76c <__alt_data_end+0xf000d76c>

0000d7a4 <_fwalk_reent>:
    d7a4:	defff704 	addi	sp,sp,-36
    d7a8:	dd000415 	stw	r20,16(sp)
    d7ac:	dfc00815 	stw	ra,32(sp)
    d7b0:	ddc00715 	stw	r23,28(sp)
    d7b4:	dd800615 	stw	r22,24(sp)
    d7b8:	dd400515 	stw	r21,20(sp)
    d7bc:	dcc00315 	stw	r19,12(sp)
    d7c0:	dc800215 	stw	r18,8(sp)
    d7c4:	dc400115 	stw	r17,4(sp)
    d7c8:	dc000015 	stw	r16,0(sp)
    d7cc:	2500b804 	addi	r20,r4,736
    d7d0:	a0002326 	beq	r20,zero,d860 <_fwalk_reent+0xbc>
    d7d4:	282b883a 	mov	r21,r5
    d7d8:	2027883a 	mov	r19,r4
    d7dc:	002f883a 	mov	r23,zero
    d7e0:	05800044 	movi	r22,1
    d7e4:	04bfffc4 	movi	r18,-1
    d7e8:	a4400117 	ldw	r17,4(r20)
    d7ec:	a4000217 	ldw	r16,8(r20)
    d7f0:	8c7fffc4 	addi	r17,r17,-1
    d7f4:	88000c16 	blt	r17,zero,d828 <_fwalk_reent+0x84>
    d7f8:	84000304 	addi	r16,r16,12
    d7fc:	8080000b 	ldhu	r2,0(r16)
    d800:	8c7fffc4 	addi	r17,r17,-1
    d804:	817ffd04 	addi	r5,r16,-12
    d808:	b080052e 	bgeu	r22,r2,d820 <_fwalk_reent+0x7c>
    d80c:	8080008f 	ldh	r2,2(r16)
    d810:	9809883a 	mov	r4,r19
    d814:	14800226 	beq	r2,r18,d820 <_fwalk_reent+0x7c>
    d818:	a83ee83a 	callr	r21
    d81c:	b8aeb03a 	or	r23,r23,r2
    d820:	84001a04 	addi	r16,r16,104
    d824:	8cbff51e 	bne	r17,r18,d7fc <__alt_data_end+0xf000d7fc>
    d828:	a5000017 	ldw	r20,0(r20)
    d82c:	a03fee1e 	bne	r20,zero,d7e8 <__alt_data_end+0xf000d7e8>
    d830:	b805883a 	mov	r2,r23
    d834:	dfc00817 	ldw	ra,32(sp)
    d838:	ddc00717 	ldw	r23,28(sp)
    d83c:	dd800617 	ldw	r22,24(sp)
    d840:	dd400517 	ldw	r21,20(sp)
    d844:	dd000417 	ldw	r20,16(sp)
    d848:	dcc00317 	ldw	r19,12(sp)
    d84c:	dc800217 	ldw	r18,8(sp)
    d850:	dc400117 	ldw	r17,4(sp)
    d854:	dc000017 	ldw	r16,0(sp)
    d858:	dec00904 	addi	sp,sp,36
    d85c:	f800283a 	ret
    d860:	002f883a 	mov	r23,zero
    d864:	003ff206 	br	d830 <__alt_data_end+0xf000d830>

0000d868 <_setlocale_r>:
    d868:	30001b26 	beq	r6,zero,d8d8 <_setlocale_r+0x70>
    d86c:	01420034 	movhi	r5,2048
    d870:	defffe04 	addi	sp,sp,-8
    d874:	2940bb04 	addi	r5,r5,748
    d878:	3009883a 	mov	r4,r6
    d87c:	dc000015 	stw	r16,0(sp)
    d880:	dfc00115 	stw	ra,4(sp)
    d884:	3021883a 	mov	r16,r6
    d888:	000fcb00 	call	fcb0 <strcmp>
    d88c:	1000061e 	bne	r2,zero,d8a8 <_setlocale_r+0x40>
    d890:	00820034 	movhi	r2,2048
    d894:	1080ba04 	addi	r2,r2,744
    d898:	dfc00117 	ldw	ra,4(sp)
    d89c:	dc000017 	ldw	r16,0(sp)
    d8a0:	dec00204 	addi	sp,sp,8
    d8a4:	f800283a 	ret
    d8a8:	01420034 	movhi	r5,2048
    d8ac:	2940ba04 	addi	r5,r5,744
    d8b0:	8009883a 	mov	r4,r16
    d8b4:	000fcb00 	call	fcb0 <strcmp>
    d8b8:	103ff526 	beq	r2,zero,d890 <__alt_data_end+0xf000d890>
    d8bc:	01420034 	movhi	r5,2048
    d8c0:	2940a504 	addi	r5,r5,660
    d8c4:	8009883a 	mov	r4,r16
    d8c8:	000fcb00 	call	fcb0 <strcmp>
    d8cc:	103ff026 	beq	r2,zero,d890 <__alt_data_end+0xf000d890>
    d8d0:	0005883a 	mov	r2,zero
    d8d4:	003ff006 	br	d898 <__alt_data_end+0xf000d898>
    d8d8:	00820034 	movhi	r2,2048
    d8dc:	1080ba04 	addi	r2,r2,744
    d8e0:	f800283a 	ret

0000d8e4 <__locale_charset>:
    d8e4:	00820034 	movhi	r2,2048
    d8e8:	1082fa04 	addi	r2,r2,3048
    d8ec:	f800283a 	ret

0000d8f0 <__locale_mb_cur_max>:
    d8f0:	00820034 	movhi	r2,2048
    d8f4:	10898304 	addi	r2,r2,9740
    d8f8:	10800017 	ldw	r2,0(r2)
    d8fc:	f800283a 	ret

0000d900 <__locale_msgcharset>:
    d900:	00820034 	movhi	r2,2048
    d904:	1082f204 	addi	r2,r2,3016
    d908:	f800283a 	ret

0000d90c <__locale_cjk_lang>:
    d90c:	0005883a 	mov	r2,zero
    d910:	f800283a 	ret

0000d914 <_localeconv_r>:
    d914:	00820034 	movhi	r2,2048
    d918:	10830204 	addi	r2,r2,3080
    d91c:	f800283a 	ret

0000d920 <setlocale>:
    d920:	00820034 	movhi	r2,2048
    d924:	10898204 	addi	r2,r2,9736
    d928:	280d883a 	mov	r6,r5
    d92c:	200b883a 	mov	r5,r4
    d930:	11000017 	ldw	r4,0(r2)
    d934:	000d8681 	jmpi	d868 <_setlocale_r>

0000d938 <localeconv>:
    d938:	00820034 	movhi	r2,2048
    d93c:	10830204 	addi	r2,r2,3080
    d940:	f800283a 	ret

0000d944 <__smakebuf_r>:
    d944:	2880030b 	ldhu	r2,12(r5)
    d948:	10c0008c 	andi	r3,r2,2
    d94c:	1800411e 	bne	r3,zero,da54 <__smakebuf_r+0x110>
    d950:	deffec04 	addi	sp,sp,-80
    d954:	dc000f15 	stw	r16,60(sp)
    d958:	2821883a 	mov	r16,r5
    d95c:	2940038f 	ldh	r5,14(r5)
    d960:	dc401015 	stw	r17,64(sp)
    d964:	dfc01315 	stw	ra,76(sp)
    d968:	dcc01215 	stw	r19,72(sp)
    d96c:	dc801115 	stw	r18,68(sp)
    d970:	2023883a 	mov	r17,r4
    d974:	28001c16 	blt	r5,zero,d9e8 <__smakebuf_r+0xa4>
    d978:	d80d883a 	mov	r6,sp
    d97c:	00118580 	call	11858 <_fstat_r>
    d980:	10001816 	blt	r2,zero,d9e4 <__smakebuf_r+0xa0>
    d984:	d8800117 	ldw	r2,4(sp)
    d988:	00e00014 	movui	r3,32768
    d98c:	10bc000c 	andi	r2,r2,61440
    d990:	14c80020 	cmpeqi	r19,r2,8192
    d994:	10c03726 	beq	r2,r3,da74 <__smakebuf_r+0x130>
    d998:	80c0030b 	ldhu	r3,12(r16)
    d99c:	18c20014 	ori	r3,r3,2048
    d9a0:	80c0030d 	sth	r3,12(r16)
    d9a4:	00c80004 	movi	r3,8192
    d9a8:	10c0521e 	bne	r2,r3,daf4 <__smakebuf_r+0x1b0>
    d9ac:	8140038f 	ldh	r5,14(r16)
    d9b0:	8809883a 	mov	r4,r17
    d9b4:	00118b40 	call	118b4 <_isatty_r>
    d9b8:	10004c26 	beq	r2,zero,daec <__smakebuf_r+0x1a8>
    d9bc:	8080030b 	ldhu	r2,12(r16)
    d9c0:	80c010c4 	addi	r3,r16,67
    d9c4:	80c00015 	stw	r3,0(r16)
    d9c8:	10800054 	ori	r2,r2,1
    d9cc:	8080030d 	sth	r2,12(r16)
    d9d0:	00800044 	movi	r2,1
    d9d4:	80c00415 	stw	r3,16(r16)
    d9d8:	80800515 	stw	r2,20(r16)
    d9dc:	04810004 	movi	r18,1024
    d9e0:	00000706 	br	da00 <__smakebuf_r+0xbc>
    d9e4:	8080030b 	ldhu	r2,12(r16)
    d9e8:	10c0200c 	andi	r3,r2,128
    d9ec:	18001f1e 	bne	r3,zero,da6c <__smakebuf_r+0x128>
    d9f0:	04810004 	movi	r18,1024
    d9f4:	10820014 	ori	r2,r2,2048
    d9f8:	8080030d 	sth	r2,12(r16)
    d9fc:	0027883a 	mov	r19,zero
    da00:	900b883a 	mov	r5,r18
    da04:	8809883a 	mov	r4,r17
    da08:	000db000 	call	db00 <_malloc_r>
    da0c:	10002c26 	beq	r2,zero,dac0 <__smakebuf_r+0x17c>
    da10:	80c0030b 	ldhu	r3,12(r16)
    da14:	01000074 	movhi	r4,1
    da18:	21329604 	addi	r4,r4,-13736
    da1c:	89000f15 	stw	r4,60(r17)
    da20:	18c02014 	ori	r3,r3,128
    da24:	80c0030d 	sth	r3,12(r16)
    da28:	80800015 	stw	r2,0(r16)
    da2c:	80800415 	stw	r2,16(r16)
    da30:	84800515 	stw	r18,20(r16)
    da34:	98001a1e 	bne	r19,zero,daa0 <__smakebuf_r+0x15c>
    da38:	dfc01317 	ldw	ra,76(sp)
    da3c:	dcc01217 	ldw	r19,72(sp)
    da40:	dc801117 	ldw	r18,68(sp)
    da44:	dc401017 	ldw	r17,64(sp)
    da48:	dc000f17 	ldw	r16,60(sp)
    da4c:	dec01404 	addi	sp,sp,80
    da50:	f800283a 	ret
    da54:	288010c4 	addi	r2,r5,67
    da58:	28800015 	stw	r2,0(r5)
    da5c:	28800415 	stw	r2,16(r5)
    da60:	00800044 	movi	r2,1
    da64:	28800515 	stw	r2,20(r5)
    da68:	f800283a 	ret
    da6c:	04801004 	movi	r18,64
    da70:	003fe006 	br	d9f4 <__alt_data_end+0xf000d9f4>
    da74:	81000a17 	ldw	r4,40(r16)
    da78:	00c00074 	movhi	r3,1
    da7c:	18ff1304 	addi	r3,r3,-948
    da80:	20ffc51e 	bne	r4,r3,d998 <__alt_data_end+0xf000d998>
    da84:	8080030b 	ldhu	r2,12(r16)
    da88:	04810004 	movi	r18,1024
    da8c:	84801315 	stw	r18,76(r16)
    da90:	1484b03a 	or	r2,r2,r18
    da94:	8080030d 	sth	r2,12(r16)
    da98:	0027883a 	mov	r19,zero
    da9c:	003fd806 	br	da00 <__alt_data_end+0xf000da00>
    daa0:	8140038f 	ldh	r5,14(r16)
    daa4:	8809883a 	mov	r4,r17
    daa8:	00118b40 	call	118b4 <_isatty_r>
    daac:	103fe226 	beq	r2,zero,da38 <__alt_data_end+0xf000da38>
    dab0:	8080030b 	ldhu	r2,12(r16)
    dab4:	10800054 	ori	r2,r2,1
    dab8:	8080030d 	sth	r2,12(r16)
    dabc:	003fde06 	br	da38 <__alt_data_end+0xf000da38>
    dac0:	8080030b 	ldhu	r2,12(r16)
    dac4:	10c0800c 	andi	r3,r2,512
    dac8:	183fdb1e 	bne	r3,zero,da38 <__alt_data_end+0xf000da38>
    dacc:	10800094 	ori	r2,r2,2
    dad0:	80c010c4 	addi	r3,r16,67
    dad4:	8080030d 	sth	r2,12(r16)
    dad8:	00800044 	movi	r2,1
    dadc:	80c00015 	stw	r3,0(r16)
    dae0:	80c00415 	stw	r3,16(r16)
    dae4:	80800515 	stw	r2,20(r16)
    dae8:	003fd306 	br	da38 <__alt_data_end+0xf000da38>
    daec:	04810004 	movi	r18,1024
    daf0:	003fc306 	br	da00 <__alt_data_end+0xf000da00>
    daf4:	0027883a 	mov	r19,zero
    daf8:	04810004 	movi	r18,1024
    dafc:	003fc006 	br	da00 <__alt_data_end+0xf000da00>

0000db00 <_malloc_r>:
    db00:	defff504 	addi	sp,sp,-44
    db04:	dc800315 	stw	r18,12(sp)
    db08:	dfc00a15 	stw	ra,40(sp)
    db0c:	df000915 	stw	fp,36(sp)
    db10:	ddc00815 	stw	r23,32(sp)
    db14:	dd800715 	stw	r22,28(sp)
    db18:	dd400615 	stw	r21,24(sp)
    db1c:	dd000515 	stw	r20,20(sp)
    db20:	dcc00415 	stw	r19,16(sp)
    db24:	dc400215 	stw	r17,8(sp)
    db28:	dc000115 	stw	r16,4(sp)
    db2c:	288002c4 	addi	r2,r5,11
    db30:	00c00584 	movi	r3,22
    db34:	2025883a 	mov	r18,r4
    db38:	18807f2e 	bgeu	r3,r2,dd38 <_malloc_r+0x238>
    db3c:	047ffe04 	movi	r17,-8
    db40:	1462703a 	and	r17,r2,r17
    db44:	8800a316 	blt	r17,zero,ddd4 <_malloc_r+0x2d4>
    db48:	8940a236 	bltu	r17,r5,ddd4 <_malloc_r+0x2d4>
    db4c:	0012e6c0 	call	12e6c <__malloc_lock>
    db50:	00807dc4 	movi	r2,503
    db54:	1441e92e 	bgeu	r2,r17,e2fc <_malloc_r+0x7fc>
    db58:	8804d27a 	srli	r2,r17,9
    db5c:	1000a126 	beq	r2,zero,dde4 <_malloc_r+0x2e4>
    db60:	00c00104 	movi	r3,4
    db64:	18811e36 	bltu	r3,r2,dfe0 <_malloc_r+0x4e0>
    db68:	8804d1ba 	srli	r2,r17,6
    db6c:	12000e44 	addi	r8,r2,57
    db70:	11c00e04 	addi	r7,r2,56
    db74:	4209883a 	add	r4,r8,r8
    db78:	04c20034 	movhi	r19,2048
    db7c:	2109883a 	add	r4,r4,r4
    db80:	9cc31004 	addi	r19,r19,3136
    db84:	2109883a 	add	r4,r4,r4
    db88:	9909883a 	add	r4,r19,r4
    db8c:	24000117 	ldw	r16,4(r4)
    db90:	213ffe04 	addi	r4,r4,-8
    db94:	24009726 	beq	r4,r16,ddf4 <_malloc_r+0x2f4>
    db98:	80800117 	ldw	r2,4(r16)
    db9c:	01bfff04 	movi	r6,-4
    dba0:	014003c4 	movi	r5,15
    dba4:	1184703a 	and	r2,r2,r6
    dba8:	1447c83a 	sub	r3,r2,r17
    dbac:	28c00716 	blt	r5,r3,dbcc <_malloc_r+0xcc>
    dbb0:	1800920e 	bge	r3,zero,ddfc <_malloc_r+0x2fc>
    dbb4:	84000317 	ldw	r16,12(r16)
    dbb8:	24008e26 	beq	r4,r16,ddf4 <_malloc_r+0x2f4>
    dbbc:	80800117 	ldw	r2,4(r16)
    dbc0:	1184703a 	and	r2,r2,r6
    dbc4:	1447c83a 	sub	r3,r2,r17
    dbc8:	28fff90e 	bge	r5,r3,dbb0 <__alt_data_end+0xf000dbb0>
    dbcc:	3809883a 	mov	r4,r7
    dbd0:	01820034 	movhi	r6,2048
    dbd4:	9c000417 	ldw	r16,16(r19)
    dbd8:	31831004 	addi	r6,r6,3136
    dbdc:	32000204 	addi	r8,r6,8
    dbe0:	82013426 	beq	r16,r8,e0b4 <_malloc_r+0x5b4>
    dbe4:	80c00117 	ldw	r3,4(r16)
    dbe8:	00bfff04 	movi	r2,-4
    dbec:	188e703a 	and	r7,r3,r2
    dbf0:	3c45c83a 	sub	r2,r7,r17
    dbf4:	00c003c4 	movi	r3,15
    dbf8:	18811f16 	blt	r3,r2,e078 <_malloc_r+0x578>
    dbfc:	32000515 	stw	r8,20(r6)
    dc00:	32000415 	stw	r8,16(r6)
    dc04:	10007f0e 	bge	r2,zero,de04 <_malloc_r+0x304>
    dc08:	00807fc4 	movi	r2,511
    dc0c:	11c0fd36 	bltu	r2,r7,e004 <_malloc_r+0x504>
    dc10:	3806d0fa 	srli	r3,r7,3
    dc14:	01c00044 	movi	r7,1
    dc18:	30800117 	ldw	r2,4(r6)
    dc1c:	19400044 	addi	r5,r3,1
    dc20:	294b883a 	add	r5,r5,r5
    dc24:	1807d0ba 	srai	r3,r3,2
    dc28:	294b883a 	add	r5,r5,r5
    dc2c:	294b883a 	add	r5,r5,r5
    dc30:	298b883a 	add	r5,r5,r6
    dc34:	38c6983a 	sll	r3,r7,r3
    dc38:	29c00017 	ldw	r7,0(r5)
    dc3c:	2a7ffe04 	addi	r9,r5,-8
    dc40:	1886b03a 	or	r3,r3,r2
    dc44:	82400315 	stw	r9,12(r16)
    dc48:	81c00215 	stw	r7,8(r16)
    dc4c:	30c00115 	stw	r3,4(r6)
    dc50:	2c000015 	stw	r16,0(r5)
    dc54:	3c000315 	stw	r16,12(r7)
    dc58:	2005d0ba 	srai	r2,r4,2
    dc5c:	01400044 	movi	r5,1
    dc60:	288a983a 	sll	r5,r5,r2
    dc64:	19406f36 	bltu	r3,r5,de24 <_malloc_r+0x324>
    dc68:	28c4703a 	and	r2,r5,r3
    dc6c:	10000a1e 	bne	r2,zero,dc98 <_malloc_r+0x198>
    dc70:	00bfff04 	movi	r2,-4
    dc74:	294b883a 	add	r5,r5,r5
    dc78:	2088703a 	and	r4,r4,r2
    dc7c:	28c4703a 	and	r2,r5,r3
    dc80:	21000104 	addi	r4,r4,4
    dc84:	1000041e 	bne	r2,zero,dc98 <_malloc_r+0x198>
    dc88:	294b883a 	add	r5,r5,r5
    dc8c:	28c4703a 	and	r2,r5,r3
    dc90:	21000104 	addi	r4,r4,4
    dc94:	103ffc26 	beq	r2,zero,dc88 <__alt_data_end+0xf000dc88>
    dc98:	02bfff04 	movi	r10,-4
    dc9c:	024003c4 	movi	r9,15
    dca0:	21800044 	addi	r6,r4,1
    dca4:	318d883a 	add	r6,r6,r6
    dca8:	318d883a 	add	r6,r6,r6
    dcac:	318d883a 	add	r6,r6,r6
    dcb0:	998d883a 	add	r6,r19,r6
    dcb4:	333ffe04 	addi	r12,r6,-8
    dcb8:	2017883a 	mov	r11,r4
    dcbc:	31800104 	addi	r6,r6,4
    dcc0:	34000017 	ldw	r16,0(r6)
    dcc4:	31fffd04 	addi	r7,r6,-12
    dcc8:	81c0041e 	bne	r16,r7,dcdc <_malloc_r+0x1dc>
    dccc:	0000fb06 	br	e0bc <_malloc_r+0x5bc>
    dcd0:	1801030e 	bge	r3,zero,e0e0 <_malloc_r+0x5e0>
    dcd4:	84000317 	ldw	r16,12(r16)
    dcd8:	81c0f826 	beq	r16,r7,e0bc <_malloc_r+0x5bc>
    dcdc:	80800117 	ldw	r2,4(r16)
    dce0:	1284703a 	and	r2,r2,r10
    dce4:	1447c83a 	sub	r3,r2,r17
    dce8:	48fff90e 	bge	r9,r3,dcd0 <__alt_data_end+0xf000dcd0>
    dcec:	80800317 	ldw	r2,12(r16)
    dcf0:	81000217 	ldw	r4,8(r16)
    dcf4:	89400054 	ori	r5,r17,1
    dcf8:	81400115 	stw	r5,4(r16)
    dcfc:	20800315 	stw	r2,12(r4)
    dd00:	11000215 	stw	r4,8(r2)
    dd04:	8463883a 	add	r17,r16,r17
    dd08:	9c400515 	stw	r17,20(r19)
    dd0c:	9c400415 	stw	r17,16(r19)
    dd10:	18800054 	ori	r2,r3,1
    dd14:	88800115 	stw	r2,4(r17)
    dd18:	8a000315 	stw	r8,12(r17)
    dd1c:	8a000215 	stw	r8,8(r17)
    dd20:	88e3883a 	add	r17,r17,r3
    dd24:	88c00015 	stw	r3,0(r17)
    dd28:	9009883a 	mov	r4,r18
    dd2c:	0012e900 	call	12e90 <__malloc_unlock>
    dd30:	80800204 	addi	r2,r16,8
    dd34:	00001b06 	br	dda4 <_malloc_r+0x2a4>
    dd38:	04400404 	movi	r17,16
    dd3c:	89402536 	bltu	r17,r5,ddd4 <_malloc_r+0x2d4>
    dd40:	0012e6c0 	call	12e6c <__malloc_lock>
    dd44:	00800184 	movi	r2,6
    dd48:	01000084 	movi	r4,2
    dd4c:	04c20034 	movhi	r19,2048
    dd50:	1085883a 	add	r2,r2,r2
    dd54:	9cc31004 	addi	r19,r19,3136
    dd58:	1085883a 	add	r2,r2,r2
    dd5c:	9885883a 	add	r2,r19,r2
    dd60:	14000117 	ldw	r16,4(r2)
    dd64:	10fffe04 	addi	r3,r2,-8
    dd68:	80c0d926 	beq	r16,r3,e0d0 <_malloc_r+0x5d0>
    dd6c:	80c00117 	ldw	r3,4(r16)
    dd70:	81000317 	ldw	r4,12(r16)
    dd74:	00bfff04 	movi	r2,-4
    dd78:	1884703a 	and	r2,r3,r2
    dd7c:	81400217 	ldw	r5,8(r16)
    dd80:	8085883a 	add	r2,r16,r2
    dd84:	10c00117 	ldw	r3,4(r2)
    dd88:	29000315 	stw	r4,12(r5)
    dd8c:	21400215 	stw	r5,8(r4)
    dd90:	18c00054 	ori	r3,r3,1
    dd94:	10c00115 	stw	r3,4(r2)
    dd98:	9009883a 	mov	r4,r18
    dd9c:	0012e900 	call	12e90 <__malloc_unlock>
    dda0:	80800204 	addi	r2,r16,8
    dda4:	dfc00a17 	ldw	ra,40(sp)
    dda8:	df000917 	ldw	fp,36(sp)
    ddac:	ddc00817 	ldw	r23,32(sp)
    ddb0:	dd800717 	ldw	r22,28(sp)
    ddb4:	dd400617 	ldw	r21,24(sp)
    ddb8:	dd000517 	ldw	r20,20(sp)
    ddbc:	dcc00417 	ldw	r19,16(sp)
    ddc0:	dc800317 	ldw	r18,12(sp)
    ddc4:	dc400217 	ldw	r17,8(sp)
    ddc8:	dc000117 	ldw	r16,4(sp)
    ddcc:	dec00b04 	addi	sp,sp,44
    ddd0:	f800283a 	ret
    ddd4:	00800304 	movi	r2,12
    ddd8:	90800015 	stw	r2,0(r18)
    dddc:	0005883a 	mov	r2,zero
    dde0:	003ff006 	br	dda4 <__alt_data_end+0xf000dda4>
    dde4:	01002004 	movi	r4,128
    dde8:	02001004 	movi	r8,64
    ddec:	01c00fc4 	movi	r7,63
    ddf0:	003f6106 	br	db78 <__alt_data_end+0xf000db78>
    ddf4:	4009883a 	mov	r4,r8
    ddf8:	003f7506 	br	dbd0 <__alt_data_end+0xf000dbd0>
    ddfc:	81000317 	ldw	r4,12(r16)
    de00:	003fde06 	br	dd7c <__alt_data_end+0xf000dd7c>
    de04:	81c5883a 	add	r2,r16,r7
    de08:	11400117 	ldw	r5,4(r2)
    de0c:	9009883a 	mov	r4,r18
    de10:	29400054 	ori	r5,r5,1
    de14:	11400115 	stw	r5,4(r2)
    de18:	0012e900 	call	12e90 <__malloc_unlock>
    de1c:	80800204 	addi	r2,r16,8
    de20:	003fe006 	br	dda4 <__alt_data_end+0xf000dda4>
    de24:	9c000217 	ldw	r16,8(r19)
    de28:	00bfff04 	movi	r2,-4
    de2c:	85800117 	ldw	r22,4(r16)
    de30:	b0ac703a 	and	r22,r22,r2
    de34:	b4400336 	bltu	r22,r17,de44 <_malloc_r+0x344>
    de38:	b445c83a 	sub	r2,r22,r17
    de3c:	00c003c4 	movi	r3,15
    de40:	18805d16 	blt	r3,r2,dfb8 <_malloc_r+0x4b8>
    de44:	05c20034 	movhi	r23,2048
    de48:	00820034 	movhi	r2,2048
    de4c:	1089c204 	addi	r2,r2,9992
    de50:	bdc98404 	addi	r23,r23,9744
    de54:	15400017 	ldw	r21,0(r2)
    de58:	b8c00017 	ldw	r3,0(r23)
    de5c:	00bfffc4 	movi	r2,-1
    de60:	858d883a 	add	r6,r16,r22
    de64:	8d6b883a 	add	r21,r17,r21
    de68:	1880ea26 	beq	r3,r2,e214 <_malloc_r+0x714>
    de6c:	ad4403c4 	addi	r21,r21,4111
    de70:	00bc0004 	movi	r2,-4096
    de74:	a8aa703a 	and	r21,r21,r2
    de78:	a80b883a 	mov	r5,r21
    de7c:	9009883a 	mov	r4,r18
    de80:	d9800015 	stw	r6,0(sp)
    de84:	000fb200 	call	fb20 <_sbrk_r>
    de88:	1029883a 	mov	r20,r2
    de8c:	00bfffc4 	movi	r2,-1
    de90:	d9800017 	ldw	r6,0(sp)
    de94:	a080e826 	beq	r20,r2,e238 <_malloc_r+0x738>
    de98:	a180a636 	bltu	r20,r6,e134 <_malloc_r+0x634>
    de9c:	07020234 	movhi	fp,2056
    dea0:	e73e3d04 	addi	fp,fp,-1804
    dea4:	e0800017 	ldw	r2,0(fp)
    dea8:	a887883a 	add	r3,r21,r2
    deac:	e0c00015 	stw	r3,0(fp)
    deb0:	3500e626 	beq	r6,r20,e24c <_malloc_r+0x74c>
    deb4:	b9000017 	ldw	r4,0(r23)
    deb8:	00bfffc4 	movi	r2,-1
    debc:	2080ee26 	beq	r4,r2,e278 <_malloc_r+0x778>
    dec0:	a185c83a 	sub	r2,r20,r6
    dec4:	10c5883a 	add	r2,r2,r3
    dec8:	e0800015 	stw	r2,0(fp)
    decc:	a0c001cc 	andi	r3,r20,7
    ded0:	1800bc26 	beq	r3,zero,e1c4 <_malloc_r+0x6c4>
    ded4:	a0e9c83a 	sub	r20,r20,r3
    ded8:	00840204 	movi	r2,4104
    dedc:	a5000204 	addi	r20,r20,8
    dee0:	10c7c83a 	sub	r3,r2,r3
    dee4:	a545883a 	add	r2,r20,r21
    dee8:	1083ffcc 	andi	r2,r2,4095
    deec:	18abc83a 	sub	r21,r3,r2
    def0:	a80b883a 	mov	r5,r21
    def4:	9009883a 	mov	r4,r18
    def8:	000fb200 	call	fb20 <_sbrk_r>
    defc:	00ffffc4 	movi	r3,-1
    df00:	10c0e126 	beq	r2,r3,e288 <_malloc_r+0x788>
    df04:	1505c83a 	sub	r2,r2,r20
    df08:	1545883a 	add	r2,r2,r21
    df0c:	10800054 	ori	r2,r2,1
    df10:	e0c00017 	ldw	r3,0(fp)
    df14:	9d000215 	stw	r20,8(r19)
    df18:	a0800115 	stw	r2,4(r20)
    df1c:	a8c7883a 	add	r3,r21,r3
    df20:	e0c00015 	stw	r3,0(fp)
    df24:	84c00e26 	beq	r16,r19,df60 <_malloc_r+0x460>
    df28:	018003c4 	movi	r6,15
    df2c:	3580a72e 	bgeu	r6,r22,e1cc <_malloc_r+0x6cc>
    df30:	81400117 	ldw	r5,4(r16)
    df34:	013ffe04 	movi	r4,-8
    df38:	b0bffd04 	addi	r2,r22,-12
    df3c:	1104703a 	and	r2,r2,r4
    df40:	2900004c 	andi	r4,r5,1
    df44:	2088b03a 	or	r4,r4,r2
    df48:	81000115 	stw	r4,4(r16)
    df4c:	01400144 	movi	r5,5
    df50:	8089883a 	add	r4,r16,r2
    df54:	21400115 	stw	r5,4(r4)
    df58:	21400215 	stw	r5,8(r4)
    df5c:	3080cd36 	bltu	r6,r2,e294 <_malloc_r+0x794>
    df60:	00820034 	movhi	r2,2048
    df64:	1089c104 	addi	r2,r2,9988
    df68:	11000017 	ldw	r4,0(r2)
    df6c:	20c0012e 	bgeu	r4,r3,df74 <_malloc_r+0x474>
    df70:	10c00015 	stw	r3,0(r2)
    df74:	00820034 	movhi	r2,2048
    df78:	1089c004 	addi	r2,r2,9984
    df7c:	11000017 	ldw	r4,0(r2)
    df80:	9c000217 	ldw	r16,8(r19)
    df84:	20c0012e 	bgeu	r4,r3,df8c <_malloc_r+0x48c>
    df88:	10c00015 	stw	r3,0(r2)
    df8c:	80c00117 	ldw	r3,4(r16)
    df90:	00bfff04 	movi	r2,-4
    df94:	1886703a 	and	r3,r3,r2
    df98:	1c45c83a 	sub	r2,r3,r17
    df9c:	1c400236 	bltu	r3,r17,dfa8 <_malloc_r+0x4a8>
    dfa0:	00c003c4 	movi	r3,15
    dfa4:	18800416 	blt	r3,r2,dfb8 <_malloc_r+0x4b8>
    dfa8:	9009883a 	mov	r4,r18
    dfac:	0012e900 	call	12e90 <__malloc_unlock>
    dfb0:	0005883a 	mov	r2,zero
    dfb4:	003f7b06 	br	dda4 <__alt_data_end+0xf000dda4>
    dfb8:	88c00054 	ori	r3,r17,1
    dfbc:	80c00115 	stw	r3,4(r16)
    dfc0:	8463883a 	add	r17,r16,r17
    dfc4:	10800054 	ori	r2,r2,1
    dfc8:	9c400215 	stw	r17,8(r19)
    dfcc:	88800115 	stw	r2,4(r17)
    dfd0:	9009883a 	mov	r4,r18
    dfd4:	0012e900 	call	12e90 <__malloc_unlock>
    dfd8:	80800204 	addi	r2,r16,8
    dfdc:	003f7106 	br	dda4 <__alt_data_end+0xf000dda4>
    dfe0:	00c00504 	movi	r3,20
    dfe4:	18804a2e 	bgeu	r3,r2,e110 <_malloc_r+0x610>
    dfe8:	00c01504 	movi	r3,84
    dfec:	18806e36 	bltu	r3,r2,e1a8 <_malloc_r+0x6a8>
    dff0:	8804d33a 	srli	r2,r17,12
    dff4:	12001bc4 	addi	r8,r2,111
    dff8:	11c01b84 	addi	r7,r2,110
    dffc:	4209883a 	add	r4,r8,r8
    e000:	003edd06 	br	db78 <__alt_data_end+0xf000db78>
    e004:	3804d27a 	srli	r2,r7,9
    e008:	00c00104 	movi	r3,4
    e00c:	1880442e 	bgeu	r3,r2,e120 <_malloc_r+0x620>
    e010:	00c00504 	movi	r3,20
    e014:	18808136 	bltu	r3,r2,e21c <_malloc_r+0x71c>
    e018:	11401704 	addi	r5,r2,92
    e01c:	10c016c4 	addi	r3,r2,91
    e020:	294b883a 	add	r5,r5,r5
    e024:	294b883a 	add	r5,r5,r5
    e028:	294b883a 	add	r5,r5,r5
    e02c:	994b883a 	add	r5,r19,r5
    e030:	28800017 	ldw	r2,0(r5)
    e034:	01820034 	movhi	r6,2048
    e038:	297ffe04 	addi	r5,r5,-8
    e03c:	31831004 	addi	r6,r6,3136
    e040:	28806526 	beq	r5,r2,e1d8 <_malloc_r+0x6d8>
    e044:	01bfff04 	movi	r6,-4
    e048:	10c00117 	ldw	r3,4(r2)
    e04c:	1986703a 	and	r3,r3,r6
    e050:	38c0022e 	bgeu	r7,r3,e05c <_malloc_r+0x55c>
    e054:	10800217 	ldw	r2,8(r2)
    e058:	28bffb1e 	bne	r5,r2,e048 <__alt_data_end+0xf000e048>
    e05c:	11400317 	ldw	r5,12(r2)
    e060:	98c00117 	ldw	r3,4(r19)
    e064:	81400315 	stw	r5,12(r16)
    e068:	80800215 	stw	r2,8(r16)
    e06c:	2c000215 	stw	r16,8(r5)
    e070:	14000315 	stw	r16,12(r2)
    e074:	003ef806 	br	dc58 <__alt_data_end+0xf000dc58>
    e078:	88c00054 	ori	r3,r17,1
    e07c:	80c00115 	stw	r3,4(r16)
    e080:	8463883a 	add	r17,r16,r17
    e084:	34400515 	stw	r17,20(r6)
    e088:	34400415 	stw	r17,16(r6)
    e08c:	10c00054 	ori	r3,r2,1
    e090:	8a000315 	stw	r8,12(r17)
    e094:	8a000215 	stw	r8,8(r17)
    e098:	88c00115 	stw	r3,4(r17)
    e09c:	88a3883a 	add	r17,r17,r2
    e0a0:	88800015 	stw	r2,0(r17)
    e0a4:	9009883a 	mov	r4,r18
    e0a8:	0012e900 	call	12e90 <__malloc_unlock>
    e0ac:	80800204 	addi	r2,r16,8
    e0b0:	003f3c06 	br	dda4 <__alt_data_end+0xf000dda4>
    e0b4:	30c00117 	ldw	r3,4(r6)
    e0b8:	003ee706 	br	dc58 <__alt_data_end+0xf000dc58>
    e0bc:	5ac00044 	addi	r11,r11,1
    e0c0:	588000cc 	andi	r2,r11,3
    e0c4:	31800204 	addi	r6,r6,8
    e0c8:	103efd1e 	bne	r2,zero,dcc0 <__alt_data_end+0xf000dcc0>
    e0cc:	00002406 	br	e160 <_malloc_r+0x660>
    e0d0:	14000317 	ldw	r16,12(r2)
    e0d4:	143f251e 	bne	r2,r16,dd6c <__alt_data_end+0xf000dd6c>
    e0d8:	21000084 	addi	r4,r4,2
    e0dc:	003ebc06 	br	dbd0 <__alt_data_end+0xf000dbd0>
    e0e0:	8085883a 	add	r2,r16,r2
    e0e4:	10c00117 	ldw	r3,4(r2)
    e0e8:	81000317 	ldw	r4,12(r16)
    e0ec:	81400217 	ldw	r5,8(r16)
    e0f0:	18c00054 	ori	r3,r3,1
    e0f4:	10c00115 	stw	r3,4(r2)
    e0f8:	29000315 	stw	r4,12(r5)
    e0fc:	21400215 	stw	r5,8(r4)
    e100:	9009883a 	mov	r4,r18
    e104:	0012e900 	call	12e90 <__malloc_unlock>
    e108:	80800204 	addi	r2,r16,8
    e10c:	003f2506 	br	dda4 <__alt_data_end+0xf000dda4>
    e110:	12001704 	addi	r8,r2,92
    e114:	11c016c4 	addi	r7,r2,91
    e118:	4209883a 	add	r4,r8,r8
    e11c:	003e9606 	br	db78 <__alt_data_end+0xf000db78>
    e120:	3804d1ba 	srli	r2,r7,6
    e124:	11400e44 	addi	r5,r2,57
    e128:	10c00e04 	addi	r3,r2,56
    e12c:	294b883a 	add	r5,r5,r5
    e130:	003fbc06 	br	e024 <__alt_data_end+0xf000e024>
    e134:	84ff5926 	beq	r16,r19,de9c <__alt_data_end+0xf000de9c>
    e138:	00820034 	movhi	r2,2048
    e13c:	10831004 	addi	r2,r2,3136
    e140:	14000217 	ldw	r16,8(r2)
    e144:	00bfff04 	movi	r2,-4
    e148:	80c00117 	ldw	r3,4(r16)
    e14c:	1886703a 	and	r3,r3,r2
    e150:	003f9106 	br	df98 <__alt_data_end+0xf000df98>
    e154:	60800217 	ldw	r2,8(r12)
    e158:	213fffc4 	addi	r4,r4,-1
    e15c:	1300651e 	bne	r2,r12,e2f4 <_malloc_r+0x7f4>
    e160:	208000cc 	andi	r2,r4,3
    e164:	633ffe04 	addi	r12,r12,-8
    e168:	103ffa1e 	bne	r2,zero,e154 <__alt_data_end+0xf000e154>
    e16c:	98800117 	ldw	r2,4(r19)
    e170:	0146303a 	nor	r3,zero,r5
    e174:	1884703a 	and	r2,r3,r2
    e178:	98800115 	stw	r2,4(r19)
    e17c:	294b883a 	add	r5,r5,r5
    e180:	117f2836 	bltu	r2,r5,de24 <__alt_data_end+0xf000de24>
    e184:	283f2726 	beq	r5,zero,de24 <__alt_data_end+0xf000de24>
    e188:	2886703a 	and	r3,r5,r2
    e18c:	5809883a 	mov	r4,r11
    e190:	183ec31e 	bne	r3,zero,dca0 <__alt_data_end+0xf000dca0>
    e194:	294b883a 	add	r5,r5,r5
    e198:	2886703a 	and	r3,r5,r2
    e19c:	21000104 	addi	r4,r4,4
    e1a0:	183ffc26 	beq	r3,zero,e194 <__alt_data_end+0xf000e194>
    e1a4:	003ebe06 	br	dca0 <__alt_data_end+0xf000dca0>
    e1a8:	00c05504 	movi	r3,340
    e1ac:	18801236 	bltu	r3,r2,e1f8 <_malloc_r+0x6f8>
    e1b0:	8804d3fa 	srli	r2,r17,15
    e1b4:	12001e04 	addi	r8,r2,120
    e1b8:	11c01dc4 	addi	r7,r2,119
    e1bc:	4209883a 	add	r4,r8,r8
    e1c0:	003e6d06 	br	db78 <__alt_data_end+0xf000db78>
    e1c4:	00c40004 	movi	r3,4096
    e1c8:	003f4606 	br	dee4 <__alt_data_end+0xf000dee4>
    e1cc:	00800044 	movi	r2,1
    e1d0:	a0800115 	stw	r2,4(r20)
    e1d4:	003f7406 	br	dfa8 <__alt_data_end+0xf000dfa8>
    e1d8:	1805d0ba 	srai	r2,r3,2
    e1dc:	01c00044 	movi	r7,1
    e1e0:	30c00117 	ldw	r3,4(r6)
    e1e4:	388e983a 	sll	r7,r7,r2
    e1e8:	2805883a 	mov	r2,r5
    e1ec:	38c6b03a 	or	r3,r7,r3
    e1f0:	30c00115 	stw	r3,4(r6)
    e1f4:	003f9b06 	br	e064 <__alt_data_end+0xf000e064>
    e1f8:	00c15504 	movi	r3,1364
    e1fc:	18801a36 	bltu	r3,r2,e268 <_malloc_r+0x768>
    e200:	8804d4ba 	srli	r2,r17,18
    e204:	12001f44 	addi	r8,r2,125
    e208:	11c01f04 	addi	r7,r2,124
    e20c:	4209883a 	add	r4,r8,r8
    e210:	003e5906 	br	db78 <__alt_data_end+0xf000db78>
    e214:	ad400404 	addi	r21,r21,16
    e218:	003f1706 	br	de78 <__alt_data_end+0xf000de78>
    e21c:	00c01504 	movi	r3,84
    e220:	18802336 	bltu	r3,r2,e2b0 <_malloc_r+0x7b0>
    e224:	3804d33a 	srli	r2,r7,12
    e228:	11401bc4 	addi	r5,r2,111
    e22c:	10c01b84 	addi	r3,r2,110
    e230:	294b883a 	add	r5,r5,r5
    e234:	003f7b06 	br	e024 <__alt_data_end+0xf000e024>
    e238:	9c000217 	ldw	r16,8(r19)
    e23c:	00bfff04 	movi	r2,-4
    e240:	80c00117 	ldw	r3,4(r16)
    e244:	1886703a 	and	r3,r3,r2
    e248:	003f5306 	br	df98 <__alt_data_end+0xf000df98>
    e24c:	3083ffcc 	andi	r2,r6,4095
    e250:	103f181e 	bne	r2,zero,deb4 <__alt_data_end+0xf000deb4>
    e254:	99000217 	ldw	r4,8(r19)
    e258:	b545883a 	add	r2,r22,r21
    e25c:	10800054 	ori	r2,r2,1
    e260:	20800115 	stw	r2,4(r4)
    e264:	003f3e06 	br	df60 <__alt_data_end+0xf000df60>
    e268:	01003f84 	movi	r4,254
    e26c:	02001fc4 	movi	r8,127
    e270:	01c01f84 	movi	r7,126
    e274:	003e4006 	br	db78 <__alt_data_end+0xf000db78>
    e278:	00820034 	movhi	r2,2048
    e27c:	10898404 	addi	r2,r2,9744
    e280:	15000015 	stw	r20,0(r2)
    e284:	003f1106 	br	decc <__alt_data_end+0xf000decc>
    e288:	00800044 	movi	r2,1
    e28c:	002b883a 	mov	r21,zero
    e290:	003f1f06 	br	df10 <__alt_data_end+0xf000df10>
    e294:	81400204 	addi	r5,r16,8
    e298:	9009883a 	mov	r4,r18
    e29c:	000cf140 	call	cf14 <_free_r>
    e2a0:	00820234 	movhi	r2,2056
    e2a4:	10be3d04 	addi	r2,r2,-1804
    e2a8:	10c00017 	ldw	r3,0(r2)
    e2ac:	003f2c06 	br	df60 <__alt_data_end+0xf000df60>
    e2b0:	00c05504 	movi	r3,340
    e2b4:	18800536 	bltu	r3,r2,e2cc <_malloc_r+0x7cc>
    e2b8:	3804d3fa 	srli	r2,r7,15
    e2bc:	11401e04 	addi	r5,r2,120
    e2c0:	10c01dc4 	addi	r3,r2,119
    e2c4:	294b883a 	add	r5,r5,r5
    e2c8:	003f5606 	br	e024 <__alt_data_end+0xf000e024>
    e2cc:	00c15504 	movi	r3,1364
    e2d0:	18800536 	bltu	r3,r2,e2e8 <_malloc_r+0x7e8>
    e2d4:	3804d4ba 	srli	r2,r7,18
    e2d8:	11401f44 	addi	r5,r2,125
    e2dc:	10c01f04 	addi	r3,r2,124
    e2e0:	294b883a 	add	r5,r5,r5
    e2e4:	003f4f06 	br	e024 <__alt_data_end+0xf000e024>
    e2e8:	01403f84 	movi	r5,254
    e2ec:	00c01f84 	movi	r3,126
    e2f0:	003f4c06 	br	e024 <__alt_data_end+0xf000e024>
    e2f4:	98800117 	ldw	r2,4(r19)
    e2f8:	003fa006 	br	e17c <__alt_data_end+0xf000e17c>
    e2fc:	8808d0fa 	srli	r4,r17,3
    e300:	20800044 	addi	r2,r4,1
    e304:	1085883a 	add	r2,r2,r2
    e308:	003e9006 	br	dd4c <__alt_data_end+0xf000dd4c>

0000e30c <memchr>:
    e30c:	208000cc 	andi	r2,r4,3
    e310:	280f883a 	mov	r7,r5
    e314:	10003426 	beq	r2,zero,e3e8 <memchr+0xdc>
    e318:	30bfffc4 	addi	r2,r6,-1
    e31c:	30001a26 	beq	r6,zero,e388 <memchr+0x7c>
    e320:	20c00003 	ldbu	r3,0(r4)
    e324:	29803fcc 	andi	r6,r5,255
    e328:	30c0051e 	bne	r6,r3,e340 <memchr+0x34>
    e32c:	00001806 	br	e390 <memchr+0x84>
    e330:	10001526 	beq	r2,zero,e388 <memchr+0x7c>
    e334:	20c00003 	ldbu	r3,0(r4)
    e338:	10bfffc4 	addi	r2,r2,-1
    e33c:	30c01426 	beq	r6,r3,e390 <memchr+0x84>
    e340:	21000044 	addi	r4,r4,1
    e344:	20c000cc 	andi	r3,r4,3
    e348:	183ff91e 	bne	r3,zero,e330 <__alt_data_end+0xf000e330>
    e34c:	020000c4 	movi	r8,3
    e350:	40801136 	bltu	r8,r2,e398 <memchr+0x8c>
    e354:	10000c26 	beq	r2,zero,e388 <memchr+0x7c>
    e358:	20c00003 	ldbu	r3,0(r4)
    e35c:	29403fcc 	andi	r5,r5,255
    e360:	28c00b26 	beq	r5,r3,e390 <memchr+0x84>
    e364:	20c00044 	addi	r3,r4,1
    e368:	39803fcc 	andi	r6,r7,255
    e36c:	2089883a 	add	r4,r4,r2
    e370:	00000306 	br	e380 <memchr+0x74>
    e374:	18c00044 	addi	r3,r3,1
    e378:	197fffc3 	ldbu	r5,-1(r3)
    e37c:	31400526 	beq	r6,r5,e394 <memchr+0x88>
    e380:	1805883a 	mov	r2,r3
    e384:	20fffb1e 	bne	r4,r3,e374 <__alt_data_end+0xf000e374>
    e388:	0005883a 	mov	r2,zero
    e38c:	f800283a 	ret
    e390:	2005883a 	mov	r2,r4
    e394:	f800283a 	ret
    e398:	28c03fcc 	andi	r3,r5,255
    e39c:	1812923a 	slli	r9,r3,8
    e3a0:	02ffbff4 	movhi	r11,65279
    e3a4:	02a02074 	movhi	r10,32897
    e3a8:	48d2b03a 	or	r9,r9,r3
    e3ac:	4806943a 	slli	r3,r9,16
    e3b0:	5affbfc4 	addi	r11,r11,-257
    e3b4:	52a02004 	addi	r10,r10,-32640
    e3b8:	48d2b03a 	or	r9,r9,r3
    e3bc:	20c00017 	ldw	r3,0(r4)
    e3c0:	48c6f03a 	xor	r3,r9,r3
    e3c4:	1acd883a 	add	r6,r3,r11
    e3c8:	00c6303a 	nor	r3,zero,r3
    e3cc:	30c6703a 	and	r3,r6,r3
    e3d0:	1a86703a 	and	r3,r3,r10
    e3d4:	183fe01e 	bne	r3,zero,e358 <__alt_data_end+0xf000e358>
    e3d8:	10bfff04 	addi	r2,r2,-4
    e3dc:	21000104 	addi	r4,r4,4
    e3e0:	40bff636 	bltu	r8,r2,e3bc <__alt_data_end+0xf000e3bc>
    e3e4:	003fdb06 	br	e354 <__alt_data_end+0xf000e354>
    e3e8:	3005883a 	mov	r2,r6
    e3ec:	003fd706 	br	e34c <__alt_data_end+0xf000e34c>

0000e3f0 <memmove>:
    e3f0:	2005883a 	mov	r2,r4
    e3f4:	29000b2e 	bgeu	r5,r4,e424 <memmove+0x34>
    e3f8:	298f883a 	add	r7,r5,r6
    e3fc:	21c0092e 	bgeu	r4,r7,e424 <memmove+0x34>
    e400:	2187883a 	add	r3,r4,r6
    e404:	198bc83a 	sub	r5,r3,r6
    e408:	30004826 	beq	r6,zero,e52c <memmove+0x13c>
    e40c:	39ffffc4 	addi	r7,r7,-1
    e410:	39000003 	ldbu	r4,0(r7)
    e414:	18ffffc4 	addi	r3,r3,-1
    e418:	19000005 	stb	r4,0(r3)
    e41c:	28fffb1e 	bne	r5,r3,e40c <__alt_data_end+0xf000e40c>
    e420:	f800283a 	ret
    e424:	00c003c4 	movi	r3,15
    e428:	1980412e 	bgeu	r3,r6,e530 <memmove+0x140>
    e42c:	2886b03a 	or	r3,r5,r2
    e430:	18c000cc 	andi	r3,r3,3
    e434:	1800401e 	bne	r3,zero,e538 <memmove+0x148>
    e438:	33fffc04 	addi	r15,r6,-16
    e43c:	781ed13a 	srli	r15,r15,4
    e440:	28c00104 	addi	r3,r5,4
    e444:	13400104 	addi	r13,r2,4
    e448:	781c913a 	slli	r14,r15,4
    e44c:	2b000204 	addi	r12,r5,8
    e450:	12c00204 	addi	r11,r2,8
    e454:	73800504 	addi	r14,r14,20
    e458:	2a800304 	addi	r10,r5,12
    e45c:	12400304 	addi	r9,r2,12
    e460:	2b9d883a 	add	r14,r5,r14
    e464:	2811883a 	mov	r8,r5
    e468:	100f883a 	mov	r7,r2
    e46c:	41000017 	ldw	r4,0(r8)
    e470:	39c00404 	addi	r7,r7,16
    e474:	18c00404 	addi	r3,r3,16
    e478:	393ffc15 	stw	r4,-16(r7)
    e47c:	193ffc17 	ldw	r4,-16(r3)
    e480:	6b400404 	addi	r13,r13,16
    e484:	5ac00404 	addi	r11,r11,16
    e488:	693ffc15 	stw	r4,-16(r13)
    e48c:	61000017 	ldw	r4,0(r12)
    e490:	4a400404 	addi	r9,r9,16
    e494:	42000404 	addi	r8,r8,16
    e498:	593ffc15 	stw	r4,-16(r11)
    e49c:	51000017 	ldw	r4,0(r10)
    e4a0:	63000404 	addi	r12,r12,16
    e4a4:	52800404 	addi	r10,r10,16
    e4a8:	493ffc15 	stw	r4,-16(r9)
    e4ac:	1bbfef1e 	bne	r3,r14,e46c <__alt_data_end+0xf000e46c>
    e4b0:	79000044 	addi	r4,r15,1
    e4b4:	2008913a 	slli	r4,r4,4
    e4b8:	328003cc 	andi	r10,r6,15
    e4bc:	02c000c4 	movi	r11,3
    e4c0:	1107883a 	add	r3,r2,r4
    e4c4:	290b883a 	add	r5,r5,r4
    e4c8:	5a801e2e 	bgeu	r11,r10,e544 <memmove+0x154>
    e4cc:	1813883a 	mov	r9,r3
    e4d0:	2811883a 	mov	r8,r5
    e4d4:	500f883a 	mov	r7,r10
    e4d8:	41000017 	ldw	r4,0(r8)
    e4dc:	4a400104 	addi	r9,r9,4
    e4e0:	39ffff04 	addi	r7,r7,-4
    e4e4:	493fff15 	stw	r4,-4(r9)
    e4e8:	42000104 	addi	r8,r8,4
    e4ec:	59fffa36 	bltu	r11,r7,e4d8 <__alt_data_end+0xf000e4d8>
    e4f0:	513fff04 	addi	r4,r10,-4
    e4f4:	2008d0ba 	srli	r4,r4,2
    e4f8:	318000cc 	andi	r6,r6,3
    e4fc:	21000044 	addi	r4,r4,1
    e500:	2109883a 	add	r4,r4,r4
    e504:	2109883a 	add	r4,r4,r4
    e508:	1907883a 	add	r3,r3,r4
    e50c:	290b883a 	add	r5,r5,r4
    e510:	30000b26 	beq	r6,zero,e540 <memmove+0x150>
    e514:	198d883a 	add	r6,r3,r6
    e518:	29c00003 	ldbu	r7,0(r5)
    e51c:	18c00044 	addi	r3,r3,1
    e520:	29400044 	addi	r5,r5,1
    e524:	19ffffc5 	stb	r7,-1(r3)
    e528:	19bffb1e 	bne	r3,r6,e518 <__alt_data_end+0xf000e518>
    e52c:	f800283a 	ret
    e530:	1007883a 	mov	r3,r2
    e534:	003ff606 	br	e510 <__alt_data_end+0xf000e510>
    e538:	1007883a 	mov	r3,r2
    e53c:	003ff506 	br	e514 <__alt_data_end+0xf000e514>
    e540:	f800283a 	ret
    e544:	500d883a 	mov	r6,r10
    e548:	003ff106 	br	e510 <__alt_data_end+0xf000e510>

0000e54c <_Balloc>:
    e54c:	20801317 	ldw	r2,76(r4)
    e550:	defffc04 	addi	sp,sp,-16
    e554:	dc400115 	stw	r17,4(sp)
    e558:	dc000015 	stw	r16,0(sp)
    e55c:	dfc00315 	stw	ra,12(sp)
    e560:	dc800215 	stw	r18,8(sp)
    e564:	2023883a 	mov	r17,r4
    e568:	2821883a 	mov	r16,r5
    e56c:	10000f26 	beq	r2,zero,e5ac <_Balloc+0x60>
    e570:	8407883a 	add	r3,r16,r16
    e574:	18c7883a 	add	r3,r3,r3
    e578:	10c7883a 	add	r3,r2,r3
    e57c:	18800017 	ldw	r2,0(r3)
    e580:	10001126 	beq	r2,zero,e5c8 <_Balloc+0x7c>
    e584:	11000017 	ldw	r4,0(r2)
    e588:	19000015 	stw	r4,0(r3)
    e58c:	10000415 	stw	zero,16(r2)
    e590:	10000315 	stw	zero,12(r2)
    e594:	dfc00317 	ldw	ra,12(sp)
    e598:	dc800217 	ldw	r18,8(sp)
    e59c:	dc400117 	ldw	r17,4(sp)
    e5a0:	dc000017 	ldw	r16,0(sp)
    e5a4:	dec00404 	addi	sp,sp,16
    e5a8:	f800283a 	ret
    e5ac:	01800844 	movi	r6,33
    e5b0:	01400104 	movi	r5,4
    e5b4:	00114880 	call	11488 <_calloc_r>
    e5b8:	88801315 	stw	r2,76(r17)
    e5bc:	103fec1e 	bne	r2,zero,e570 <__alt_data_end+0xf000e570>
    e5c0:	0005883a 	mov	r2,zero
    e5c4:	003ff306 	br	e594 <__alt_data_end+0xf000e594>
    e5c8:	01400044 	movi	r5,1
    e5cc:	2c24983a 	sll	r18,r5,r16
    e5d0:	8809883a 	mov	r4,r17
    e5d4:	91800144 	addi	r6,r18,5
    e5d8:	318d883a 	add	r6,r6,r6
    e5dc:	318d883a 	add	r6,r6,r6
    e5e0:	00114880 	call	11488 <_calloc_r>
    e5e4:	103ff626 	beq	r2,zero,e5c0 <__alt_data_end+0xf000e5c0>
    e5e8:	14000115 	stw	r16,4(r2)
    e5ec:	14800215 	stw	r18,8(r2)
    e5f0:	003fe606 	br	e58c <__alt_data_end+0xf000e58c>

0000e5f4 <_Bfree>:
    e5f4:	28000826 	beq	r5,zero,e618 <_Bfree+0x24>
    e5f8:	28c00117 	ldw	r3,4(r5)
    e5fc:	20801317 	ldw	r2,76(r4)
    e600:	18c7883a 	add	r3,r3,r3
    e604:	18c7883a 	add	r3,r3,r3
    e608:	10c5883a 	add	r2,r2,r3
    e60c:	10c00017 	ldw	r3,0(r2)
    e610:	28c00015 	stw	r3,0(r5)
    e614:	11400015 	stw	r5,0(r2)
    e618:	f800283a 	ret

0000e61c <__multadd>:
    e61c:	defffa04 	addi	sp,sp,-24
    e620:	dc800315 	stw	r18,12(sp)
    e624:	dc400215 	stw	r17,8(sp)
    e628:	dc000115 	stw	r16,4(sp)
    e62c:	2823883a 	mov	r17,r5
    e630:	2c000417 	ldw	r16,16(r5)
    e634:	dfc00515 	stw	ra,20(sp)
    e638:	dcc00415 	stw	r19,16(sp)
    e63c:	2025883a 	mov	r18,r4
    e640:	29400504 	addi	r5,r5,20
    e644:	0011883a 	mov	r8,zero
    e648:	28c00017 	ldw	r3,0(r5)
    e64c:	29400104 	addi	r5,r5,4
    e650:	42000044 	addi	r8,r8,1
    e654:	18bfffcc 	andi	r2,r3,65535
    e658:	1185383a 	mul	r2,r2,r6
    e65c:	1806d43a 	srli	r3,r3,16
    e660:	11cf883a 	add	r7,r2,r7
    e664:	3808d43a 	srli	r4,r7,16
    e668:	1987383a 	mul	r3,r3,r6
    e66c:	38bfffcc 	andi	r2,r7,65535
    e670:	1907883a 	add	r3,r3,r4
    e674:	1808943a 	slli	r4,r3,16
    e678:	180ed43a 	srli	r7,r3,16
    e67c:	2085883a 	add	r2,r4,r2
    e680:	28bfff15 	stw	r2,-4(r5)
    e684:	443ff016 	blt	r8,r16,e648 <__alt_data_end+0xf000e648>
    e688:	38000926 	beq	r7,zero,e6b0 <__multadd+0x94>
    e68c:	88800217 	ldw	r2,8(r17)
    e690:	80800f0e 	bge	r16,r2,e6d0 <__multadd+0xb4>
    e694:	80800144 	addi	r2,r16,5
    e698:	1085883a 	add	r2,r2,r2
    e69c:	1085883a 	add	r2,r2,r2
    e6a0:	8885883a 	add	r2,r17,r2
    e6a4:	11c00015 	stw	r7,0(r2)
    e6a8:	84000044 	addi	r16,r16,1
    e6ac:	8c000415 	stw	r16,16(r17)
    e6b0:	8805883a 	mov	r2,r17
    e6b4:	dfc00517 	ldw	ra,20(sp)
    e6b8:	dcc00417 	ldw	r19,16(sp)
    e6bc:	dc800317 	ldw	r18,12(sp)
    e6c0:	dc400217 	ldw	r17,8(sp)
    e6c4:	dc000117 	ldw	r16,4(sp)
    e6c8:	dec00604 	addi	sp,sp,24
    e6cc:	f800283a 	ret
    e6d0:	89400117 	ldw	r5,4(r17)
    e6d4:	9009883a 	mov	r4,r18
    e6d8:	d9c00015 	stw	r7,0(sp)
    e6dc:	29400044 	addi	r5,r5,1
    e6e0:	000e54c0 	call	e54c <_Balloc>
    e6e4:	89800417 	ldw	r6,16(r17)
    e6e8:	89400304 	addi	r5,r17,12
    e6ec:	11000304 	addi	r4,r2,12
    e6f0:	31800084 	addi	r6,r6,2
    e6f4:	318d883a 	add	r6,r6,r6
    e6f8:	318d883a 	add	r6,r6,r6
    e6fc:	1027883a 	mov	r19,r2
    e700:	00086b40 	call	86b4 <memcpy>
    e704:	d9c00017 	ldw	r7,0(sp)
    e708:	88000a26 	beq	r17,zero,e734 <__multadd+0x118>
    e70c:	88c00117 	ldw	r3,4(r17)
    e710:	90801317 	ldw	r2,76(r18)
    e714:	18c7883a 	add	r3,r3,r3
    e718:	18c7883a 	add	r3,r3,r3
    e71c:	10c5883a 	add	r2,r2,r3
    e720:	10c00017 	ldw	r3,0(r2)
    e724:	88c00015 	stw	r3,0(r17)
    e728:	14400015 	stw	r17,0(r2)
    e72c:	9823883a 	mov	r17,r19
    e730:	003fd806 	br	e694 <__alt_data_end+0xf000e694>
    e734:	9823883a 	mov	r17,r19
    e738:	003fd606 	br	e694 <__alt_data_end+0xf000e694>

0000e73c <__s2b>:
    e73c:	defff904 	addi	sp,sp,-28
    e740:	dc400115 	stw	r17,4(sp)
    e744:	dc000015 	stw	r16,0(sp)
    e748:	2023883a 	mov	r17,r4
    e74c:	2821883a 	mov	r16,r5
    e750:	39000204 	addi	r4,r7,8
    e754:	01400244 	movi	r5,9
    e758:	dcc00315 	stw	r19,12(sp)
    e75c:	dc800215 	stw	r18,8(sp)
    e760:	dfc00615 	stw	ra,24(sp)
    e764:	dd400515 	stw	r21,20(sp)
    e768:	dd000415 	stw	r20,16(sp)
    e76c:	3825883a 	mov	r18,r7
    e770:	3027883a 	mov	r19,r6
    e774:	00084840 	call	8484 <__divsi3>
    e778:	00c00044 	movi	r3,1
    e77c:	000b883a 	mov	r5,zero
    e780:	1880030e 	bge	r3,r2,e790 <__s2b+0x54>
    e784:	18c7883a 	add	r3,r3,r3
    e788:	29400044 	addi	r5,r5,1
    e78c:	18bffd16 	blt	r3,r2,e784 <__alt_data_end+0xf000e784>
    e790:	8809883a 	mov	r4,r17
    e794:	000e54c0 	call	e54c <_Balloc>
    e798:	d8c00717 	ldw	r3,28(sp)
    e79c:	10c00515 	stw	r3,20(r2)
    e7a0:	00c00044 	movi	r3,1
    e7a4:	10c00415 	stw	r3,16(r2)
    e7a8:	00c00244 	movi	r3,9
    e7ac:	1cc0210e 	bge	r3,r19,e834 <__s2b+0xf8>
    e7b0:	80eb883a 	add	r21,r16,r3
    e7b4:	a829883a 	mov	r20,r21
    e7b8:	84e1883a 	add	r16,r16,r19
    e7bc:	a1c00007 	ldb	r7,0(r20)
    e7c0:	01800284 	movi	r6,10
    e7c4:	a5000044 	addi	r20,r20,1
    e7c8:	100b883a 	mov	r5,r2
    e7cc:	39fff404 	addi	r7,r7,-48
    e7d0:	8809883a 	mov	r4,r17
    e7d4:	000e61c0 	call	e61c <__multadd>
    e7d8:	a43ff81e 	bne	r20,r16,e7bc <__alt_data_end+0xf000e7bc>
    e7dc:	ace1883a 	add	r16,r21,r19
    e7e0:	843ffe04 	addi	r16,r16,-8
    e7e4:	9c800a0e 	bge	r19,r18,e810 <__s2b+0xd4>
    e7e8:	94e5c83a 	sub	r18,r18,r19
    e7ec:	84a5883a 	add	r18,r16,r18
    e7f0:	81c00007 	ldb	r7,0(r16)
    e7f4:	01800284 	movi	r6,10
    e7f8:	84000044 	addi	r16,r16,1
    e7fc:	100b883a 	mov	r5,r2
    e800:	39fff404 	addi	r7,r7,-48
    e804:	8809883a 	mov	r4,r17
    e808:	000e61c0 	call	e61c <__multadd>
    e80c:	84bff81e 	bne	r16,r18,e7f0 <__alt_data_end+0xf000e7f0>
    e810:	dfc00617 	ldw	ra,24(sp)
    e814:	dd400517 	ldw	r21,20(sp)
    e818:	dd000417 	ldw	r20,16(sp)
    e81c:	dcc00317 	ldw	r19,12(sp)
    e820:	dc800217 	ldw	r18,8(sp)
    e824:	dc400117 	ldw	r17,4(sp)
    e828:	dc000017 	ldw	r16,0(sp)
    e82c:	dec00704 	addi	sp,sp,28
    e830:	f800283a 	ret
    e834:	84000284 	addi	r16,r16,10
    e838:	1827883a 	mov	r19,r3
    e83c:	003fe906 	br	e7e4 <__alt_data_end+0xf000e7e4>

0000e840 <__hi0bits>:
    e840:	20bfffec 	andhi	r2,r4,65535
    e844:	1000141e 	bne	r2,zero,e898 <__hi0bits+0x58>
    e848:	2008943a 	slli	r4,r4,16
    e84c:	00800404 	movi	r2,16
    e850:	20ffc02c 	andhi	r3,r4,65280
    e854:	1800021e 	bne	r3,zero,e860 <__hi0bits+0x20>
    e858:	2008923a 	slli	r4,r4,8
    e85c:	10800204 	addi	r2,r2,8
    e860:	20fc002c 	andhi	r3,r4,61440
    e864:	1800021e 	bne	r3,zero,e870 <__hi0bits+0x30>
    e868:	2008913a 	slli	r4,r4,4
    e86c:	10800104 	addi	r2,r2,4
    e870:	20f0002c 	andhi	r3,r4,49152
    e874:	1800031e 	bne	r3,zero,e884 <__hi0bits+0x44>
    e878:	2109883a 	add	r4,r4,r4
    e87c:	10800084 	addi	r2,r2,2
    e880:	2109883a 	add	r4,r4,r4
    e884:	20000316 	blt	r4,zero,e894 <__hi0bits+0x54>
    e888:	2110002c 	andhi	r4,r4,16384
    e88c:	2000041e 	bne	r4,zero,e8a0 <__hi0bits+0x60>
    e890:	00800804 	movi	r2,32
    e894:	f800283a 	ret
    e898:	0005883a 	mov	r2,zero
    e89c:	003fec06 	br	e850 <__alt_data_end+0xf000e850>
    e8a0:	10800044 	addi	r2,r2,1
    e8a4:	f800283a 	ret

0000e8a8 <__lo0bits>:
    e8a8:	20c00017 	ldw	r3,0(r4)
    e8ac:	188001cc 	andi	r2,r3,7
    e8b0:	10000826 	beq	r2,zero,e8d4 <__lo0bits+0x2c>
    e8b4:	1880004c 	andi	r2,r3,1
    e8b8:	1000211e 	bne	r2,zero,e940 <__lo0bits+0x98>
    e8bc:	1880008c 	andi	r2,r3,2
    e8c0:	1000211e 	bne	r2,zero,e948 <__lo0bits+0xa0>
    e8c4:	1806d0ba 	srli	r3,r3,2
    e8c8:	00800084 	movi	r2,2
    e8cc:	20c00015 	stw	r3,0(r4)
    e8d0:	f800283a 	ret
    e8d4:	18bfffcc 	andi	r2,r3,65535
    e8d8:	10001326 	beq	r2,zero,e928 <__lo0bits+0x80>
    e8dc:	0005883a 	mov	r2,zero
    e8e0:	19403fcc 	andi	r5,r3,255
    e8e4:	2800021e 	bne	r5,zero,e8f0 <__lo0bits+0x48>
    e8e8:	1806d23a 	srli	r3,r3,8
    e8ec:	10800204 	addi	r2,r2,8
    e8f0:	194003cc 	andi	r5,r3,15
    e8f4:	2800021e 	bne	r5,zero,e900 <__lo0bits+0x58>
    e8f8:	1806d13a 	srli	r3,r3,4
    e8fc:	10800104 	addi	r2,r2,4
    e900:	194000cc 	andi	r5,r3,3
    e904:	2800021e 	bne	r5,zero,e910 <__lo0bits+0x68>
    e908:	1806d0ba 	srli	r3,r3,2
    e90c:	10800084 	addi	r2,r2,2
    e910:	1940004c 	andi	r5,r3,1
    e914:	2800081e 	bne	r5,zero,e938 <__lo0bits+0x90>
    e918:	1806d07a 	srli	r3,r3,1
    e91c:	1800051e 	bne	r3,zero,e934 <__lo0bits+0x8c>
    e920:	00800804 	movi	r2,32
    e924:	f800283a 	ret
    e928:	1806d43a 	srli	r3,r3,16
    e92c:	00800404 	movi	r2,16
    e930:	003feb06 	br	e8e0 <__alt_data_end+0xf000e8e0>
    e934:	10800044 	addi	r2,r2,1
    e938:	20c00015 	stw	r3,0(r4)
    e93c:	f800283a 	ret
    e940:	0005883a 	mov	r2,zero
    e944:	f800283a 	ret
    e948:	1806d07a 	srli	r3,r3,1
    e94c:	00800044 	movi	r2,1
    e950:	20c00015 	stw	r3,0(r4)
    e954:	f800283a 	ret

0000e958 <__i2b>:
    e958:	defffd04 	addi	sp,sp,-12
    e95c:	dc000015 	stw	r16,0(sp)
    e960:	04000044 	movi	r16,1
    e964:	dc400115 	stw	r17,4(sp)
    e968:	2823883a 	mov	r17,r5
    e96c:	800b883a 	mov	r5,r16
    e970:	dfc00215 	stw	ra,8(sp)
    e974:	000e54c0 	call	e54c <_Balloc>
    e978:	14400515 	stw	r17,20(r2)
    e97c:	14000415 	stw	r16,16(r2)
    e980:	dfc00217 	ldw	ra,8(sp)
    e984:	dc400117 	ldw	r17,4(sp)
    e988:	dc000017 	ldw	r16,0(sp)
    e98c:	dec00304 	addi	sp,sp,12
    e990:	f800283a 	ret

0000e994 <__multiply>:
    e994:	defffa04 	addi	sp,sp,-24
    e998:	dcc00315 	stw	r19,12(sp)
    e99c:	dc800215 	stw	r18,8(sp)
    e9a0:	34c00417 	ldw	r19,16(r6)
    e9a4:	2c800417 	ldw	r18,16(r5)
    e9a8:	dd000415 	stw	r20,16(sp)
    e9ac:	dc400115 	stw	r17,4(sp)
    e9b0:	dfc00515 	stw	ra,20(sp)
    e9b4:	dc000015 	stw	r16,0(sp)
    e9b8:	2829883a 	mov	r20,r5
    e9bc:	3023883a 	mov	r17,r6
    e9c0:	94c0050e 	bge	r18,r19,e9d8 <__multiply+0x44>
    e9c4:	9007883a 	mov	r3,r18
    e9c8:	3029883a 	mov	r20,r6
    e9cc:	9825883a 	mov	r18,r19
    e9d0:	2823883a 	mov	r17,r5
    e9d4:	1827883a 	mov	r19,r3
    e9d8:	a0800217 	ldw	r2,8(r20)
    e9dc:	94e1883a 	add	r16,r18,r19
    e9e0:	a1400117 	ldw	r5,4(r20)
    e9e4:	1400010e 	bge	r2,r16,e9ec <__multiply+0x58>
    e9e8:	29400044 	addi	r5,r5,1
    e9ec:	000e54c0 	call	e54c <_Balloc>
    e9f0:	8415883a 	add	r10,r16,r16
    e9f4:	12c00504 	addi	r11,r2,20
    e9f8:	5295883a 	add	r10,r10,r10
    e9fc:	5a95883a 	add	r10,r11,r10
    ea00:	5807883a 	mov	r3,r11
    ea04:	5a80032e 	bgeu	r11,r10,ea14 <__multiply+0x80>
    ea08:	18000015 	stw	zero,0(r3)
    ea0c:	18c00104 	addi	r3,r3,4
    ea10:	1abffd36 	bltu	r3,r10,ea08 <__alt_data_end+0xf000ea08>
    ea14:	9ce7883a 	add	r19,r19,r19
    ea18:	94a5883a 	add	r18,r18,r18
    ea1c:	89800504 	addi	r6,r17,20
    ea20:	9ce7883a 	add	r19,r19,r19
    ea24:	a3400504 	addi	r13,r20,20
    ea28:	94a5883a 	add	r18,r18,r18
    ea2c:	34d9883a 	add	r12,r6,r19
    ea30:	6c93883a 	add	r9,r13,r18
    ea34:	3300422e 	bgeu	r6,r12,eb40 <__multiply+0x1ac>
    ea38:	37c00017 	ldw	ra,0(r6)
    ea3c:	fbffffcc 	andi	r15,ra,65535
    ea40:	78001b26 	beq	r15,zero,eab0 <__multiply+0x11c>
    ea44:	5811883a 	mov	r8,r11
    ea48:	681d883a 	mov	r14,r13
    ea4c:	000f883a 	mov	r7,zero
    ea50:	71000017 	ldw	r4,0(r14)
    ea54:	40c00017 	ldw	r3,0(r8)
    ea58:	73800104 	addi	r14,r14,4
    ea5c:	217fffcc 	andi	r5,r4,65535
    ea60:	2bcb383a 	mul	r5,r5,r15
    ea64:	2008d43a 	srli	r4,r4,16
    ea68:	1c7fffcc 	andi	r17,r3,65535
    ea6c:	2c4b883a 	add	r5,r5,r17
    ea70:	29cb883a 	add	r5,r5,r7
    ea74:	23c9383a 	mul	r4,r4,r15
    ea78:	1806d43a 	srli	r3,r3,16
    ea7c:	280ed43a 	srli	r7,r5,16
    ea80:	297fffcc 	andi	r5,r5,65535
    ea84:	20c7883a 	add	r3,r4,r3
    ea88:	19c7883a 	add	r3,r3,r7
    ea8c:	1808943a 	slli	r4,r3,16
    ea90:	4023883a 	mov	r17,r8
    ea94:	180ed43a 	srli	r7,r3,16
    ea98:	214ab03a 	or	r5,r4,r5
    ea9c:	41400015 	stw	r5,0(r8)
    eaa0:	42000104 	addi	r8,r8,4
    eaa4:	727fea36 	bltu	r14,r9,ea50 <__alt_data_end+0xf000ea50>
    eaa8:	89c00115 	stw	r7,4(r17)
    eaac:	37c00017 	ldw	ra,0(r6)
    eab0:	f83ed43a 	srli	ra,ra,16
    eab4:	f8001f26 	beq	ra,zero,eb34 <__multiply+0x1a0>
    eab8:	58c00017 	ldw	r3,0(r11)
    eabc:	681d883a 	mov	r14,r13
    eac0:	581f883a 	mov	r15,r11
    eac4:	1811883a 	mov	r8,r3
    eac8:	5825883a 	mov	r18,r11
    eacc:	000f883a 	mov	r7,zero
    ead0:	00000106 	br	ead8 <__multiply+0x144>
    ead4:	8825883a 	mov	r18,r17
    ead8:	7140000b 	ldhu	r5,0(r14)
    eadc:	4010d43a 	srli	r8,r8,16
    eae0:	193fffcc 	andi	r4,r3,65535
    eae4:	2fcb383a 	mul	r5,r5,ra
    eae8:	7bc00104 	addi	r15,r15,4
    eaec:	73800104 	addi	r14,r14,4
    eaf0:	2a0b883a 	add	r5,r5,r8
    eaf4:	29cb883a 	add	r5,r5,r7
    eaf8:	2806943a 	slli	r3,r5,16
    eafc:	94400104 	addi	r17,r18,4
    eb00:	280ad43a 	srli	r5,r5,16
    eb04:	1908b03a 	or	r4,r3,r4
    eb08:	793fff15 	stw	r4,-4(r15)
    eb0c:	70ffff17 	ldw	r3,-4(r14)
    eb10:	8a000017 	ldw	r8,0(r17)
    eb14:	1806d43a 	srli	r3,r3,16
    eb18:	413fffcc 	andi	r4,r8,65535
    eb1c:	1fc7383a 	mul	r3,r3,ra
    eb20:	1907883a 	add	r3,r3,r4
    eb24:	1947883a 	add	r3,r3,r5
    eb28:	180ed43a 	srli	r7,r3,16
    eb2c:	727fe936 	bltu	r14,r9,ead4 <__alt_data_end+0xf000ead4>
    eb30:	90c00115 	stw	r3,4(r18)
    eb34:	31800104 	addi	r6,r6,4
    eb38:	5ac00104 	addi	r11,r11,4
    eb3c:	333fbe36 	bltu	r6,r12,ea38 <__alt_data_end+0xf000ea38>
    eb40:	0400090e 	bge	zero,r16,eb68 <__multiply+0x1d4>
    eb44:	50ffff17 	ldw	r3,-4(r10)
    eb48:	52bfff04 	addi	r10,r10,-4
    eb4c:	18000326 	beq	r3,zero,eb5c <__multiply+0x1c8>
    eb50:	00000506 	br	eb68 <__multiply+0x1d4>
    eb54:	50c00017 	ldw	r3,0(r10)
    eb58:	1800031e 	bne	r3,zero,eb68 <__multiply+0x1d4>
    eb5c:	843fffc4 	addi	r16,r16,-1
    eb60:	52bfff04 	addi	r10,r10,-4
    eb64:	803ffb1e 	bne	r16,zero,eb54 <__alt_data_end+0xf000eb54>
    eb68:	14000415 	stw	r16,16(r2)
    eb6c:	dfc00517 	ldw	ra,20(sp)
    eb70:	dd000417 	ldw	r20,16(sp)
    eb74:	dcc00317 	ldw	r19,12(sp)
    eb78:	dc800217 	ldw	r18,8(sp)
    eb7c:	dc400117 	ldw	r17,4(sp)
    eb80:	dc000017 	ldw	r16,0(sp)
    eb84:	dec00604 	addi	sp,sp,24
    eb88:	f800283a 	ret

0000eb8c <__pow5mult>:
    eb8c:	defffa04 	addi	sp,sp,-24
    eb90:	dcc00315 	stw	r19,12(sp)
    eb94:	dc000015 	stw	r16,0(sp)
    eb98:	dfc00515 	stw	ra,20(sp)
    eb9c:	dd000415 	stw	r20,16(sp)
    eba0:	dc800215 	stw	r18,8(sp)
    eba4:	dc400115 	stw	r17,4(sp)
    eba8:	308000cc 	andi	r2,r6,3
    ebac:	3021883a 	mov	r16,r6
    ebb0:	2027883a 	mov	r19,r4
    ebb4:	10002f1e 	bne	r2,zero,ec74 <__pow5mult+0xe8>
    ebb8:	2825883a 	mov	r18,r5
    ebbc:	8021d0ba 	srai	r16,r16,2
    ebc0:	80001a26 	beq	r16,zero,ec2c <__pow5mult+0xa0>
    ebc4:	9c401217 	ldw	r17,72(r19)
    ebc8:	8800061e 	bne	r17,zero,ebe4 <__pow5mult+0x58>
    ebcc:	00003406 	br	eca0 <__pow5mult+0x114>
    ebd0:	8021d07a 	srai	r16,r16,1
    ebd4:	80001526 	beq	r16,zero,ec2c <__pow5mult+0xa0>
    ebd8:	88800017 	ldw	r2,0(r17)
    ebdc:	10001c26 	beq	r2,zero,ec50 <__pow5mult+0xc4>
    ebe0:	1023883a 	mov	r17,r2
    ebe4:	8080004c 	andi	r2,r16,1
    ebe8:	103ff926 	beq	r2,zero,ebd0 <__alt_data_end+0xf000ebd0>
    ebec:	880d883a 	mov	r6,r17
    ebf0:	900b883a 	mov	r5,r18
    ebf4:	9809883a 	mov	r4,r19
    ebf8:	000e9940 	call	e994 <__multiply>
    ebfc:	90001b26 	beq	r18,zero,ec6c <__pow5mult+0xe0>
    ec00:	91000117 	ldw	r4,4(r18)
    ec04:	98c01317 	ldw	r3,76(r19)
    ec08:	8021d07a 	srai	r16,r16,1
    ec0c:	2109883a 	add	r4,r4,r4
    ec10:	2109883a 	add	r4,r4,r4
    ec14:	1907883a 	add	r3,r3,r4
    ec18:	19000017 	ldw	r4,0(r3)
    ec1c:	91000015 	stw	r4,0(r18)
    ec20:	1c800015 	stw	r18,0(r3)
    ec24:	1025883a 	mov	r18,r2
    ec28:	803feb1e 	bne	r16,zero,ebd8 <__alt_data_end+0xf000ebd8>
    ec2c:	9005883a 	mov	r2,r18
    ec30:	dfc00517 	ldw	ra,20(sp)
    ec34:	dd000417 	ldw	r20,16(sp)
    ec38:	dcc00317 	ldw	r19,12(sp)
    ec3c:	dc800217 	ldw	r18,8(sp)
    ec40:	dc400117 	ldw	r17,4(sp)
    ec44:	dc000017 	ldw	r16,0(sp)
    ec48:	dec00604 	addi	sp,sp,24
    ec4c:	f800283a 	ret
    ec50:	880d883a 	mov	r6,r17
    ec54:	880b883a 	mov	r5,r17
    ec58:	9809883a 	mov	r4,r19
    ec5c:	000e9940 	call	e994 <__multiply>
    ec60:	88800015 	stw	r2,0(r17)
    ec64:	10000015 	stw	zero,0(r2)
    ec68:	003fdd06 	br	ebe0 <__alt_data_end+0xf000ebe0>
    ec6c:	1025883a 	mov	r18,r2
    ec70:	003fd706 	br	ebd0 <__alt_data_end+0xf000ebd0>
    ec74:	10bfffc4 	addi	r2,r2,-1
    ec78:	1085883a 	add	r2,r2,r2
    ec7c:	00c20034 	movhi	r3,2048
    ec80:	18c0be04 	addi	r3,r3,760
    ec84:	1085883a 	add	r2,r2,r2
    ec88:	1885883a 	add	r2,r3,r2
    ec8c:	11800017 	ldw	r6,0(r2)
    ec90:	000f883a 	mov	r7,zero
    ec94:	000e61c0 	call	e61c <__multadd>
    ec98:	1025883a 	mov	r18,r2
    ec9c:	003fc706 	br	ebbc <__alt_data_end+0xf000ebbc>
    eca0:	05000044 	movi	r20,1
    eca4:	a00b883a 	mov	r5,r20
    eca8:	9809883a 	mov	r4,r19
    ecac:	000e54c0 	call	e54c <_Balloc>
    ecb0:	1023883a 	mov	r17,r2
    ecb4:	00809c44 	movi	r2,625
    ecb8:	88800515 	stw	r2,20(r17)
    ecbc:	8d000415 	stw	r20,16(r17)
    ecc0:	9c401215 	stw	r17,72(r19)
    ecc4:	88000015 	stw	zero,0(r17)
    ecc8:	003fc606 	br	ebe4 <__alt_data_end+0xf000ebe4>

0000eccc <__lshift>:
    eccc:	defff904 	addi	sp,sp,-28
    ecd0:	dd400515 	stw	r21,20(sp)
    ecd4:	dcc00315 	stw	r19,12(sp)
    ecd8:	302bd17a 	srai	r21,r6,5
    ecdc:	2cc00417 	ldw	r19,16(r5)
    ece0:	28800217 	ldw	r2,8(r5)
    ece4:	dd000415 	stw	r20,16(sp)
    ece8:	ace7883a 	add	r19,r21,r19
    ecec:	dc800215 	stw	r18,8(sp)
    ecf0:	dc400115 	stw	r17,4(sp)
    ecf4:	dc000015 	stw	r16,0(sp)
    ecf8:	dfc00615 	stw	ra,24(sp)
    ecfc:	9c000044 	addi	r16,r19,1
    ed00:	2823883a 	mov	r17,r5
    ed04:	3029883a 	mov	r20,r6
    ed08:	2025883a 	mov	r18,r4
    ed0c:	29400117 	ldw	r5,4(r5)
    ed10:	1400030e 	bge	r2,r16,ed20 <__lshift+0x54>
    ed14:	1085883a 	add	r2,r2,r2
    ed18:	29400044 	addi	r5,r5,1
    ed1c:	143ffd16 	blt	r2,r16,ed14 <__alt_data_end+0xf000ed14>
    ed20:	9009883a 	mov	r4,r18
    ed24:	000e54c0 	call	e54c <_Balloc>
    ed28:	10c00504 	addi	r3,r2,20
    ed2c:	0540070e 	bge	zero,r21,ed4c <__lshift+0x80>
    ed30:	ad6b883a 	add	r21,r21,r21
    ed34:	ad6b883a 	add	r21,r21,r21
    ed38:	1809883a 	mov	r4,r3
    ed3c:	1d47883a 	add	r3,r3,r21
    ed40:	20000015 	stw	zero,0(r4)
    ed44:	21000104 	addi	r4,r4,4
    ed48:	193ffd1e 	bne	r3,r4,ed40 <__alt_data_end+0xf000ed40>
    ed4c:	8a000417 	ldw	r8,16(r17)
    ed50:	89000504 	addi	r4,r17,20
    ed54:	a18007cc 	andi	r6,r20,31
    ed58:	4211883a 	add	r8,r8,r8
    ed5c:	4211883a 	add	r8,r8,r8
    ed60:	2211883a 	add	r8,r4,r8
    ed64:	30002326 	beq	r6,zero,edf4 <__lshift+0x128>
    ed68:	02400804 	movi	r9,32
    ed6c:	4993c83a 	sub	r9,r9,r6
    ed70:	000b883a 	mov	r5,zero
    ed74:	21c00017 	ldw	r7,0(r4)
    ed78:	1815883a 	mov	r10,r3
    ed7c:	18c00104 	addi	r3,r3,4
    ed80:	398e983a 	sll	r7,r7,r6
    ed84:	21000104 	addi	r4,r4,4
    ed88:	394ab03a 	or	r5,r7,r5
    ed8c:	197fff15 	stw	r5,-4(r3)
    ed90:	217fff17 	ldw	r5,-4(r4)
    ed94:	2a4ad83a 	srl	r5,r5,r9
    ed98:	223ff636 	bltu	r4,r8,ed74 <__alt_data_end+0xf000ed74>
    ed9c:	51400115 	stw	r5,4(r10)
    eda0:	28001a1e 	bne	r5,zero,ee0c <__lshift+0x140>
    eda4:	843fffc4 	addi	r16,r16,-1
    eda8:	14000415 	stw	r16,16(r2)
    edac:	88000826 	beq	r17,zero,edd0 <__lshift+0x104>
    edb0:	89000117 	ldw	r4,4(r17)
    edb4:	90c01317 	ldw	r3,76(r18)
    edb8:	2109883a 	add	r4,r4,r4
    edbc:	2109883a 	add	r4,r4,r4
    edc0:	1907883a 	add	r3,r3,r4
    edc4:	19000017 	ldw	r4,0(r3)
    edc8:	89000015 	stw	r4,0(r17)
    edcc:	1c400015 	stw	r17,0(r3)
    edd0:	dfc00617 	ldw	ra,24(sp)
    edd4:	dd400517 	ldw	r21,20(sp)
    edd8:	dd000417 	ldw	r20,16(sp)
    eddc:	dcc00317 	ldw	r19,12(sp)
    ede0:	dc800217 	ldw	r18,8(sp)
    ede4:	dc400117 	ldw	r17,4(sp)
    ede8:	dc000017 	ldw	r16,0(sp)
    edec:	dec00704 	addi	sp,sp,28
    edf0:	f800283a 	ret
    edf4:	21400017 	ldw	r5,0(r4)
    edf8:	18c00104 	addi	r3,r3,4
    edfc:	21000104 	addi	r4,r4,4
    ee00:	197fff15 	stw	r5,-4(r3)
    ee04:	223ffb36 	bltu	r4,r8,edf4 <__alt_data_end+0xf000edf4>
    ee08:	003fe606 	br	eda4 <__alt_data_end+0xf000eda4>
    ee0c:	9c000084 	addi	r16,r19,2
    ee10:	003fe406 	br	eda4 <__alt_data_end+0xf000eda4>

0000ee14 <__mcmp>:
    ee14:	20800417 	ldw	r2,16(r4)
    ee18:	28c00417 	ldw	r3,16(r5)
    ee1c:	10c5c83a 	sub	r2,r2,r3
    ee20:	1000111e 	bne	r2,zero,ee68 <__mcmp+0x54>
    ee24:	18c7883a 	add	r3,r3,r3
    ee28:	18c7883a 	add	r3,r3,r3
    ee2c:	21000504 	addi	r4,r4,20
    ee30:	29400504 	addi	r5,r5,20
    ee34:	20c5883a 	add	r2,r4,r3
    ee38:	28cb883a 	add	r5,r5,r3
    ee3c:	00000106 	br	ee44 <__mcmp+0x30>
    ee40:	20800a2e 	bgeu	r4,r2,ee6c <__mcmp+0x58>
    ee44:	10bfff04 	addi	r2,r2,-4
    ee48:	297fff04 	addi	r5,r5,-4
    ee4c:	11800017 	ldw	r6,0(r2)
    ee50:	28c00017 	ldw	r3,0(r5)
    ee54:	30fffa26 	beq	r6,r3,ee40 <__alt_data_end+0xf000ee40>
    ee58:	30c00236 	bltu	r6,r3,ee64 <__mcmp+0x50>
    ee5c:	00800044 	movi	r2,1
    ee60:	f800283a 	ret
    ee64:	00bfffc4 	movi	r2,-1
    ee68:	f800283a 	ret
    ee6c:	0005883a 	mov	r2,zero
    ee70:	f800283a 	ret

0000ee74 <__mdiff>:
    ee74:	28c00417 	ldw	r3,16(r5)
    ee78:	30800417 	ldw	r2,16(r6)
    ee7c:	defffa04 	addi	sp,sp,-24
    ee80:	dcc00315 	stw	r19,12(sp)
    ee84:	dc800215 	stw	r18,8(sp)
    ee88:	dfc00515 	stw	ra,20(sp)
    ee8c:	dd000415 	stw	r20,16(sp)
    ee90:	dc400115 	stw	r17,4(sp)
    ee94:	dc000015 	stw	r16,0(sp)
    ee98:	1887c83a 	sub	r3,r3,r2
    ee9c:	2825883a 	mov	r18,r5
    eea0:	3027883a 	mov	r19,r6
    eea4:	1800141e 	bne	r3,zero,eef8 <__mdiff+0x84>
    eea8:	1085883a 	add	r2,r2,r2
    eeac:	1085883a 	add	r2,r2,r2
    eeb0:	2a000504 	addi	r8,r5,20
    eeb4:	34000504 	addi	r16,r6,20
    eeb8:	4087883a 	add	r3,r8,r2
    eebc:	8085883a 	add	r2,r16,r2
    eec0:	00000106 	br	eec8 <__mdiff+0x54>
    eec4:	40c0592e 	bgeu	r8,r3,f02c <__mdiff+0x1b8>
    eec8:	18ffff04 	addi	r3,r3,-4
    eecc:	10bfff04 	addi	r2,r2,-4
    eed0:	19c00017 	ldw	r7,0(r3)
    eed4:	11400017 	ldw	r5,0(r2)
    eed8:	397ffa26 	beq	r7,r5,eec4 <__alt_data_end+0xf000eec4>
    eedc:	3940592e 	bgeu	r7,r5,f044 <__mdiff+0x1d0>
    eee0:	9005883a 	mov	r2,r18
    eee4:	4023883a 	mov	r17,r8
    eee8:	9825883a 	mov	r18,r19
    eeec:	05000044 	movi	r20,1
    eef0:	1027883a 	mov	r19,r2
    eef4:	00000406 	br	ef08 <__mdiff+0x94>
    eef8:	18005616 	blt	r3,zero,f054 <__mdiff+0x1e0>
    eefc:	34400504 	addi	r17,r6,20
    ef00:	2c000504 	addi	r16,r5,20
    ef04:	0029883a 	mov	r20,zero
    ef08:	91400117 	ldw	r5,4(r18)
    ef0c:	000e54c0 	call	e54c <_Balloc>
    ef10:	92400417 	ldw	r9,16(r18)
    ef14:	9b000417 	ldw	r12,16(r19)
    ef18:	12c00504 	addi	r11,r2,20
    ef1c:	4a51883a 	add	r8,r9,r9
    ef20:	6319883a 	add	r12,r12,r12
    ef24:	4211883a 	add	r8,r8,r8
    ef28:	6319883a 	add	r12,r12,r12
    ef2c:	15000315 	stw	r20,12(r2)
    ef30:	8211883a 	add	r8,r16,r8
    ef34:	8b19883a 	add	r12,r17,r12
    ef38:	0007883a 	mov	r3,zero
    ef3c:	81400017 	ldw	r5,0(r16)
    ef40:	89c00017 	ldw	r7,0(r17)
    ef44:	59800104 	addi	r6,r11,4
    ef48:	293fffcc 	andi	r4,r5,65535
    ef4c:	20c7883a 	add	r3,r4,r3
    ef50:	393fffcc 	andi	r4,r7,65535
    ef54:	1909c83a 	sub	r4,r3,r4
    ef58:	280ad43a 	srli	r5,r5,16
    ef5c:	380ed43a 	srli	r7,r7,16
    ef60:	2007d43a 	srai	r3,r4,16
    ef64:	213fffcc 	andi	r4,r4,65535
    ef68:	29cbc83a 	sub	r5,r5,r7
    ef6c:	28c7883a 	add	r3,r5,r3
    ef70:	180a943a 	slli	r5,r3,16
    ef74:	8c400104 	addi	r17,r17,4
    ef78:	84000104 	addi	r16,r16,4
    ef7c:	2908b03a 	or	r4,r5,r4
    ef80:	59000015 	stw	r4,0(r11)
    ef84:	1807d43a 	srai	r3,r3,16
    ef88:	3015883a 	mov	r10,r6
    ef8c:	3017883a 	mov	r11,r6
    ef90:	8b3fea36 	bltu	r17,r12,ef3c <__alt_data_end+0xf000ef3c>
    ef94:	8200162e 	bgeu	r16,r8,eff0 <__mdiff+0x17c>
    ef98:	8017883a 	mov	r11,r16
    ef9c:	59400017 	ldw	r5,0(r11)
    efa0:	31800104 	addi	r6,r6,4
    efa4:	5ac00104 	addi	r11,r11,4
    efa8:	293fffcc 	andi	r4,r5,65535
    efac:	20c7883a 	add	r3,r4,r3
    efb0:	280ed43a 	srli	r7,r5,16
    efb4:	180bd43a 	srai	r5,r3,16
    efb8:	193fffcc 	andi	r4,r3,65535
    efbc:	3947883a 	add	r3,r7,r5
    efc0:	180a943a 	slli	r5,r3,16
    efc4:	1807d43a 	srai	r3,r3,16
    efc8:	2908b03a 	or	r4,r5,r4
    efcc:	313fff15 	stw	r4,-4(r6)
    efd0:	5a3ff236 	bltu	r11,r8,ef9c <__alt_data_end+0xf000ef9c>
    efd4:	0406303a 	nor	r3,zero,r16
    efd8:	1a07883a 	add	r3,r3,r8
    efdc:	1806d0ba 	srli	r3,r3,2
    efe0:	18c00044 	addi	r3,r3,1
    efe4:	18c7883a 	add	r3,r3,r3
    efe8:	18c7883a 	add	r3,r3,r3
    efec:	50d5883a 	add	r10,r10,r3
    eff0:	50ffff04 	addi	r3,r10,-4
    eff4:	2000041e 	bne	r4,zero,f008 <__mdiff+0x194>
    eff8:	18ffff04 	addi	r3,r3,-4
    effc:	19000017 	ldw	r4,0(r3)
    f000:	4a7fffc4 	addi	r9,r9,-1
    f004:	203ffc26 	beq	r4,zero,eff8 <__alt_data_end+0xf000eff8>
    f008:	12400415 	stw	r9,16(r2)
    f00c:	dfc00517 	ldw	ra,20(sp)
    f010:	dd000417 	ldw	r20,16(sp)
    f014:	dcc00317 	ldw	r19,12(sp)
    f018:	dc800217 	ldw	r18,8(sp)
    f01c:	dc400117 	ldw	r17,4(sp)
    f020:	dc000017 	ldw	r16,0(sp)
    f024:	dec00604 	addi	sp,sp,24
    f028:	f800283a 	ret
    f02c:	000b883a 	mov	r5,zero
    f030:	000e54c0 	call	e54c <_Balloc>
    f034:	00c00044 	movi	r3,1
    f038:	10c00415 	stw	r3,16(r2)
    f03c:	10000515 	stw	zero,20(r2)
    f040:	003ff206 	br	f00c <__alt_data_end+0xf000f00c>
    f044:	8023883a 	mov	r17,r16
    f048:	0029883a 	mov	r20,zero
    f04c:	4021883a 	mov	r16,r8
    f050:	003fad06 	br	ef08 <__alt_data_end+0xf000ef08>
    f054:	9005883a 	mov	r2,r18
    f058:	94400504 	addi	r17,r18,20
    f05c:	9c000504 	addi	r16,r19,20
    f060:	9825883a 	mov	r18,r19
    f064:	05000044 	movi	r20,1
    f068:	1027883a 	mov	r19,r2
    f06c:	003fa606 	br	ef08 <__alt_data_end+0xf000ef08>

0000f070 <__ulp>:
    f070:	295ffc2c 	andhi	r5,r5,32752
    f074:	00bf3034 	movhi	r2,64704
    f078:	2887883a 	add	r3,r5,r2
    f07c:	00c0020e 	bge	zero,r3,f088 <__ulp+0x18>
    f080:	0005883a 	mov	r2,zero
    f084:	f800283a 	ret
    f088:	00c7c83a 	sub	r3,zero,r3
    f08c:	1807d53a 	srai	r3,r3,20
    f090:	008004c4 	movi	r2,19
    f094:	10c00b0e 	bge	r2,r3,f0c4 <__ulp+0x54>
    f098:	18bffb04 	addi	r2,r3,-20
    f09c:	01000784 	movi	r4,30
    f0a0:	0007883a 	mov	r3,zero
    f0a4:	20800516 	blt	r4,r2,f0bc <__ulp+0x4c>
    f0a8:	010007c4 	movi	r4,31
    f0ac:	2089c83a 	sub	r4,r4,r2
    f0b0:	00800044 	movi	r2,1
    f0b4:	1104983a 	sll	r2,r2,r4
    f0b8:	f800283a 	ret
    f0bc:	00800044 	movi	r2,1
    f0c0:	f800283a 	ret
    f0c4:	01400234 	movhi	r5,8
    f0c8:	28c7d83a 	sra	r3,r5,r3
    f0cc:	0005883a 	mov	r2,zero
    f0d0:	f800283a 	ret

0000f0d4 <__b2d>:
    f0d4:	defffa04 	addi	sp,sp,-24
    f0d8:	dc000015 	stw	r16,0(sp)
    f0dc:	24000417 	ldw	r16,16(r4)
    f0e0:	dc400115 	stw	r17,4(sp)
    f0e4:	24400504 	addi	r17,r4,20
    f0e8:	8421883a 	add	r16,r16,r16
    f0ec:	8421883a 	add	r16,r16,r16
    f0f0:	8c21883a 	add	r16,r17,r16
    f0f4:	dc800215 	stw	r18,8(sp)
    f0f8:	84bfff17 	ldw	r18,-4(r16)
    f0fc:	dd000415 	stw	r20,16(sp)
    f100:	dcc00315 	stw	r19,12(sp)
    f104:	9009883a 	mov	r4,r18
    f108:	2829883a 	mov	r20,r5
    f10c:	dfc00515 	stw	ra,20(sp)
    f110:	000e8400 	call	e840 <__hi0bits>
    f114:	00c00804 	movi	r3,32
    f118:	1889c83a 	sub	r4,r3,r2
    f11c:	a1000015 	stw	r4,0(r20)
    f120:	01000284 	movi	r4,10
    f124:	84ffff04 	addi	r19,r16,-4
    f128:	20801216 	blt	r4,r2,f174 <__b2d+0xa0>
    f12c:	018002c4 	movi	r6,11
    f130:	308dc83a 	sub	r6,r6,r2
    f134:	9186d83a 	srl	r3,r18,r6
    f138:	18cffc34 	orhi	r3,r3,16368
    f13c:	8cc0212e 	bgeu	r17,r19,f1c4 <__b2d+0xf0>
    f140:	813ffe17 	ldw	r4,-8(r16)
    f144:	218cd83a 	srl	r6,r4,r6
    f148:	10800544 	addi	r2,r2,21
    f14c:	9084983a 	sll	r2,r18,r2
    f150:	1184b03a 	or	r2,r2,r6
    f154:	dfc00517 	ldw	ra,20(sp)
    f158:	dd000417 	ldw	r20,16(sp)
    f15c:	dcc00317 	ldw	r19,12(sp)
    f160:	dc800217 	ldw	r18,8(sp)
    f164:	dc400117 	ldw	r17,4(sp)
    f168:	dc000017 	ldw	r16,0(sp)
    f16c:	dec00604 	addi	sp,sp,24
    f170:	f800283a 	ret
    f174:	8cc00f2e 	bgeu	r17,r19,f1b4 <__b2d+0xe0>
    f178:	117ffd44 	addi	r5,r2,-11
    f17c:	80bffe17 	ldw	r2,-8(r16)
    f180:	28000e26 	beq	r5,zero,f1bc <__b2d+0xe8>
    f184:	1949c83a 	sub	r4,r3,r5
    f188:	9164983a 	sll	r18,r18,r5
    f18c:	1106d83a 	srl	r3,r2,r4
    f190:	81bffe04 	addi	r6,r16,-8
    f194:	948ffc34 	orhi	r18,r18,16368
    f198:	90c6b03a 	or	r3,r18,r3
    f19c:	89800e2e 	bgeu	r17,r6,f1d8 <__b2d+0x104>
    f1a0:	81bffd17 	ldw	r6,-12(r16)
    f1a4:	1144983a 	sll	r2,r2,r5
    f1a8:	310ad83a 	srl	r5,r6,r4
    f1ac:	2884b03a 	or	r2,r5,r2
    f1b0:	003fe806 	br	f154 <__alt_data_end+0xf000f154>
    f1b4:	10bffd44 	addi	r2,r2,-11
    f1b8:	1000041e 	bne	r2,zero,f1cc <__b2d+0xf8>
    f1bc:	90cffc34 	orhi	r3,r18,16368
    f1c0:	003fe406 	br	f154 <__alt_data_end+0xf000f154>
    f1c4:	000d883a 	mov	r6,zero
    f1c8:	003fdf06 	br	f148 <__alt_data_end+0xf000f148>
    f1cc:	90a4983a 	sll	r18,r18,r2
    f1d0:	0005883a 	mov	r2,zero
    f1d4:	003ff906 	br	f1bc <__alt_data_end+0xf000f1bc>
    f1d8:	1144983a 	sll	r2,r2,r5
    f1dc:	003fdd06 	br	f154 <__alt_data_end+0xf000f154>

0000f1e0 <__d2b>:
    f1e0:	defff804 	addi	sp,sp,-32
    f1e4:	dc000215 	stw	r16,8(sp)
    f1e8:	3021883a 	mov	r16,r6
    f1ec:	dc400315 	stw	r17,12(sp)
    f1f0:	8022907a 	slli	r17,r16,1
    f1f4:	dd000615 	stw	r20,24(sp)
    f1f8:	2829883a 	mov	r20,r5
    f1fc:	01400044 	movi	r5,1
    f200:	dcc00515 	stw	r19,20(sp)
    f204:	dc800415 	stw	r18,16(sp)
    f208:	dfc00715 	stw	ra,28(sp)
    f20c:	3825883a 	mov	r18,r7
    f210:	8822d57a 	srli	r17,r17,21
    f214:	000e54c0 	call	e54c <_Balloc>
    f218:	1027883a 	mov	r19,r2
    f21c:	00800434 	movhi	r2,16
    f220:	10bfffc4 	addi	r2,r2,-1
    f224:	808c703a 	and	r6,r16,r2
    f228:	88000126 	beq	r17,zero,f230 <__d2b+0x50>
    f22c:	31800434 	orhi	r6,r6,16
    f230:	d9800015 	stw	r6,0(sp)
    f234:	a0002426 	beq	r20,zero,f2c8 <__d2b+0xe8>
    f238:	d9000104 	addi	r4,sp,4
    f23c:	dd000115 	stw	r20,4(sp)
    f240:	000e8a80 	call	e8a8 <__lo0bits>
    f244:	d8c00017 	ldw	r3,0(sp)
    f248:	10002f1e 	bne	r2,zero,f308 <__d2b+0x128>
    f24c:	d9000117 	ldw	r4,4(sp)
    f250:	99000515 	stw	r4,20(r19)
    f254:	1821003a 	cmpeq	r16,r3,zero
    f258:	01000084 	movi	r4,2
    f25c:	2421c83a 	sub	r16,r4,r16
    f260:	98c00615 	stw	r3,24(r19)
    f264:	9c000415 	stw	r16,16(r19)
    f268:	88001f1e 	bne	r17,zero,f2e8 <__d2b+0x108>
    f26c:	10bef384 	addi	r2,r2,-1074
    f270:	90800015 	stw	r2,0(r18)
    f274:	00900034 	movhi	r2,16384
    f278:	10bfffc4 	addi	r2,r2,-1
    f27c:	8085883a 	add	r2,r16,r2
    f280:	1085883a 	add	r2,r2,r2
    f284:	1085883a 	add	r2,r2,r2
    f288:	9885883a 	add	r2,r19,r2
    f28c:	11000517 	ldw	r4,20(r2)
    f290:	8020917a 	slli	r16,r16,5
    f294:	000e8400 	call	e840 <__hi0bits>
    f298:	d8c00817 	ldw	r3,32(sp)
    f29c:	8085c83a 	sub	r2,r16,r2
    f2a0:	18800015 	stw	r2,0(r3)
    f2a4:	9805883a 	mov	r2,r19
    f2a8:	dfc00717 	ldw	ra,28(sp)
    f2ac:	dd000617 	ldw	r20,24(sp)
    f2b0:	dcc00517 	ldw	r19,20(sp)
    f2b4:	dc800417 	ldw	r18,16(sp)
    f2b8:	dc400317 	ldw	r17,12(sp)
    f2bc:	dc000217 	ldw	r16,8(sp)
    f2c0:	dec00804 	addi	sp,sp,32
    f2c4:	f800283a 	ret
    f2c8:	d809883a 	mov	r4,sp
    f2cc:	000e8a80 	call	e8a8 <__lo0bits>
    f2d0:	d8c00017 	ldw	r3,0(sp)
    f2d4:	04000044 	movi	r16,1
    f2d8:	9c000415 	stw	r16,16(r19)
    f2dc:	98c00515 	stw	r3,20(r19)
    f2e0:	10800804 	addi	r2,r2,32
    f2e4:	883fe126 	beq	r17,zero,f26c <__alt_data_end+0xf000f26c>
    f2e8:	00c00d44 	movi	r3,53
    f2ec:	8c7ef344 	addi	r17,r17,-1075
    f2f0:	88a3883a 	add	r17,r17,r2
    f2f4:	1885c83a 	sub	r2,r3,r2
    f2f8:	d8c00817 	ldw	r3,32(sp)
    f2fc:	94400015 	stw	r17,0(r18)
    f300:	18800015 	stw	r2,0(r3)
    f304:	003fe706 	br	f2a4 <__alt_data_end+0xf000f2a4>
    f308:	01000804 	movi	r4,32
    f30c:	2089c83a 	sub	r4,r4,r2
    f310:	1908983a 	sll	r4,r3,r4
    f314:	d9400117 	ldw	r5,4(sp)
    f318:	1886d83a 	srl	r3,r3,r2
    f31c:	2148b03a 	or	r4,r4,r5
    f320:	99000515 	stw	r4,20(r19)
    f324:	d8c00015 	stw	r3,0(sp)
    f328:	003fca06 	br	f254 <__alt_data_end+0xf000f254>

0000f32c <__ratio>:
    f32c:	defff904 	addi	sp,sp,-28
    f330:	dc400315 	stw	r17,12(sp)
    f334:	2823883a 	mov	r17,r5
    f338:	d9400104 	addi	r5,sp,4
    f33c:	dfc00615 	stw	ra,24(sp)
    f340:	dcc00515 	stw	r19,20(sp)
    f344:	dc800415 	stw	r18,16(sp)
    f348:	2027883a 	mov	r19,r4
    f34c:	dc000215 	stw	r16,8(sp)
    f350:	000f0d40 	call	f0d4 <__b2d>
    f354:	d80b883a 	mov	r5,sp
    f358:	8809883a 	mov	r4,r17
    f35c:	1025883a 	mov	r18,r2
    f360:	1821883a 	mov	r16,r3
    f364:	000f0d40 	call	f0d4 <__b2d>
    f368:	8a000417 	ldw	r8,16(r17)
    f36c:	99000417 	ldw	r4,16(r19)
    f370:	d9400117 	ldw	r5,4(sp)
    f374:	2209c83a 	sub	r4,r4,r8
    f378:	2010917a 	slli	r8,r4,5
    f37c:	d9000017 	ldw	r4,0(sp)
    f380:	2909c83a 	sub	r4,r5,r4
    f384:	4109883a 	add	r4,r8,r4
    f388:	01000e0e 	bge	zero,r4,f3c4 <__ratio+0x98>
    f38c:	2008953a 	slli	r4,r4,20
    f390:	2421883a 	add	r16,r4,r16
    f394:	100d883a 	mov	r6,r2
    f398:	180f883a 	mov	r7,r3
    f39c:	9009883a 	mov	r4,r18
    f3a0:	800b883a 	mov	r5,r16
    f3a4:	00068ec0 	call	68ec <__divdf3>
    f3a8:	dfc00617 	ldw	ra,24(sp)
    f3ac:	dcc00517 	ldw	r19,20(sp)
    f3b0:	dc800417 	ldw	r18,16(sp)
    f3b4:	dc400317 	ldw	r17,12(sp)
    f3b8:	dc000217 	ldw	r16,8(sp)
    f3bc:	dec00704 	addi	sp,sp,28
    f3c0:	f800283a 	ret
    f3c4:	2008953a 	slli	r4,r4,20
    f3c8:	1907c83a 	sub	r3,r3,r4
    f3cc:	003ff106 	br	f394 <__alt_data_end+0xf000f394>

0000f3d0 <_mprec_log10>:
    f3d0:	defffe04 	addi	sp,sp,-8
    f3d4:	dc000015 	stw	r16,0(sp)
    f3d8:	dfc00115 	stw	ra,4(sp)
    f3dc:	008005c4 	movi	r2,23
    f3e0:	2021883a 	mov	r16,r4
    f3e4:	11000d0e 	bge	r2,r4,f41c <_mprec_log10+0x4c>
    f3e8:	0005883a 	mov	r2,zero
    f3ec:	00cffc34 	movhi	r3,16368
    f3f0:	843fffc4 	addi	r16,r16,-1
    f3f4:	000d883a 	mov	r6,zero
    f3f8:	01d00934 	movhi	r7,16420
    f3fc:	1009883a 	mov	r4,r2
    f400:	180b883a 	mov	r5,r3
    f404:	00072b00 	call	72b0 <__muldf3>
    f408:	803ff91e 	bne	r16,zero,f3f0 <__alt_data_end+0xf000f3f0>
    f40c:	dfc00117 	ldw	ra,4(sp)
    f410:	dc000017 	ldw	r16,0(sp)
    f414:	dec00204 	addi	sp,sp,8
    f418:	f800283a 	ret
    f41c:	202090fa 	slli	r16,r4,3
    f420:	00820034 	movhi	r2,2048
    f424:	1080d504 	addi	r2,r2,852
    f428:	1421883a 	add	r16,r2,r16
    f42c:	80800017 	ldw	r2,0(r16)
    f430:	80c00117 	ldw	r3,4(r16)
    f434:	dfc00117 	ldw	ra,4(sp)
    f438:	dc000017 	ldw	r16,0(sp)
    f43c:	dec00204 	addi	sp,sp,8
    f440:	f800283a 	ret

0000f444 <__copybits>:
    f444:	297fffc4 	addi	r5,r5,-1
    f448:	280fd17a 	srai	r7,r5,5
    f44c:	30c00417 	ldw	r3,16(r6)
    f450:	30800504 	addi	r2,r6,20
    f454:	39c00044 	addi	r7,r7,1
    f458:	18c7883a 	add	r3,r3,r3
    f45c:	39cf883a 	add	r7,r7,r7
    f460:	18c7883a 	add	r3,r3,r3
    f464:	39cf883a 	add	r7,r7,r7
    f468:	10c7883a 	add	r3,r2,r3
    f46c:	21cf883a 	add	r7,r4,r7
    f470:	10c00d2e 	bgeu	r2,r3,f4a8 <__copybits+0x64>
    f474:	200b883a 	mov	r5,r4
    f478:	12000017 	ldw	r8,0(r2)
    f47c:	29400104 	addi	r5,r5,4
    f480:	10800104 	addi	r2,r2,4
    f484:	2a3fff15 	stw	r8,-4(r5)
    f488:	10fffb36 	bltu	r2,r3,f478 <__alt_data_end+0xf000f478>
    f48c:	1985c83a 	sub	r2,r3,r6
    f490:	10bffac4 	addi	r2,r2,-21
    f494:	1004d0ba 	srli	r2,r2,2
    f498:	10800044 	addi	r2,r2,1
    f49c:	1085883a 	add	r2,r2,r2
    f4a0:	1085883a 	add	r2,r2,r2
    f4a4:	2089883a 	add	r4,r4,r2
    f4a8:	21c0032e 	bgeu	r4,r7,f4b8 <__copybits+0x74>
    f4ac:	20000015 	stw	zero,0(r4)
    f4b0:	21000104 	addi	r4,r4,4
    f4b4:	21fffd36 	bltu	r4,r7,f4ac <__alt_data_end+0xf000f4ac>
    f4b8:	f800283a 	ret

0000f4bc <__any_on>:
    f4bc:	20c00417 	ldw	r3,16(r4)
    f4c0:	2805d17a 	srai	r2,r5,5
    f4c4:	21000504 	addi	r4,r4,20
    f4c8:	18800d0e 	bge	r3,r2,f500 <__any_on+0x44>
    f4cc:	18c7883a 	add	r3,r3,r3
    f4d0:	18c7883a 	add	r3,r3,r3
    f4d4:	20c7883a 	add	r3,r4,r3
    f4d8:	20c0192e 	bgeu	r4,r3,f540 <__any_on+0x84>
    f4dc:	18bfff17 	ldw	r2,-4(r3)
    f4e0:	18ffff04 	addi	r3,r3,-4
    f4e4:	1000041e 	bne	r2,zero,f4f8 <__any_on+0x3c>
    f4e8:	20c0142e 	bgeu	r4,r3,f53c <__any_on+0x80>
    f4ec:	18ffff04 	addi	r3,r3,-4
    f4f0:	19400017 	ldw	r5,0(r3)
    f4f4:	283ffc26 	beq	r5,zero,f4e8 <__alt_data_end+0xf000f4e8>
    f4f8:	00800044 	movi	r2,1
    f4fc:	f800283a 	ret
    f500:	10c00a0e 	bge	r2,r3,f52c <__any_on+0x70>
    f504:	1085883a 	add	r2,r2,r2
    f508:	1085883a 	add	r2,r2,r2
    f50c:	294007cc 	andi	r5,r5,31
    f510:	2087883a 	add	r3,r4,r2
    f514:	283ff026 	beq	r5,zero,f4d8 <__alt_data_end+0xf000f4d8>
    f518:	19800017 	ldw	r6,0(r3)
    f51c:	3144d83a 	srl	r2,r6,r5
    f520:	114a983a 	sll	r5,r2,r5
    f524:	317ff41e 	bne	r6,r5,f4f8 <__alt_data_end+0xf000f4f8>
    f528:	003feb06 	br	f4d8 <__alt_data_end+0xf000f4d8>
    f52c:	1085883a 	add	r2,r2,r2
    f530:	1085883a 	add	r2,r2,r2
    f534:	2087883a 	add	r3,r4,r2
    f538:	003fe706 	br	f4d8 <__alt_data_end+0xf000f4d8>
    f53c:	f800283a 	ret
    f540:	0005883a 	mov	r2,zero
    f544:	f800283a 	ret

0000f548 <_realloc_r>:
    f548:	defff604 	addi	sp,sp,-40
    f54c:	dc800215 	stw	r18,8(sp)
    f550:	dfc00915 	stw	ra,36(sp)
    f554:	df000815 	stw	fp,32(sp)
    f558:	ddc00715 	stw	r23,28(sp)
    f55c:	dd800615 	stw	r22,24(sp)
    f560:	dd400515 	stw	r21,20(sp)
    f564:	dd000415 	stw	r20,16(sp)
    f568:	dcc00315 	stw	r19,12(sp)
    f56c:	dc400115 	stw	r17,4(sp)
    f570:	dc000015 	stw	r16,0(sp)
    f574:	3025883a 	mov	r18,r6
    f578:	2800b726 	beq	r5,zero,f858 <_realloc_r+0x310>
    f57c:	282b883a 	mov	r21,r5
    f580:	2029883a 	mov	r20,r4
    f584:	0012e6c0 	call	12e6c <__malloc_lock>
    f588:	a8bfff17 	ldw	r2,-4(r21)
    f58c:	043fff04 	movi	r16,-4
    f590:	90c002c4 	addi	r3,r18,11
    f594:	01000584 	movi	r4,22
    f598:	acfffe04 	addi	r19,r21,-8
    f59c:	1420703a 	and	r16,r2,r16
    f5a0:	20c0332e 	bgeu	r4,r3,f670 <_realloc_r+0x128>
    f5a4:	047ffe04 	movi	r17,-8
    f5a8:	1c62703a 	and	r17,r3,r17
    f5ac:	8807883a 	mov	r3,r17
    f5b0:	88005816 	blt	r17,zero,f714 <_realloc_r+0x1cc>
    f5b4:	8c805736 	bltu	r17,r18,f714 <_realloc_r+0x1cc>
    f5b8:	80c0300e 	bge	r16,r3,f67c <_realloc_r+0x134>
    f5bc:	07020034 	movhi	fp,2048
    f5c0:	e7031004 	addi	fp,fp,3136
    f5c4:	e1c00217 	ldw	r7,8(fp)
    f5c8:	9c09883a 	add	r4,r19,r16
    f5cc:	22000117 	ldw	r8,4(r4)
    f5d0:	21c06326 	beq	r4,r7,f760 <_realloc_r+0x218>
    f5d4:	017fff84 	movi	r5,-2
    f5d8:	414a703a 	and	r5,r8,r5
    f5dc:	214b883a 	add	r5,r4,r5
    f5e0:	29800117 	ldw	r6,4(r5)
    f5e4:	3180004c 	andi	r6,r6,1
    f5e8:	30003f26 	beq	r6,zero,f6e8 <_realloc_r+0x1a0>
    f5ec:	1080004c 	andi	r2,r2,1
    f5f0:	10008326 	beq	r2,zero,f800 <_realloc_r+0x2b8>
    f5f4:	900b883a 	mov	r5,r18
    f5f8:	a009883a 	mov	r4,r20
    f5fc:	000db000 	call	db00 <_malloc_r>
    f600:	1025883a 	mov	r18,r2
    f604:	10011e26 	beq	r2,zero,fa80 <_realloc_r+0x538>
    f608:	a93fff17 	ldw	r4,-4(r21)
    f60c:	10fffe04 	addi	r3,r2,-8
    f610:	00bfff84 	movi	r2,-2
    f614:	2084703a 	and	r2,r4,r2
    f618:	9885883a 	add	r2,r19,r2
    f61c:	1880ee26 	beq	r3,r2,f9d8 <_realloc_r+0x490>
    f620:	81bfff04 	addi	r6,r16,-4
    f624:	00800904 	movi	r2,36
    f628:	1180b836 	bltu	r2,r6,f90c <_realloc_r+0x3c4>
    f62c:	00c004c4 	movi	r3,19
    f630:	19809636 	bltu	r3,r6,f88c <_realloc_r+0x344>
    f634:	9005883a 	mov	r2,r18
    f638:	a807883a 	mov	r3,r21
    f63c:	19000017 	ldw	r4,0(r3)
    f640:	11000015 	stw	r4,0(r2)
    f644:	19000117 	ldw	r4,4(r3)
    f648:	11000115 	stw	r4,4(r2)
    f64c:	18c00217 	ldw	r3,8(r3)
    f650:	10c00215 	stw	r3,8(r2)
    f654:	a80b883a 	mov	r5,r21
    f658:	a009883a 	mov	r4,r20
    f65c:	000cf140 	call	cf14 <_free_r>
    f660:	a009883a 	mov	r4,r20
    f664:	0012e900 	call	12e90 <__malloc_unlock>
    f668:	9005883a 	mov	r2,r18
    f66c:	00001206 	br	f6b8 <_realloc_r+0x170>
    f670:	00c00404 	movi	r3,16
    f674:	1823883a 	mov	r17,r3
    f678:	003fce06 	br	f5b4 <__alt_data_end+0xf000f5b4>
    f67c:	a825883a 	mov	r18,r21
    f680:	8445c83a 	sub	r2,r16,r17
    f684:	00c003c4 	movi	r3,15
    f688:	18802636 	bltu	r3,r2,f724 <_realloc_r+0x1dc>
    f68c:	99800117 	ldw	r6,4(r19)
    f690:	9c07883a 	add	r3,r19,r16
    f694:	3180004c 	andi	r6,r6,1
    f698:	3420b03a 	or	r16,r6,r16
    f69c:	9c000115 	stw	r16,4(r19)
    f6a0:	18800117 	ldw	r2,4(r3)
    f6a4:	10800054 	ori	r2,r2,1
    f6a8:	18800115 	stw	r2,4(r3)
    f6ac:	a009883a 	mov	r4,r20
    f6b0:	0012e900 	call	12e90 <__malloc_unlock>
    f6b4:	9005883a 	mov	r2,r18
    f6b8:	dfc00917 	ldw	ra,36(sp)
    f6bc:	df000817 	ldw	fp,32(sp)
    f6c0:	ddc00717 	ldw	r23,28(sp)
    f6c4:	dd800617 	ldw	r22,24(sp)
    f6c8:	dd400517 	ldw	r21,20(sp)
    f6cc:	dd000417 	ldw	r20,16(sp)
    f6d0:	dcc00317 	ldw	r19,12(sp)
    f6d4:	dc800217 	ldw	r18,8(sp)
    f6d8:	dc400117 	ldw	r17,4(sp)
    f6dc:	dc000017 	ldw	r16,0(sp)
    f6e0:	dec00a04 	addi	sp,sp,40
    f6e4:	f800283a 	ret
    f6e8:	017fff04 	movi	r5,-4
    f6ec:	414a703a 	and	r5,r8,r5
    f6f0:	814d883a 	add	r6,r16,r5
    f6f4:	30c01f16 	blt	r6,r3,f774 <_realloc_r+0x22c>
    f6f8:	20800317 	ldw	r2,12(r4)
    f6fc:	20c00217 	ldw	r3,8(r4)
    f700:	a825883a 	mov	r18,r21
    f704:	3021883a 	mov	r16,r6
    f708:	18800315 	stw	r2,12(r3)
    f70c:	10c00215 	stw	r3,8(r2)
    f710:	003fdb06 	br	f680 <__alt_data_end+0xf000f680>
    f714:	00800304 	movi	r2,12
    f718:	a0800015 	stw	r2,0(r20)
    f71c:	0005883a 	mov	r2,zero
    f720:	003fe506 	br	f6b8 <__alt_data_end+0xf000f6b8>
    f724:	98c00117 	ldw	r3,4(r19)
    f728:	9c4b883a 	add	r5,r19,r17
    f72c:	11000054 	ori	r4,r2,1
    f730:	18c0004c 	andi	r3,r3,1
    f734:	1c62b03a 	or	r17,r3,r17
    f738:	9c400115 	stw	r17,4(r19)
    f73c:	29000115 	stw	r4,4(r5)
    f740:	2885883a 	add	r2,r5,r2
    f744:	10c00117 	ldw	r3,4(r2)
    f748:	29400204 	addi	r5,r5,8
    f74c:	a009883a 	mov	r4,r20
    f750:	18c00054 	ori	r3,r3,1
    f754:	10c00115 	stw	r3,4(r2)
    f758:	000cf140 	call	cf14 <_free_r>
    f75c:	003fd306 	br	f6ac <__alt_data_end+0xf000f6ac>
    f760:	017fff04 	movi	r5,-4
    f764:	414a703a 	and	r5,r8,r5
    f768:	89800404 	addi	r6,r17,16
    f76c:	8151883a 	add	r8,r16,r5
    f770:	4180590e 	bge	r8,r6,f8d8 <_realloc_r+0x390>
    f774:	1080004c 	andi	r2,r2,1
    f778:	103f9e1e 	bne	r2,zero,f5f4 <__alt_data_end+0xf000f5f4>
    f77c:	adbffe17 	ldw	r22,-8(r21)
    f780:	00bfff04 	movi	r2,-4
    f784:	9dadc83a 	sub	r22,r19,r22
    f788:	b1800117 	ldw	r6,4(r22)
    f78c:	3084703a 	and	r2,r6,r2
    f790:	20002026 	beq	r4,zero,f814 <_realloc_r+0x2cc>
    f794:	80af883a 	add	r23,r16,r2
    f798:	b96f883a 	add	r23,r23,r5
    f79c:	21c05f26 	beq	r4,r7,f91c <_realloc_r+0x3d4>
    f7a0:	b8c01c16 	blt	r23,r3,f814 <_realloc_r+0x2cc>
    f7a4:	20800317 	ldw	r2,12(r4)
    f7a8:	20c00217 	ldw	r3,8(r4)
    f7ac:	81bfff04 	addi	r6,r16,-4
    f7b0:	01000904 	movi	r4,36
    f7b4:	18800315 	stw	r2,12(r3)
    f7b8:	10c00215 	stw	r3,8(r2)
    f7bc:	b0c00217 	ldw	r3,8(r22)
    f7c0:	b0800317 	ldw	r2,12(r22)
    f7c4:	b4800204 	addi	r18,r22,8
    f7c8:	18800315 	stw	r2,12(r3)
    f7cc:	10c00215 	stw	r3,8(r2)
    f7d0:	21801b36 	bltu	r4,r6,f840 <_realloc_r+0x2f8>
    f7d4:	008004c4 	movi	r2,19
    f7d8:	1180352e 	bgeu	r2,r6,f8b0 <_realloc_r+0x368>
    f7dc:	a8800017 	ldw	r2,0(r21)
    f7e0:	b0800215 	stw	r2,8(r22)
    f7e4:	a8800117 	ldw	r2,4(r21)
    f7e8:	b0800315 	stw	r2,12(r22)
    f7ec:	008006c4 	movi	r2,27
    f7f0:	11807f36 	bltu	r2,r6,f9f0 <_realloc_r+0x4a8>
    f7f4:	b0800404 	addi	r2,r22,16
    f7f8:	ad400204 	addi	r21,r21,8
    f7fc:	00002d06 	br	f8b4 <_realloc_r+0x36c>
    f800:	adbffe17 	ldw	r22,-8(r21)
    f804:	00bfff04 	movi	r2,-4
    f808:	9dadc83a 	sub	r22,r19,r22
    f80c:	b1000117 	ldw	r4,4(r22)
    f810:	2084703a 	and	r2,r4,r2
    f814:	b03f7726 	beq	r22,zero,f5f4 <__alt_data_end+0xf000f5f4>
    f818:	80af883a 	add	r23,r16,r2
    f81c:	b8ff7516 	blt	r23,r3,f5f4 <__alt_data_end+0xf000f5f4>
    f820:	b0800317 	ldw	r2,12(r22)
    f824:	b0c00217 	ldw	r3,8(r22)
    f828:	81bfff04 	addi	r6,r16,-4
    f82c:	01000904 	movi	r4,36
    f830:	18800315 	stw	r2,12(r3)
    f834:	10c00215 	stw	r3,8(r2)
    f838:	b4800204 	addi	r18,r22,8
    f83c:	21bfe52e 	bgeu	r4,r6,f7d4 <__alt_data_end+0xf000f7d4>
    f840:	a80b883a 	mov	r5,r21
    f844:	9009883a 	mov	r4,r18
    f848:	000e3f00 	call	e3f0 <memmove>
    f84c:	b821883a 	mov	r16,r23
    f850:	b027883a 	mov	r19,r22
    f854:	003f8a06 	br	f680 <__alt_data_end+0xf000f680>
    f858:	300b883a 	mov	r5,r6
    f85c:	dfc00917 	ldw	ra,36(sp)
    f860:	df000817 	ldw	fp,32(sp)
    f864:	ddc00717 	ldw	r23,28(sp)
    f868:	dd800617 	ldw	r22,24(sp)
    f86c:	dd400517 	ldw	r21,20(sp)
    f870:	dd000417 	ldw	r20,16(sp)
    f874:	dcc00317 	ldw	r19,12(sp)
    f878:	dc800217 	ldw	r18,8(sp)
    f87c:	dc400117 	ldw	r17,4(sp)
    f880:	dc000017 	ldw	r16,0(sp)
    f884:	dec00a04 	addi	sp,sp,40
    f888:	000db001 	jmpi	db00 <_malloc_r>
    f88c:	a8c00017 	ldw	r3,0(r21)
    f890:	90c00015 	stw	r3,0(r18)
    f894:	a8c00117 	ldw	r3,4(r21)
    f898:	90c00115 	stw	r3,4(r18)
    f89c:	00c006c4 	movi	r3,27
    f8a0:	19804536 	bltu	r3,r6,f9b8 <_realloc_r+0x470>
    f8a4:	90800204 	addi	r2,r18,8
    f8a8:	a8c00204 	addi	r3,r21,8
    f8ac:	003f6306 	br	f63c <__alt_data_end+0xf000f63c>
    f8b0:	9005883a 	mov	r2,r18
    f8b4:	a8c00017 	ldw	r3,0(r21)
    f8b8:	b821883a 	mov	r16,r23
    f8bc:	b027883a 	mov	r19,r22
    f8c0:	10c00015 	stw	r3,0(r2)
    f8c4:	a8c00117 	ldw	r3,4(r21)
    f8c8:	10c00115 	stw	r3,4(r2)
    f8cc:	a8c00217 	ldw	r3,8(r21)
    f8d0:	10c00215 	stw	r3,8(r2)
    f8d4:	003f6a06 	br	f680 <__alt_data_end+0xf000f680>
    f8d8:	9c67883a 	add	r19,r19,r17
    f8dc:	4445c83a 	sub	r2,r8,r17
    f8e0:	e4c00215 	stw	r19,8(fp)
    f8e4:	10800054 	ori	r2,r2,1
    f8e8:	98800115 	stw	r2,4(r19)
    f8ec:	a8bfff17 	ldw	r2,-4(r21)
    f8f0:	a009883a 	mov	r4,r20
    f8f4:	1080004c 	andi	r2,r2,1
    f8f8:	1462b03a 	or	r17,r2,r17
    f8fc:	ac7fff15 	stw	r17,-4(r21)
    f900:	0012e900 	call	12e90 <__malloc_unlock>
    f904:	a805883a 	mov	r2,r21
    f908:	003f6b06 	br	f6b8 <__alt_data_end+0xf000f6b8>
    f90c:	a80b883a 	mov	r5,r21
    f910:	9009883a 	mov	r4,r18
    f914:	000e3f00 	call	e3f0 <memmove>
    f918:	003f4e06 	br	f654 <__alt_data_end+0xf000f654>
    f91c:	89000404 	addi	r4,r17,16
    f920:	b93fbc16 	blt	r23,r4,f814 <__alt_data_end+0xf000f814>
    f924:	b0800317 	ldw	r2,12(r22)
    f928:	b0c00217 	ldw	r3,8(r22)
    f92c:	81bfff04 	addi	r6,r16,-4
    f930:	01000904 	movi	r4,36
    f934:	18800315 	stw	r2,12(r3)
    f938:	10c00215 	stw	r3,8(r2)
    f93c:	b4800204 	addi	r18,r22,8
    f940:	21804336 	bltu	r4,r6,fa50 <_realloc_r+0x508>
    f944:	008004c4 	movi	r2,19
    f948:	11803f2e 	bgeu	r2,r6,fa48 <_realloc_r+0x500>
    f94c:	a8800017 	ldw	r2,0(r21)
    f950:	b0800215 	stw	r2,8(r22)
    f954:	a8800117 	ldw	r2,4(r21)
    f958:	b0800315 	stw	r2,12(r22)
    f95c:	008006c4 	movi	r2,27
    f960:	11803f36 	bltu	r2,r6,fa60 <_realloc_r+0x518>
    f964:	b0800404 	addi	r2,r22,16
    f968:	ad400204 	addi	r21,r21,8
    f96c:	a8c00017 	ldw	r3,0(r21)
    f970:	10c00015 	stw	r3,0(r2)
    f974:	a8c00117 	ldw	r3,4(r21)
    f978:	10c00115 	stw	r3,4(r2)
    f97c:	a8c00217 	ldw	r3,8(r21)
    f980:	10c00215 	stw	r3,8(r2)
    f984:	b447883a 	add	r3,r22,r17
    f988:	bc45c83a 	sub	r2,r23,r17
    f98c:	e0c00215 	stw	r3,8(fp)
    f990:	10800054 	ori	r2,r2,1
    f994:	18800115 	stw	r2,4(r3)
    f998:	b0800117 	ldw	r2,4(r22)
    f99c:	a009883a 	mov	r4,r20
    f9a0:	1080004c 	andi	r2,r2,1
    f9a4:	1462b03a 	or	r17,r2,r17
    f9a8:	b4400115 	stw	r17,4(r22)
    f9ac:	0012e900 	call	12e90 <__malloc_unlock>
    f9b0:	9005883a 	mov	r2,r18
    f9b4:	003f4006 	br	f6b8 <__alt_data_end+0xf000f6b8>
    f9b8:	a8c00217 	ldw	r3,8(r21)
    f9bc:	90c00215 	stw	r3,8(r18)
    f9c0:	a8c00317 	ldw	r3,12(r21)
    f9c4:	90c00315 	stw	r3,12(r18)
    f9c8:	30801126 	beq	r6,r2,fa10 <_realloc_r+0x4c8>
    f9cc:	90800404 	addi	r2,r18,16
    f9d0:	a8c00404 	addi	r3,r21,16
    f9d4:	003f1906 	br	f63c <__alt_data_end+0xf000f63c>
    f9d8:	90ffff17 	ldw	r3,-4(r18)
    f9dc:	00bfff04 	movi	r2,-4
    f9e0:	a825883a 	mov	r18,r21
    f9e4:	1884703a 	and	r2,r3,r2
    f9e8:	80a1883a 	add	r16,r16,r2
    f9ec:	003f2406 	br	f680 <__alt_data_end+0xf000f680>
    f9f0:	a8800217 	ldw	r2,8(r21)
    f9f4:	b0800415 	stw	r2,16(r22)
    f9f8:	a8800317 	ldw	r2,12(r21)
    f9fc:	b0800515 	stw	r2,20(r22)
    fa00:	31000a26 	beq	r6,r4,fa2c <_realloc_r+0x4e4>
    fa04:	b0800604 	addi	r2,r22,24
    fa08:	ad400404 	addi	r21,r21,16
    fa0c:	003fa906 	br	f8b4 <__alt_data_end+0xf000f8b4>
    fa10:	a9000417 	ldw	r4,16(r21)
    fa14:	90800604 	addi	r2,r18,24
    fa18:	a8c00604 	addi	r3,r21,24
    fa1c:	91000415 	stw	r4,16(r18)
    fa20:	a9000517 	ldw	r4,20(r21)
    fa24:	91000515 	stw	r4,20(r18)
    fa28:	003f0406 	br	f63c <__alt_data_end+0xf000f63c>
    fa2c:	a8c00417 	ldw	r3,16(r21)
    fa30:	ad400604 	addi	r21,r21,24
    fa34:	b0800804 	addi	r2,r22,32
    fa38:	b0c00615 	stw	r3,24(r22)
    fa3c:	a8ffff17 	ldw	r3,-4(r21)
    fa40:	b0c00715 	stw	r3,28(r22)
    fa44:	003f9b06 	br	f8b4 <__alt_data_end+0xf000f8b4>
    fa48:	9005883a 	mov	r2,r18
    fa4c:	003fc706 	br	f96c <__alt_data_end+0xf000f96c>
    fa50:	a80b883a 	mov	r5,r21
    fa54:	9009883a 	mov	r4,r18
    fa58:	000e3f00 	call	e3f0 <memmove>
    fa5c:	003fc906 	br	f984 <__alt_data_end+0xf000f984>
    fa60:	a8800217 	ldw	r2,8(r21)
    fa64:	b0800415 	stw	r2,16(r22)
    fa68:	a8800317 	ldw	r2,12(r21)
    fa6c:	b0800515 	stw	r2,20(r22)
    fa70:	31000726 	beq	r6,r4,fa90 <_realloc_r+0x548>
    fa74:	b0800604 	addi	r2,r22,24
    fa78:	ad400404 	addi	r21,r21,16
    fa7c:	003fbb06 	br	f96c <__alt_data_end+0xf000f96c>
    fa80:	a009883a 	mov	r4,r20
    fa84:	0012e900 	call	12e90 <__malloc_unlock>
    fa88:	0005883a 	mov	r2,zero
    fa8c:	003f0a06 	br	f6b8 <__alt_data_end+0xf000f6b8>
    fa90:	a8c00417 	ldw	r3,16(r21)
    fa94:	ad400604 	addi	r21,r21,24
    fa98:	b0800804 	addi	r2,r22,32
    fa9c:	b0c00615 	stw	r3,24(r22)
    faa0:	a8ffff17 	ldw	r3,-4(r21)
    faa4:	b0c00715 	stw	r3,28(r22)
    faa8:	003fb006 	br	f96c <__alt_data_end+0xf000f96c>

0000faac <__fpclassifyd>:
    faac:	00a00034 	movhi	r2,32768
    fab0:	10bfffc4 	addi	r2,r2,-1
    fab4:	2884703a 	and	r2,r5,r2
    fab8:	10000726 	beq	r2,zero,fad8 <__fpclassifyd+0x2c>
    fabc:	00fffc34 	movhi	r3,65520
    fac0:	019ff834 	movhi	r6,32736
    fac4:	28c7883a 	add	r3,r5,r3
    fac8:	31bfffc4 	addi	r6,r6,-1
    facc:	30c00536 	bltu	r6,r3,fae4 <__fpclassifyd+0x38>
    fad0:	00800104 	movi	r2,4
    fad4:	f800283a 	ret
    fad8:	2000021e 	bne	r4,zero,fae4 <__fpclassifyd+0x38>
    fadc:	00800084 	movi	r2,2
    fae0:	f800283a 	ret
    fae4:	00dffc34 	movhi	r3,32752
    fae8:	019ff834 	movhi	r6,32736
    faec:	28cb883a 	add	r5,r5,r3
    faf0:	31bfffc4 	addi	r6,r6,-1
    faf4:	317ff62e 	bgeu	r6,r5,fad0 <__alt_data_end+0xf000fad0>
    faf8:	01400434 	movhi	r5,16
    fafc:	297fffc4 	addi	r5,r5,-1
    fb00:	28800236 	bltu	r5,r2,fb0c <__fpclassifyd+0x60>
    fb04:	008000c4 	movi	r2,3
    fb08:	f800283a 	ret
    fb0c:	10c00226 	beq	r2,r3,fb18 <__fpclassifyd+0x6c>
    fb10:	0005883a 	mov	r2,zero
    fb14:	f800283a 	ret
    fb18:	2005003a 	cmpeq	r2,r4,zero
    fb1c:	f800283a 	ret

0000fb20 <_sbrk_r>:
    fb20:	defffd04 	addi	sp,sp,-12
    fb24:	dc000015 	stw	r16,0(sp)
    fb28:	04020034 	movhi	r16,2048
    fb2c:	dc400115 	stw	r17,4(sp)
    fb30:	8409c304 	addi	r16,r16,9996
    fb34:	2023883a 	mov	r17,r4
    fb38:	2809883a 	mov	r4,r5
    fb3c:	dfc00215 	stw	ra,8(sp)
    fb40:	80000015 	stw	zero,0(r16)
    fb44:	00130500 	call	13050 <sbrk>
    fb48:	00ffffc4 	movi	r3,-1
    fb4c:	10c00526 	beq	r2,r3,fb64 <_sbrk_r+0x44>
    fb50:	dfc00217 	ldw	ra,8(sp)
    fb54:	dc400117 	ldw	r17,4(sp)
    fb58:	dc000017 	ldw	r16,0(sp)
    fb5c:	dec00304 	addi	sp,sp,12
    fb60:	f800283a 	ret
    fb64:	80c00017 	ldw	r3,0(r16)
    fb68:	183ff926 	beq	r3,zero,fb50 <__alt_data_end+0xf000fb50>
    fb6c:	88c00015 	stw	r3,0(r17)
    fb70:	003ff706 	br	fb50 <__alt_data_end+0xf000fb50>

0000fb74 <__sread>:
    fb74:	defffe04 	addi	sp,sp,-8
    fb78:	dc000015 	stw	r16,0(sp)
    fb7c:	2821883a 	mov	r16,r5
    fb80:	2940038f 	ldh	r5,14(r5)
    fb84:	dfc00115 	stw	ra,4(sp)
    fb88:	00119680 	call	11968 <_read_r>
    fb8c:	10000716 	blt	r2,zero,fbac <__sread+0x38>
    fb90:	80c01417 	ldw	r3,80(r16)
    fb94:	1887883a 	add	r3,r3,r2
    fb98:	80c01415 	stw	r3,80(r16)
    fb9c:	dfc00117 	ldw	ra,4(sp)
    fba0:	dc000017 	ldw	r16,0(sp)
    fba4:	dec00204 	addi	sp,sp,8
    fba8:	f800283a 	ret
    fbac:	80c0030b 	ldhu	r3,12(r16)
    fbb0:	18fbffcc 	andi	r3,r3,61439
    fbb4:	80c0030d 	sth	r3,12(r16)
    fbb8:	dfc00117 	ldw	ra,4(sp)
    fbbc:	dc000017 	ldw	r16,0(sp)
    fbc0:	dec00204 	addi	sp,sp,8
    fbc4:	f800283a 	ret

0000fbc8 <__seofread>:
    fbc8:	0005883a 	mov	r2,zero
    fbcc:	f800283a 	ret

0000fbd0 <__swrite>:
    fbd0:	2880030b 	ldhu	r2,12(r5)
    fbd4:	defffb04 	addi	sp,sp,-20
    fbd8:	dcc00315 	stw	r19,12(sp)
    fbdc:	dc800215 	stw	r18,8(sp)
    fbe0:	dc400115 	stw	r17,4(sp)
    fbe4:	dc000015 	stw	r16,0(sp)
    fbe8:	dfc00415 	stw	ra,16(sp)
    fbec:	10c0400c 	andi	r3,r2,256
    fbf0:	2821883a 	mov	r16,r5
    fbf4:	2023883a 	mov	r17,r4
    fbf8:	3025883a 	mov	r18,r6
    fbfc:	3827883a 	mov	r19,r7
    fc00:	18000526 	beq	r3,zero,fc18 <__swrite+0x48>
    fc04:	2940038f 	ldh	r5,14(r5)
    fc08:	01c00084 	movi	r7,2
    fc0c:	000d883a 	mov	r6,zero
    fc10:	00119080 	call	11908 <_lseek_r>
    fc14:	8080030b 	ldhu	r2,12(r16)
    fc18:	8140038f 	ldh	r5,14(r16)
    fc1c:	10bbffcc 	andi	r2,r2,61439
    fc20:	980f883a 	mov	r7,r19
    fc24:	900d883a 	mov	r6,r18
    fc28:	8809883a 	mov	r4,r17
    fc2c:	8080030d 	sth	r2,12(r16)
    fc30:	dfc00417 	ldw	ra,16(sp)
    fc34:	dcc00317 	ldw	r19,12(sp)
    fc38:	dc800217 	ldw	r18,8(sp)
    fc3c:	dc400117 	ldw	r17,4(sp)
    fc40:	dc000017 	ldw	r16,0(sp)
    fc44:	dec00504 	addi	sp,sp,20
    fc48:	00113d41 	jmpi	113d4 <_write_r>

0000fc4c <__sseek>:
    fc4c:	defffe04 	addi	sp,sp,-8
    fc50:	dc000015 	stw	r16,0(sp)
    fc54:	2821883a 	mov	r16,r5
    fc58:	2940038f 	ldh	r5,14(r5)
    fc5c:	dfc00115 	stw	ra,4(sp)
    fc60:	00119080 	call	11908 <_lseek_r>
    fc64:	00ffffc4 	movi	r3,-1
    fc68:	10c00826 	beq	r2,r3,fc8c <__sseek+0x40>
    fc6c:	80c0030b 	ldhu	r3,12(r16)
    fc70:	80801415 	stw	r2,80(r16)
    fc74:	18c40014 	ori	r3,r3,4096
    fc78:	80c0030d 	sth	r3,12(r16)
    fc7c:	dfc00117 	ldw	ra,4(sp)
    fc80:	dc000017 	ldw	r16,0(sp)
    fc84:	dec00204 	addi	sp,sp,8
    fc88:	f800283a 	ret
    fc8c:	80c0030b 	ldhu	r3,12(r16)
    fc90:	18fbffcc 	andi	r3,r3,61439
    fc94:	80c0030d 	sth	r3,12(r16)
    fc98:	dfc00117 	ldw	ra,4(sp)
    fc9c:	dc000017 	ldw	r16,0(sp)
    fca0:	dec00204 	addi	sp,sp,8
    fca4:	f800283a 	ret

0000fca8 <__sclose>:
    fca8:	2940038f 	ldh	r5,14(r5)
    fcac:	00114341 	jmpi	11434 <_close_r>

0000fcb0 <strcmp>:
    fcb0:	2144b03a 	or	r2,r4,r5
    fcb4:	108000cc 	andi	r2,r2,3
    fcb8:	1000171e 	bne	r2,zero,fd18 <strcmp+0x68>
    fcbc:	20800017 	ldw	r2,0(r4)
    fcc0:	28c00017 	ldw	r3,0(r5)
    fcc4:	10c0141e 	bne	r2,r3,fd18 <strcmp+0x68>
    fcc8:	027fbff4 	movhi	r9,65279
    fccc:	4a7fbfc4 	addi	r9,r9,-257
    fcd0:	0086303a 	nor	r3,zero,r2
    fcd4:	02202074 	movhi	r8,32897
    fcd8:	1245883a 	add	r2,r2,r9
    fcdc:	42202004 	addi	r8,r8,-32640
    fce0:	10c4703a 	and	r2,r2,r3
    fce4:	1204703a 	and	r2,r2,r8
    fce8:	10000226 	beq	r2,zero,fcf4 <strcmp+0x44>
    fcec:	00002306 	br	fd7c <strcmp+0xcc>
    fcf0:	1000221e 	bne	r2,zero,fd7c <strcmp+0xcc>
    fcf4:	21000104 	addi	r4,r4,4
    fcf8:	20c00017 	ldw	r3,0(r4)
    fcfc:	29400104 	addi	r5,r5,4
    fd00:	29800017 	ldw	r6,0(r5)
    fd04:	1a4f883a 	add	r7,r3,r9
    fd08:	00c4303a 	nor	r2,zero,r3
    fd0c:	3884703a 	and	r2,r7,r2
    fd10:	1204703a 	and	r2,r2,r8
    fd14:	19bff626 	beq	r3,r6,fcf0 <__alt_data_end+0xf000fcf0>
    fd18:	20800003 	ldbu	r2,0(r4)
    fd1c:	10c03fcc 	andi	r3,r2,255
    fd20:	18c0201c 	xori	r3,r3,128
    fd24:	18ffe004 	addi	r3,r3,-128
    fd28:	18000c26 	beq	r3,zero,fd5c <strcmp+0xac>
    fd2c:	29800007 	ldb	r6,0(r5)
    fd30:	19800326 	beq	r3,r6,fd40 <strcmp+0x90>
    fd34:	00001306 	br	fd84 <strcmp+0xd4>
    fd38:	29800007 	ldb	r6,0(r5)
    fd3c:	11800b1e 	bne	r2,r6,fd6c <strcmp+0xbc>
    fd40:	21000044 	addi	r4,r4,1
    fd44:	20c00003 	ldbu	r3,0(r4)
    fd48:	29400044 	addi	r5,r5,1
    fd4c:	18803fcc 	andi	r2,r3,255
    fd50:	1080201c 	xori	r2,r2,128
    fd54:	10bfe004 	addi	r2,r2,-128
    fd58:	103ff71e 	bne	r2,zero,fd38 <__alt_data_end+0xf000fd38>
    fd5c:	0007883a 	mov	r3,zero
    fd60:	28800003 	ldbu	r2,0(r5)
    fd64:	1885c83a 	sub	r2,r3,r2
    fd68:	f800283a 	ret
    fd6c:	28800003 	ldbu	r2,0(r5)
    fd70:	18c03fcc 	andi	r3,r3,255
    fd74:	1885c83a 	sub	r2,r3,r2
    fd78:	f800283a 	ret
    fd7c:	0005883a 	mov	r2,zero
    fd80:	f800283a 	ret
    fd84:	10c03fcc 	andi	r3,r2,255
    fd88:	003ff506 	br	fd60 <__alt_data_end+0xf000fd60>

0000fd8c <__sprint_r.part.0>:
    fd8c:	28801917 	ldw	r2,100(r5)
    fd90:	defff604 	addi	sp,sp,-40
    fd94:	dd400515 	stw	r21,20(sp)
    fd98:	dfc00915 	stw	ra,36(sp)
    fd9c:	df000815 	stw	fp,32(sp)
    fda0:	ddc00715 	stw	r23,28(sp)
    fda4:	dd800615 	stw	r22,24(sp)
    fda8:	dd000415 	stw	r20,16(sp)
    fdac:	dcc00315 	stw	r19,12(sp)
    fdb0:	dc800215 	stw	r18,8(sp)
    fdb4:	dc400115 	stw	r17,4(sp)
    fdb8:	dc000015 	stw	r16,0(sp)
    fdbc:	1088000c 	andi	r2,r2,8192
    fdc0:	302b883a 	mov	r21,r6
    fdc4:	10002e26 	beq	r2,zero,fe80 <__sprint_r.part.0+0xf4>
    fdc8:	30800217 	ldw	r2,8(r6)
    fdcc:	35800017 	ldw	r22,0(r6)
    fdd0:	10002926 	beq	r2,zero,fe78 <__sprint_r.part.0+0xec>
    fdd4:	2827883a 	mov	r19,r5
    fdd8:	2029883a 	mov	r20,r4
    fddc:	b5c00104 	addi	r23,r22,4
    fde0:	04bfffc4 	movi	r18,-1
    fde4:	bc400017 	ldw	r17,0(r23)
    fde8:	b4000017 	ldw	r16,0(r22)
    fdec:	0039883a 	mov	fp,zero
    fdf0:	8822d0ba 	srli	r17,r17,2
    fdf4:	8800031e 	bne	r17,zero,fe04 <__sprint_r.part.0+0x78>
    fdf8:	00001806 	br	fe5c <__sprint_r.part.0+0xd0>
    fdfc:	84000104 	addi	r16,r16,4
    fe00:	8f001526 	beq	r17,fp,fe58 <__sprint_r.part.0+0xcc>
    fe04:	81400017 	ldw	r5,0(r16)
    fe08:	980d883a 	mov	r6,r19
    fe0c:	a009883a 	mov	r4,r20
    fe10:	00117b40 	call	117b4 <_fputwc_r>
    fe14:	e7000044 	addi	fp,fp,1
    fe18:	14bff81e 	bne	r2,r18,fdfc <__alt_data_end+0xf000fdfc>
    fe1c:	9005883a 	mov	r2,r18
    fe20:	a8000215 	stw	zero,8(r21)
    fe24:	a8000115 	stw	zero,4(r21)
    fe28:	dfc00917 	ldw	ra,36(sp)
    fe2c:	df000817 	ldw	fp,32(sp)
    fe30:	ddc00717 	ldw	r23,28(sp)
    fe34:	dd800617 	ldw	r22,24(sp)
    fe38:	dd400517 	ldw	r21,20(sp)
    fe3c:	dd000417 	ldw	r20,16(sp)
    fe40:	dcc00317 	ldw	r19,12(sp)
    fe44:	dc800217 	ldw	r18,8(sp)
    fe48:	dc400117 	ldw	r17,4(sp)
    fe4c:	dc000017 	ldw	r16,0(sp)
    fe50:	dec00a04 	addi	sp,sp,40
    fe54:	f800283a 	ret
    fe58:	a8800217 	ldw	r2,8(r21)
    fe5c:	8c63883a 	add	r17,r17,r17
    fe60:	8c63883a 	add	r17,r17,r17
    fe64:	1445c83a 	sub	r2,r2,r17
    fe68:	a8800215 	stw	r2,8(r21)
    fe6c:	b5800204 	addi	r22,r22,8
    fe70:	bdc00204 	addi	r23,r23,8
    fe74:	103fdb1e 	bne	r2,zero,fde4 <__alt_data_end+0xf000fde4>
    fe78:	0005883a 	mov	r2,zero
    fe7c:	003fe806 	br	fe20 <__alt_data_end+0xf000fe20>
    fe80:	000d2240 	call	d224 <__sfvwrite_r>
    fe84:	003fe606 	br	fe20 <__alt_data_end+0xf000fe20>

0000fe88 <__sprint_r>:
    fe88:	30c00217 	ldw	r3,8(r6)
    fe8c:	18000126 	beq	r3,zero,fe94 <__sprint_r+0xc>
    fe90:	000fd8c1 	jmpi	fd8c <__sprint_r.part.0>
    fe94:	30000115 	stw	zero,4(r6)
    fe98:	0005883a 	mov	r2,zero
    fe9c:	f800283a 	ret

0000fea0 <___vfiprintf_internal_r>:
    fea0:	deffc904 	addi	sp,sp,-220
    fea4:	df003515 	stw	fp,212(sp)
    fea8:	dd003115 	stw	r20,196(sp)
    feac:	dfc03615 	stw	ra,216(sp)
    feb0:	ddc03415 	stw	r23,208(sp)
    feb4:	dd803315 	stw	r22,204(sp)
    feb8:	dd403215 	stw	r21,200(sp)
    febc:	dcc03015 	stw	r19,192(sp)
    fec0:	dc802f15 	stw	r18,188(sp)
    fec4:	dc402e15 	stw	r17,184(sp)
    fec8:	dc002d15 	stw	r16,180(sp)
    fecc:	d9002015 	stw	r4,128(sp)
    fed0:	d9c02215 	stw	r7,136(sp)
    fed4:	2829883a 	mov	r20,r5
    fed8:	3039883a 	mov	fp,r6
    fedc:	20000226 	beq	r4,zero,fee8 <___vfiprintf_internal_r+0x48>
    fee0:	20800e17 	ldw	r2,56(r4)
    fee4:	1000cf26 	beq	r2,zero,10224 <___vfiprintf_internal_r+0x384>
    fee8:	a080030b 	ldhu	r2,12(r20)
    feec:	10c8000c 	andi	r3,r2,8192
    fef0:	1800061e 	bne	r3,zero,ff0c <___vfiprintf_internal_r+0x6c>
    fef4:	a1001917 	ldw	r4,100(r20)
    fef8:	00f7ffc4 	movi	r3,-8193
    fefc:	10880014 	ori	r2,r2,8192
    ff00:	20c6703a 	and	r3,r4,r3
    ff04:	a080030d 	sth	r2,12(r20)
    ff08:	a0c01915 	stw	r3,100(r20)
    ff0c:	10c0020c 	andi	r3,r2,8
    ff10:	1800a926 	beq	r3,zero,101b8 <___vfiprintf_internal_r+0x318>
    ff14:	a0c00417 	ldw	r3,16(r20)
    ff18:	1800a726 	beq	r3,zero,101b8 <___vfiprintf_internal_r+0x318>
    ff1c:	1080068c 	andi	r2,r2,26
    ff20:	00c00284 	movi	r3,10
    ff24:	10c0ac26 	beq	r2,r3,101d8 <___vfiprintf_internal_r+0x338>
    ff28:	da801a04 	addi	r10,sp,104
    ff2c:	da801e15 	stw	r10,120(sp)
    ff30:	d8801e17 	ldw	r2,120(sp)
    ff34:	da8019c4 	addi	r10,sp,103
    ff38:	05820034 	movhi	r22,2048
    ff3c:	05c20034 	movhi	r23,2048
    ff40:	da801f15 	stw	r10,124(sp)
    ff44:	1295c83a 	sub	r10,r2,r10
    ff48:	b5810b04 	addi	r22,r22,1068
    ff4c:	bdc10704 	addi	r23,r23,1052
    ff50:	dec01a15 	stw	sp,104(sp)
    ff54:	d8001c15 	stw	zero,112(sp)
    ff58:	d8001b15 	stw	zero,108(sp)
    ff5c:	d8002615 	stw	zero,152(sp)
    ff60:	d8002315 	stw	zero,140(sp)
    ff64:	da802715 	stw	r10,156(sp)
    ff68:	d811883a 	mov	r8,sp
    ff6c:	dd002115 	stw	r20,132(sp)
    ff70:	e021883a 	mov	r16,fp
    ff74:	80800007 	ldb	r2,0(r16)
    ff78:	1003ea26 	beq	r2,zero,10f24 <___vfiprintf_internal_r+0x1084>
    ff7c:	00c00944 	movi	r3,37
    ff80:	8025883a 	mov	r18,r16
    ff84:	10c0021e 	bne	r2,r3,ff90 <___vfiprintf_internal_r+0xf0>
    ff88:	00001606 	br	ffe4 <___vfiprintf_internal_r+0x144>
    ff8c:	10c00326 	beq	r2,r3,ff9c <___vfiprintf_internal_r+0xfc>
    ff90:	94800044 	addi	r18,r18,1
    ff94:	90800007 	ldb	r2,0(r18)
    ff98:	103ffc1e 	bne	r2,zero,ff8c <__alt_data_end+0xf000ff8c>
    ff9c:	9423c83a 	sub	r17,r18,r16
    ffa0:	88001026 	beq	r17,zero,ffe4 <___vfiprintf_internal_r+0x144>
    ffa4:	d8c01c17 	ldw	r3,112(sp)
    ffa8:	d8801b17 	ldw	r2,108(sp)
    ffac:	44000015 	stw	r16,0(r8)
    ffb0:	88c7883a 	add	r3,r17,r3
    ffb4:	10800044 	addi	r2,r2,1
    ffb8:	44400115 	stw	r17,4(r8)
    ffbc:	d8c01c15 	stw	r3,112(sp)
    ffc0:	d8801b15 	stw	r2,108(sp)
    ffc4:	010001c4 	movi	r4,7
    ffc8:	2080760e 	bge	r4,r2,101a4 <___vfiprintf_internal_r+0x304>
    ffcc:	1803821e 	bne	r3,zero,10dd8 <___vfiprintf_internal_r+0xf38>
    ffd0:	da802317 	ldw	r10,140(sp)
    ffd4:	d8001b15 	stw	zero,108(sp)
    ffd8:	d811883a 	mov	r8,sp
    ffdc:	5455883a 	add	r10,r10,r17
    ffe0:	da802315 	stw	r10,140(sp)
    ffe4:	90800007 	ldb	r2,0(r18)
    ffe8:	10044626 	beq	r2,zero,11104 <___vfiprintf_internal_r+0x1264>
    ffec:	90c00047 	ldb	r3,1(r18)
    fff0:	94000044 	addi	r16,r18,1
    fff4:	d8001d85 	stb	zero,118(sp)
    fff8:	0009883a 	mov	r4,zero
    fffc:	000f883a 	mov	r7,zero
   10000:	027fffc4 	movi	r9,-1
   10004:	0023883a 	mov	r17,zero
   10008:	0029883a 	mov	r20,zero
   1000c:	01401604 	movi	r5,88
   10010:	01800244 	movi	r6,9
   10014:	03400a84 	movi	r13,42
   10018:	03001b04 	movi	r12,108
   1001c:	84000044 	addi	r16,r16,1
   10020:	18bff804 	addi	r2,r3,-32
   10024:	28827336 	bltu	r5,r2,109f4 <___vfiprintf_internal_r+0xb54>
   10028:	100490ba 	slli	r2,r2,2
   1002c:	02800074 	movhi	r10,1
   10030:	52801004 	addi	r10,r10,64
   10034:	1285883a 	add	r2,r2,r10
   10038:	10800017 	ldw	r2,0(r2)
   1003c:	1000683a 	jmp	r2
   10040:	00010728 	cmpgeui	zero,zero,1052
   10044:	000109f4 	movhi	zero,1063
   10048:	000109f4 	movhi	zero,1063
   1004c:	00010748 	cmpgei	zero,zero,1053
   10050:	000109f4 	movhi	zero,1063
   10054:	000109f4 	movhi	zero,1063
   10058:	000109f4 	movhi	zero,1063
   1005c:	000109f4 	movhi	zero,1063
   10060:	000109f4 	movhi	zero,1063
   10064:	000109f4 	movhi	zero,1063
   10068:	00010930 	cmpltui	zero,zero,1060
   1006c:	0001094c 	andi	zero,zero,1061
   10070:	000109f4 	movhi	zero,1063
   10074:	00010234 	movhi	zero,1032
   10078:	0001095c 	xori	zero,zero,1061
   1007c:	000109f4 	movhi	zero,1063
   10080:	00010754 	movui	zero,1053
   10084:	00010760 	cmpeqi	zero,zero,1053
   10088:	00010760 	cmpeqi	zero,zero,1053
   1008c:	00010760 	cmpeqi	zero,zero,1053
   10090:	00010760 	cmpeqi	zero,zero,1053
   10094:	00010760 	cmpeqi	zero,zero,1053
   10098:	00010760 	cmpeqi	zero,zero,1053
   1009c:	00010760 	cmpeqi	zero,zero,1053
   100a0:	00010760 	cmpeqi	zero,zero,1053
   100a4:	00010760 	cmpeqi	zero,zero,1053
   100a8:	000109f4 	movhi	zero,1063
   100ac:	000109f4 	movhi	zero,1063
   100b0:	000109f4 	movhi	zero,1063
   100b4:	000109f4 	movhi	zero,1063
   100b8:	000109f4 	movhi	zero,1063
   100bc:	000109f4 	movhi	zero,1063
   100c0:	000109f4 	movhi	zero,1063
   100c4:	000109f4 	movhi	zero,1063
   100c8:	000109f4 	movhi	zero,1063
   100cc:	000109f4 	movhi	zero,1063
   100d0:	0001078c 	andi	zero,zero,1054
   100d4:	000109f4 	movhi	zero,1063
   100d8:	000109f4 	movhi	zero,1063
   100dc:	000109f4 	movhi	zero,1063
   100e0:	000109f4 	movhi	zero,1063
   100e4:	000109f4 	movhi	zero,1063
   100e8:	000109f4 	movhi	zero,1063
   100ec:	000109f4 	movhi	zero,1063
   100f0:	000109f4 	movhi	zero,1063
   100f4:	000109f4 	movhi	zero,1063
   100f8:	000109f4 	movhi	zero,1063
   100fc:	000107c4 	movi	zero,1055
   10100:	000109f4 	movhi	zero,1063
   10104:	000109f4 	movhi	zero,1063
   10108:	000109f4 	movhi	zero,1063
   1010c:	000109f4 	movhi	zero,1063
   10110:	000109f4 	movhi	zero,1063
   10114:	0001081c 	xori	zero,zero,1056
   10118:	000109f4 	movhi	zero,1063
   1011c:	000109f4 	movhi	zero,1063
   10120:	0001088c 	andi	zero,zero,1058
   10124:	000109f4 	movhi	zero,1063
   10128:	000109f4 	movhi	zero,1063
   1012c:	000109f4 	movhi	zero,1063
   10130:	000109f4 	movhi	zero,1063
   10134:	000109f4 	movhi	zero,1063
   10138:	000109f4 	movhi	zero,1063
   1013c:	000109f4 	movhi	zero,1063
   10140:	000109f4 	movhi	zero,1063
   10144:	000109f4 	movhi	zero,1063
   10148:	000109f4 	movhi	zero,1063
   1014c:	00010638 	rdprs	zero,zero,1048
   10150:	00010664 	muli	zero,zero,1049
   10154:	000109f4 	movhi	zero,1063
   10158:	000109f4 	movhi	zero,1063
   1015c:	000109f4 	movhi	zero,1063
   10160:	0001099c 	xori	zero,zero,1062
   10164:	00010664 	muli	zero,zero,1049
   10168:	000109f4 	movhi	zero,1063
   1016c:	000109f4 	movhi	zero,1063
   10170:	000104f8 	rdprs	zero,zero,1043
   10174:	000109f4 	movhi	zero,1063
   10178:	00010508 	cmpgei	zero,zero,1044
   1017c:	00010544 	movi	zero,1045
   10180:	00010240 	call	1024 <pvPortMalloc+0x54>
   10184:	000104ec 	andhi	zero,zero,1043
   10188:	000109f4 	movhi	zero,1063
   1018c:	000108c8 	cmpgei	zero,zero,1059
   10190:	000109f4 	movhi	zero,1063
   10194:	00010920 	cmpeqi	zero,zero,1060
   10198:	000109f4 	movhi	zero,1063
   1019c:	000109f4 	movhi	zero,1063
   101a0:	000105e4 	muli	zero,zero,1047
   101a4:	42000204 	addi	r8,r8,8
   101a8:	da802317 	ldw	r10,140(sp)
   101ac:	5455883a 	add	r10,r10,r17
   101b0:	da802315 	stw	r10,140(sp)
   101b4:	003f8b06 	br	ffe4 <__alt_data_end+0xf000ffe4>
   101b8:	d9002017 	ldw	r4,128(sp)
   101bc:	a00b883a 	mov	r5,r20
   101c0:	000adcc0 	call	adcc <__swsetup_r>
   101c4:	1003b11e 	bne	r2,zero,1108c <___vfiprintf_internal_r+0x11ec>
   101c8:	a080030b 	ldhu	r2,12(r20)
   101cc:	00c00284 	movi	r3,10
   101d0:	1080068c 	andi	r2,r2,26
   101d4:	10ff541e 	bne	r2,r3,ff28 <__alt_data_end+0xf000ff28>
   101d8:	a080038f 	ldh	r2,14(r20)
   101dc:	103f5216 	blt	r2,zero,ff28 <__alt_data_end+0xf000ff28>
   101e0:	d9c02217 	ldw	r7,136(sp)
   101e4:	d9002017 	ldw	r4,128(sp)
   101e8:	e00d883a 	mov	r6,fp
   101ec:	a00b883a 	mov	r5,r20
   101f0:	00113180 	call	11318 <__sbprintf>
   101f4:	dfc03617 	ldw	ra,216(sp)
   101f8:	df003517 	ldw	fp,212(sp)
   101fc:	ddc03417 	ldw	r23,208(sp)
   10200:	dd803317 	ldw	r22,204(sp)
   10204:	dd403217 	ldw	r21,200(sp)
   10208:	dd003117 	ldw	r20,196(sp)
   1020c:	dcc03017 	ldw	r19,192(sp)
   10210:	dc802f17 	ldw	r18,188(sp)
   10214:	dc402e17 	ldw	r17,184(sp)
   10218:	dc002d17 	ldw	r16,180(sp)
   1021c:	dec03704 	addi	sp,sp,220
   10220:	f800283a 	ret
   10224:	000cda00 	call	cda0 <__sinit>
   10228:	003f2f06 	br	fee8 <__alt_data_end+0xf000fee8>
   1022c:	0463c83a 	sub	r17,zero,r17
   10230:	d8802215 	stw	r2,136(sp)
   10234:	a5000114 	ori	r20,r20,4
   10238:	80c00007 	ldb	r3,0(r16)
   1023c:	003f7706 	br	1001c <__alt_data_end+0xf001001c>
   10240:	00800c04 	movi	r2,48
   10244:	da802217 	ldw	r10,136(sp)
   10248:	d8801d05 	stb	r2,116(sp)
   1024c:	00801e04 	movi	r2,120
   10250:	d8801d45 	stb	r2,117(sp)
   10254:	d8001d85 	stb	zero,118(sp)
   10258:	50c00104 	addi	r3,r10,4
   1025c:	54800017 	ldw	r18,0(r10)
   10260:	0027883a 	mov	r19,zero
   10264:	a0800094 	ori	r2,r20,2
   10268:	48030b16 	blt	r9,zero,10e98 <___vfiprintf_internal_r+0xff8>
   1026c:	00bfdfc4 	movi	r2,-129
   10270:	a096703a 	and	r11,r20,r2
   10274:	d8c02215 	stw	r3,136(sp)
   10278:	5d000094 	ori	r20,r11,2
   1027c:	90032b1e 	bne	r18,zero,10f2c <___vfiprintf_internal_r+0x108c>
   10280:	00820034 	movhi	r2,2048
   10284:	1080a604 	addi	r2,r2,664
   10288:	d8802615 	stw	r2,152(sp)
   1028c:	0039883a 	mov	fp,zero
   10290:	48017b1e 	bne	r9,zero,10880 <___vfiprintf_internal_r+0x9e0>
   10294:	0013883a 	mov	r9,zero
   10298:	0027883a 	mov	r19,zero
   1029c:	dd401a04 	addi	r21,sp,104
   102a0:	4825883a 	mov	r18,r9
   102a4:	4cc0010e 	bge	r9,r19,102ac <___vfiprintf_internal_r+0x40c>
   102a8:	9825883a 	mov	r18,r19
   102ac:	e7003fcc 	andi	fp,fp,255
   102b0:	e700201c 	xori	fp,fp,128
   102b4:	e73fe004 	addi	fp,fp,-128
   102b8:	e0000126 	beq	fp,zero,102c0 <___vfiprintf_internal_r+0x420>
   102bc:	94800044 	addi	r18,r18,1
   102c0:	a380008c 	andi	r14,r20,2
   102c4:	70000126 	beq	r14,zero,102cc <___vfiprintf_internal_r+0x42c>
   102c8:	94800084 	addi	r18,r18,2
   102cc:	a700210c 	andi	fp,r20,132
   102d0:	e001df1e 	bne	fp,zero,10a50 <___vfiprintf_internal_r+0xbb0>
   102d4:	8c87c83a 	sub	r3,r17,r18
   102d8:	00c1dd0e 	bge	zero,r3,10a50 <___vfiprintf_internal_r+0xbb0>
   102dc:	01c00404 	movi	r7,16
   102e0:	d8801c17 	ldw	r2,112(sp)
   102e4:	38c3ad0e 	bge	r7,r3,1119c <___vfiprintf_internal_r+0x12fc>
   102e8:	02820034 	movhi	r10,2048
   102ec:	52810b04 	addi	r10,r10,1068
   102f0:	dc002915 	stw	r16,164(sp)
   102f4:	d9801b17 	ldw	r6,108(sp)
   102f8:	da802415 	stw	r10,144(sp)
   102fc:	03c001c4 	movi	r15,7
   10300:	da402515 	stw	r9,148(sp)
   10304:	db802815 	stw	r14,160(sp)
   10308:	1821883a 	mov	r16,r3
   1030c:	00000506 	br	10324 <___vfiprintf_internal_r+0x484>
   10310:	31400084 	addi	r5,r6,2
   10314:	42000204 	addi	r8,r8,8
   10318:	200d883a 	mov	r6,r4
   1031c:	843ffc04 	addi	r16,r16,-16
   10320:	3c000d0e 	bge	r7,r16,10358 <___vfiprintf_internal_r+0x4b8>
   10324:	10800404 	addi	r2,r2,16
   10328:	31000044 	addi	r4,r6,1
   1032c:	45800015 	stw	r22,0(r8)
   10330:	41c00115 	stw	r7,4(r8)
   10334:	d8801c15 	stw	r2,112(sp)
   10338:	d9001b15 	stw	r4,108(sp)
   1033c:	793ff40e 	bge	r15,r4,10310 <__alt_data_end+0xf0010310>
   10340:	1001b51e 	bne	r2,zero,10a18 <___vfiprintf_internal_r+0xb78>
   10344:	843ffc04 	addi	r16,r16,-16
   10348:	000d883a 	mov	r6,zero
   1034c:	01400044 	movi	r5,1
   10350:	d811883a 	mov	r8,sp
   10354:	3c3ff316 	blt	r7,r16,10324 <__alt_data_end+0xf0010324>
   10358:	8007883a 	mov	r3,r16
   1035c:	da402517 	ldw	r9,148(sp)
   10360:	db802817 	ldw	r14,160(sp)
   10364:	dc002917 	ldw	r16,164(sp)
   10368:	da802417 	ldw	r10,144(sp)
   1036c:	1885883a 	add	r2,r3,r2
   10370:	40c00115 	stw	r3,4(r8)
   10374:	42800015 	stw	r10,0(r8)
   10378:	d8801c15 	stw	r2,112(sp)
   1037c:	d9401b15 	stw	r5,108(sp)
   10380:	00c001c4 	movi	r3,7
   10384:	19426016 	blt	r3,r5,10d08 <___vfiprintf_internal_r+0xe68>
   10388:	d8c01d87 	ldb	r3,118(sp)
   1038c:	42000204 	addi	r8,r8,8
   10390:	29000044 	addi	r4,r5,1
   10394:	1801b31e 	bne	r3,zero,10a64 <___vfiprintf_internal_r+0xbc4>
   10398:	7001c026 	beq	r14,zero,10a9c <___vfiprintf_internal_r+0xbfc>
   1039c:	d8c01d04 	addi	r3,sp,116
   103a0:	10800084 	addi	r2,r2,2
   103a4:	40c00015 	stw	r3,0(r8)
   103a8:	00c00084 	movi	r3,2
   103ac:	40c00115 	stw	r3,4(r8)
   103b0:	d8801c15 	stw	r2,112(sp)
   103b4:	d9001b15 	stw	r4,108(sp)
   103b8:	00c001c4 	movi	r3,7
   103bc:	1902650e 	bge	r3,r4,10d54 <___vfiprintf_internal_r+0xeb4>
   103c0:	10029a1e 	bne	r2,zero,10e2c <___vfiprintf_internal_r+0xf8c>
   103c4:	00c02004 	movi	r3,128
   103c8:	01000044 	movi	r4,1
   103cc:	000b883a 	mov	r5,zero
   103d0:	d811883a 	mov	r8,sp
   103d4:	e0c1b31e 	bne	fp,r3,10aa4 <___vfiprintf_internal_r+0xc04>
   103d8:	8cb9c83a 	sub	fp,r17,r18
   103dc:	0701b10e 	bge	zero,fp,10aa4 <___vfiprintf_internal_r+0xc04>
   103e0:	01c00404 	movi	r7,16
   103e4:	3f03890e 	bge	r7,fp,1120c <___vfiprintf_internal_r+0x136c>
   103e8:	00c20034 	movhi	r3,2048
   103ec:	18c10704 	addi	r3,r3,1052
   103f0:	d8c02415 	stw	r3,144(sp)
   103f4:	8007883a 	mov	r3,r16
   103f8:	034001c4 	movi	r13,7
   103fc:	e021883a 	mov	r16,fp
   10400:	da402515 	stw	r9,148(sp)
   10404:	1839883a 	mov	fp,r3
   10408:	00000506 	br	10420 <___vfiprintf_internal_r+0x580>
   1040c:	29800084 	addi	r6,r5,2
   10410:	42000204 	addi	r8,r8,8
   10414:	180b883a 	mov	r5,r3
   10418:	843ffc04 	addi	r16,r16,-16
   1041c:	3c000d0e 	bge	r7,r16,10454 <___vfiprintf_internal_r+0x5b4>
   10420:	10800404 	addi	r2,r2,16
   10424:	28c00044 	addi	r3,r5,1
   10428:	45c00015 	stw	r23,0(r8)
   1042c:	41c00115 	stw	r7,4(r8)
   10430:	d8801c15 	stw	r2,112(sp)
   10434:	d8c01b15 	stw	r3,108(sp)
   10438:	68fff40e 	bge	r13,r3,1040c <__alt_data_end+0xf001040c>
   1043c:	1002241e 	bne	r2,zero,10cd0 <___vfiprintf_internal_r+0xe30>
   10440:	843ffc04 	addi	r16,r16,-16
   10444:	01800044 	movi	r6,1
   10448:	000b883a 	mov	r5,zero
   1044c:	d811883a 	mov	r8,sp
   10450:	3c3ff316 	blt	r7,r16,10420 <__alt_data_end+0xf0010420>
   10454:	da402517 	ldw	r9,148(sp)
   10458:	e007883a 	mov	r3,fp
   1045c:	8039883a 	mov	fp,r16
   10460:	1821883a 	mov	r16,r3
   10464:	d8c02417 	ldw	r3,144(sp)
   10468:	1705883a 	add	r2,r2,fp
   1046c:	47000115 	stw	fp,4(r8)
   10470:	40c00015 	stw	r3,0(r8)
   10474:	d8801c15 	stw	r2,112(sp)
   10478:	d9801b15 	stw	r6,108(sp)
   1047c:	00c001c4 	movi	r3,7
   10480:	19827616 	blt	r3,r6,10e5c <___vfiprintf_internal_r+0xfbc>
   10484:	4cf9c83a 	sub	fp,r9,r19
   10488:	42000204 	addi	r8,r8,8
   1048c:	31000044 	addi	r4,r6,1
   10490:	300b883a 	mov	r5,r6
   10494:	07018516 	blt	zero,fp,10aac <___vfiprintf_internal_r+0xc0c>
   10498:	9885883a 	add	r2,r19,r2
   1049c:	45400015 	stw	r21,0(r8)
   104a0:	44c00115 	stw	r19,4(r8)
   104a4:	d8801c15 	stw	r2,112(sp)
   104a8:	d9001b15 	stw	r4,108(sp)
   104ac:	00c001c4 	movi	r3,7
   104b0:	1901dd0e 	bge	r3,r4,10c28 <___vfiprintf_internal_r+0xd88>
   104b4:	1002401e 	bne	r2,zero,10db8 <___vfiprintf_internal_r+0xf18>
   104b8:	d8001b15 	stw	zero,108(sp)
   104bc:	a2c0010c 	andi	r11,r20,4
   104c0:	58000226 	beq	r11,zero,104cc <___vfiprintf_internal_r+0x62c>
   104c4:	8ca7c83a 	sub	r19,r17,r18
   104c8:	04c2f216 	blt	zero,r19,11094 <___vfiprintf_internal_r+0x11f4>
   104cc:	8c80010e 	bge	r17,r18,104d4 <___vfiprintf_internal_r+0x634>
   104d0:	9023883a 	mov	r17,r18
   104d4:	da802317 	ldw	r10,140(sp)
   104d8:	5455883a 	add	r10,r10,r17
   104dc:	da802315 	stw	r10,140(sp)
   104e0:	d8001b15 	stw	zero,108(sp)
   104e4:	d811883a 	mov	r8,sp
   104e8:	003ea206 	br	ff74 <__alt_data_end+0xf000ff74>
   104ec:	a5000814 	ori	r20,r20,32
   104f0:	80c00007 	ldb	r3,0(r16)
   104f4:	003ec906 	br	1001c <__alt_data_end+0xf001001c>
   104f8:	80c00007 	ldb	r3,0(r16)
   104fc:	1b030926 	beq	r3,r12,11124 <___vfiprintf_internal_r+0x1284>
   10500:	a5000414 	ori	r20,r20,16
   10504:	003ec506 	br	1001c <__alt_data_end+0xf001001c>
   10508:	21003fcc 	andi	r4,r4,255
   1050c:	20035e1e 	bne	r4,zero,11288 <___vfiprintf_internal_r+0x13e8>
   10510:	a080080c 	andi	r2,r20,32
   10514:	1002a526 	beq	r2,zero,10fac <___vfiprintf_internal_r+0x110c>
   10518:	da802217 	ldw	r10,136(sp)
   1051c:	50800017 	ldw	r2,0(r10)
   10520:	da802317 	ldw	r10,140(sp)
   10524:	5007d7fa 	srai	r3,r10,31
   10528:	da802217 	ldw	r10,136(sp)
   1052c:	10c00115 	stw	r3,4(r2)
   10530:	52800104 	addi	r10,r10,4
   10534:	da802215 	stw	r10,136(sp)
   10538:	da802317 	ldw	r10,140(sp)
   1053c:	12800015 	stw	r10,0(r2)
   10540:	003e8c06 	br	ff74 <__alt_data_end+0xf000ff74>
   10544:	21003fcc 	andi	r4,r4,255
   10548:	2003511e 	bne	r4,zero,11290 <___vfiprintf_internal_r+0x13f0>
   1054c:	a080080c 	andi	r2,r20,32
   10550:	1000a126 	beq	r2,zero,107d8 <___vfiprintf_internal_r+0x938>
   10554:	da802217 	ldw	r10,136(sp)
   10558:	d8001d85 	stb	zero,118(sp)
   1055c:	50800204 	addi	r2,r10,8
   10560:	54800017 	ldw	r18,0(r10)
   10564:	54c00117 	ldw	r19,4(r10)
   10568:	4802b416 	blt	r9,zero,1103c <___vfiprintf_internal_r+0x119c>
   1056c:	013fdfc4 	movi	r4,-129
   10570:	94c6b03a 	or	r3,r18,r19
   10574:	d8802215 	stw	r2,136(sp)
   10578:	a128703a 	and	r20,r20,r4
   1057c:	1800a226 	beq	r3,zero,10808 <___vfiprintf_internal_r+0x968>
   10580:	0039883a 	mov	fp,zero
   10584:	dd401a04 	addi	r21,sp,104
   10588:	9006d0fa 	srli	r3,r18,3
   1058c:	9808977a 	slli	r4,r19,29
   10590:	9826d0fa 	srli	r19,r19,3
   10594:	948001cc 	andi	r18,r18,7
   10598:	90800c04 	addi	r2,r18,48
   1059c:	ad7fffc4 	addi	r21,r21,-1
   105a0:	20e4b03a 	or	r18,r4,r3
   105a4:	a8800005 	stb	r2,0(r21)
   105a8:	94c6b03a 	or	r3,r18,r19
   105ac:	183ff61e 	bne	r3,zero,10588 <__alt_data_end+0xf0010588>
   105b0:	a0c0004c 	andi	r3,r20,1
   105b4:	18005926 	beq	r3,zero,1071c <___vfiprintf_internal_r+0x87c>
   105b8:	10803fcc 	andi	r2,r2,255
   105bc:	1080201c 	xori	r2,r2,128
   105c0:	10bfe004 	addi	r2,r2,-128
   105c4:	00c00c04 	movi	r3,48
   105c8:	10c05426 	beq	r2,r3,1071c <___vfiprintf_internal_r+0x87c>
   105cc:	da801e17 	ldw	r10,120(sp)
   105d0:	a8bfffc4 	addi	r2,r21,-1
   105d4:	a8ffffc5 	stb	r3,-1(r21)
   105d8:	50a7c83a 	sub	r19,r10,r2
   105dc:	102b883a 	mov	r21,r2
   105e0:	003f2f06 	br	102a0 <__alt_data_end+0xf00102a0>
   105e4:	21003fcc 	andi	r4,r4,255
   105e8:	2003421e 	bne	r4,zero,112f4 <___vfiprintf_internal_r+0x1454>
   105ec:	00820034 	movhi	r2,2048
   105f0:	1080a604 	addi	r2,r2,664
   105f4:	d8802615 	stw	r2,152(sp)
   105f8:	a080080c 	andi	r2,r20,32
   105fc:	1000aa26 	beq	r2,zero,108a8 <___vfiprintf_internal_r+0xa08>
   10600:	da802217 	ldw	r10,136(sp)
   10604:	54800017 	ldw	r18,0(r10)
   10608:	54c00117 	ldw	r19,4(r10)
   1060c:	52800204 	addi	r10,r10,8
   10610:	da802215 	stw	r10,136(sp)
   10614:	a080004c 	andi	r2,r20,1
   10618:	1001d226 	beq	r2,zero,10d64 <___vfiprintf_internal_r+0xec4>
   1061c:	94c4b03a 	or	r2,r18,r19
   10620:	1002351e 	bne	r2,zero,10ef8 <___vfiprintf_internal_r+0x1058>
   10624:	d8001d85 	stb	zero,118(sp)
   10628:	48022216 	blt	r9,zero,10eb4 <___vfiprintf_internal_r+0x1014>
   1062c:	00bfdfc4 	movi	r2,-129
   10630:	a0a8703a 	and	r20,r20,r2
   10634:	003f1506 	br	1028c <__alt_data_end+0xf001028c>
   10638:	da802217 	ldw	r10,136(sp)
   1063c:	04800044 	movi	r18,1
   10640:	d8001d85 	stb	zero,118(sp)
   10644:	50800017 	ldw	r2,0(r10)
   10648:	52800104 	addi	r10,r10,4
   1064c:	da802215 	stw	r10,136(sp)
   10650:	d8801005 	stb	r2,64(sp)
   10654:	9027883a 	mov	r19,r18
   10658:	dd401004 	addi	r21,sp,64
   1065c:	0013883a 	mov	r9,zero
   10660:	003f1706 	br	102c0 <__alt_data_end+0xf00102c0>
   10664:	21003fcc 	andi	r4,r4,255
   10668:	2003201e 	bne	r4,zero,112ec <___vfiprintf_internal_r+0x144c>
   1066c:	a080080c 	andi	r2,r20,32
   10670:	10004b26 	beq	r2,zero,107a0 <___vfiprintf_internal_r+0x900>
   10674:	da802217 	ldw	r10,136(sp)
   10678:	50800117 	ldw	r2,4(r10)
   1067c:	54800017 	ldw	r18,0(r10)
   10680:	52800204 	addi	r10,r10,8
   10684:	da802215 	stw	r10,136(sp)
   10688:	1027883a 	mov	r19,r2
   1068c:	10022c16 	blt	r2,zero,10f40 <___vfiprintf_internal_r+0x10a0>
   10690:	df001d83 	ldbu	fp,118(sp)
   10694:	48007216 	blt	r9,zero,10860 <___vfiprintf_internal_r+0x9c0>
   10698:	00ffdfc4 	movi	r3,-129
   1069c:	94c4b03a 	or	r2,r18,r19
   106a0:	a0e8703a 	and	r20,r20,r3
   106a4:	1000cc26 	beq	r2,zero,109d8 <___vfiprintf_internal_r+0xb38>
   106a8:	98021026 	beq	r19,zero,10eec <___vfiprintf_internal_r+0x104c>
   106ac:	dc402415 	stw	r17,144(sp)
   106b0:	dc002515 	stw	r16,148(sp)
   106b4:	9823883a 	mov	r17,r19
   106b8:	9021883a 	mov	r16,r18
   106bc:	dd401a04 	addi	r21,sp,104
   106c0:	4825883a 	mov	r18,r9
   106c4:	4027883a 	mov	r19,r8
   106c8:	8009883a 	mov	r4,r16
   106cc:	880b883a 	mov	r5,r17
   106d0:	01800284 	movi	r6,10
   106d4:	000f883a 	mov	r7,zero
   106d8:	00122800 	call	12280 <__umoddi3>
   106dc:	10800c04 	addi	r2,r2,48
   106e0:	ad7fffc4 	addi	r21,r21,-1
   106e4:	8009883a 	mov	r4,r16
   106e8:	880b883a 	mov	r5,r17
   106ec:	a8800005 	stb	r2,0(r21)
   106f0:	01800284 	movi	r6,10
   106f4:	000f883a 	mov	r7,zero
   106f8:	0011d080 	call	11d08 <__udivdi3>
   106fc:	1021883a 	mov	r16,r2
   10700:	10c4b03a 	or	r2,r2,r3
   10704:	1823883a 	mov	r17,r3
   10708:	103fef1e 	bne	r2,zero,106c8 <__alt_data_end+0xf00106c8>
   1070c:	dc402417 	ldw	r17,144(sp)
   10710:	dc002517 	ldw	r16,148(sp)
   10714:	9013883a 	mov	r9,r18
   10718:	9811883a 	mov	r8,r19
   1071c:	da801e17 	ldw	r10,120(sp)
   10720:	5567c83a 	sub	r19,r10,r21
   10724:	003ede06 	br	102a0 <__alt_data_end+0xf00102a0>
   10728:	38803fcc 	andi	r2,r7,255
   1072c:	1080201c 	xori	r2,r2,128
   10730:	10bfe004 	addi	r2,r2,-128
   10734:	1002371e 	bne	r2,zero,11014 <___vfiprintf_internal_r+0x1174>
   10738:	01000044 	movi	r4,1
   1073c:	01c00804 	movi	r7,32
   10740:	80c00007 	ldb	r3,0(r16)
   10744:	003e3506 	br	1001c <__alt_data_end+0xf001001c>
   10748:	a5000054 	ori	r20,r20,1
   1074c:	80c00007 	ldb	r3,0(r16)
   10750:	003e3206 	br	1001c <__alt_data_end+0xf001001c>
   10754:	a5002014 	ori	r20,r20,128
   10758:	80c00007 	ldb	r3,0(r16)
   1075c:	003e2f06 	br	1001c <__alt_data_end+0xf001001c>
   10760:	8015883a 	mov	r10,r16
   10764:	0023883a 	mov	r17,zero
   10768:	18bff404 	addi	r2,r3,-48
   1076c:	50c00007 	ldb	r3,0(r10)
   10770:	8c4002a4 	muli	r17,r17,10
   10774:	84000044 	addi	r16,r16,1
   10778:	8015883a 	mov	r10,r16
   1077c:	1463883a 	add	r17,r2,r17
   10780:	18bff404 	addi	r2,r3,-48
   10784:	30bff92e 	bgeu	r6,r2,1076c <__alt_data_end+0xf001076c>
   10788:	003e2506 	br	10020 <__alt_data_end+0xf0010020>
   1078c:	21003fcc 	andi	r4,r4,255
   10790:	2002d41e 	bne	r4,zero,112e4 <___vfiprintf_internal_r+0x1444>
   10794:	a5000414 	ori	r20,r20,16
   10798:	a080080c 	andi	r2,r20,32
   1079c:	103fb51e 	bne	r2,zero,10674 <__alt_data_end+0xf0010674>
   107a0:	a080040c 	andi	r2,r20,16
   107a4:	1001f826 	beq	r2,zero,10f88 <___vfiprintf_internal_r+0x10e8>
   107a8:	da802217 	ldw	r10,136(sp)
   107ac:	54800017 	ldw	r18,0(r10)
   107b0:	52800104 	addi	r10,r10,4
   107b4:	da802215 	stw	r10,136(sp)
   107b8:	9027d7fa 	srai	r19,r18,31
   107bc:	9805883a 	mov	r2,r19
   107c0:	003fb206 	br	1068c <__alt_data_end+0xf001068c>
   107c4:	21003fcc 	andi	r4,r4,255
   107c8:	2002c41e 	bne	r4,zero,112dc <___vfiprintf_internal_r+0x143c>
   107cc:	a5000414 	ori	r20,r20,16
   107d0:	a080080c 	andi	r2,r20,32
   107d4:	103f5f1e 	bne	r2,zero,10554 <__alt_data_end+0xf0010554>
   107d8:	a080040c 	andi	r2,r20,16
   107dc:	10020f26 	beq	r2,zero,1101c <___vfiprintf_internal_r+0x117c>
   107e0:	da802217 	ldw	r10,136(sp)
   107e4:	d8001d85 	stb	zero,118(sp)
   107e8:	0027883a 	mov	r19,zero
   107ec:	50800104 	addi	r2,r10,4
   107f0:	54800017 	ldw	r18,0(r10)
   107f4:	48021116 	blt	r9,zero,1103c <___vfiprintf_internal_r+0x119c>
   107f8:	00ffdfc4 	movi	r3,-129
   107fc:	d8802215 	stw	r2,136(sp)
   10800:	a0e8703a 	and	r20,r20,r3
   10804:	903f5e1e 	bne	r18,zero,10580 <__alt_data_end+0xf0010580>
   10808:	0039883a 	mov	fp,zero
   1080c:	4802a626 	beq	r9,zero,112a8 <___vfiprintf_internal_r+0x1408>
   10810:	0025883a 	mov	r18,zero
   10814:	0027883a 	mov	r19,zero
   10818:	003f5a06 	br	10584 <__alt_data_end+0xf0010584>
   1081c:	21003fcc 	andi	r4,r4,255
   10820:	20029f1e 	bne	r4,zero,112a0 <___vfiprintf_internal_r+0x1400>
   10824:	a5000414 	ori	r20,r20,16
   10828:	a080080c 	andi	r2,r20,32
   1082c:	10005e1e 	bne	r2,zero,109a8 <___vfiprintf_internal_r+0xb08>
   10830:	a080040c 	andi	r2,r20,16
   10834:	1001a21e 	bne	r2,zero,10ec0 <___vfiprintf_internal_r+0x1020>
   10838:	a080100c 	andi	r2,r20,64
   1083c:	d8001d85 	stb	zero,118(sp)
   10840:	da802217 	ldw	r10,136(sp)
   10844:	1002231e 	bne	r2,zero,110d4 <___vfiprintf_internal_r+0x1234>
   10848:	50800104 	addi	r2,r10,4
   1084c:	54800017 	ldw	r18,0(r10)
   10850:	0027883a 	mov	r19,zero
   10854:	4801a00e 	bge	r9,zero,10ed8 <___vfiprintf_internal_r+0x1038>
   10858:	d8802215 	stw	r2,136(sp)
   1085c:	0039883a 	mov	fp,zero
   10860:	94c4b03a 	or	r2,r18,r19
   10864:	103f901e 	bne	r2,zero,106a8 <__alt_data_end+0xf00106a8>
   10868:	00800044 	movi	r2,1
   1086c:	10803fcc 	andi	r2,r2,255
   10870:	00c00044 	movi	r3,1
   10874:	10c05926 	beq	r2,r3,109dc <___vfiprintf_internal_r+0xb3c>
   10878:	00c00084 	movi	r3,2
   1087c:	10ffe41e 	bne	r2,r3,10810 <__alt_data_end+0xf0010810>
   10880:	0025883a 	mov	r18,zero
   10884:	0027883a 	mov	r19,zero
   10888:	00013d06 	br	10d80 <___vfiprintf_internal_r+0xee0>
   1088c:	21003fcc 	andi	r4,r4,255
   10890:	2002811e 	bne	r4,zero,11298 <___vfiprintf_internal_r+0x13f8>
   10894:	00820034 	movhi	r2,2048
   10898:	1080a104 	addi	r2,r2,644
   1089c:	d8802615 	stw	r2,152(sp)
   108a0:	a080080c 	andi	r2,r20,32
   108a4:	103f561e 	bne	r2,zero,10600 <__alt_data_end+0xf0010600>
   108a8:	a080040c 	andi	r2,r20,16
   108ac:	1001d126 	beq	r2,zero,10ff4 <___vfiprintf_internal_r+0x1154>
   108b0:	da802217 	ldw	r10,136(sp)
   108b4:	0027883a 	mov	r19,zero
   108b8:	54800017 	ldw	r18,0(r10)
   108bc:	52800104 	addi	r10,r10,4
   108c0:	da802215 	stw	r10,136(sp)
   108c4:	003f5306 	br	10614 <__alt_data_end+0xf0010614>
   108c8:	da802217 	ldw	r10,136(sp)
   108cc:	d8001d85 	stb	zero,118(sp)
   108d0:	55400017 	ldw	r21,0(r10)
   108d4:	50c00104 	addi	r3,r10,4
   108d8:	a8024226 	beq	r21,zero,111e4 <___vfiprintf_internal_r+0x1344>
   108dc:	48021816 	blt	r9,zero,11140 <___vfiprintf_internal_r+0x12a0>
   108e0:	480d883a 	mov	r6,r9
   108e4:	000b883a 	mov	r5,zero
   108e8:	a809883a 	mov	r4,r21
   108ec:	d8c02a15 	stw	r3,168(sp)
   108f0:	da002b15 	stw	r8,172(sp)
   108f4:	da402c15 	stw	r9,176(sp)
   108f8:	000e30c0 	call	e30c <memchr>
   108fc:	d8c02a17 	ldw	r3,168(sp)
   10900:	da002b17 	ldw	r8,172(sp)
   10904:	da402c17 	ldw	r9,176(sp)
   10908:	10024826 	beq	r2,zero,1122c <___vfiprintf_internal_r+0x138c>
   1090c:	1567c83a 	sub	r19,r2,r21
   10910:	df001d83 	ldbu	fp,118(sp)
   10914:	d8c02215 	stw	r3,136(sp)
   10918:	0013883a 	mov	r9,zero
   1091c:	003e6006 	br	102a0 <__alt_data_end+0xf00102a0>
   10920:	21003fcc 	andi	r4,r4,255
   10924:	203fc026 	beq	r4,zero,10828 <__alt_data_end+0xf0010828>
   10928:	d9c01d85 	stb	r7,118(sp)
   1092c:	003fbe06 	br	10828 <__alt_data_end+0xf0010828>
   10930:	da802217 	ldw	r10,136(sp)
   10934:	54400017 	ldw	r17,0(r10)
   10938:	50800104 	addi	r2,r10,4
   1093c:	883e3b16 	blt	r17,zero,1022c <__alt_data_end+0xf001022c>
   10940:	d8802215 	stw	r2,136(sp)
   10944:	80c00007 	ldb	r3,0(r16)
   10948:	003db406 	br	1001c <__alt_data_end+0xf001001c>
   1094c:	01000044 	movi	r4,1
   10950:	01c00ac4 	movi	r7,43
   10954:	80c00007 	ldb	r3,0(r16)
   10958:	003db006 	br	1001c <__alt_data_end+0xf001001c>
   1095c:	80c00007 	ldb	r3,0(r16)
   10960:	82800044 	addi	r10,r16,1
   10964:	1b423c26 	beq	r3,r13,11258 <___vfiprintf_internal_r+0x13b8>
   10968:	18bff404 	addi	r2,r3,-48
   1096c:	0013883a 	mov	r9,zero
   10970:	30822b36 	bltu	r6,r2,11220 <___vfiprintf_internal_r+0x1380>
   10974:	50c00007 	ldb	r3,0(r10)
   10978:	4a4002a4 	muli	r9,r9,10
   1097c:	54000044 	addi	r16,r10,1
   10980:	8015883a 	mov	r10,r16
   10984:	4893883a 	add	r9,r9,r2
   10988:	18bff404 	addi	r2,r3,-48
   1098c:	30bff92e 	bgeu	r6,r2,10974 <__alt_data_end+0xf0010974>
   10990:	483da30e 	bge	r9,zero,10020 <__alt_data_end+0xf0010020>
   10994:	027fffc4 	movi	r9,-1
   10998:	003da106 	br	10020 <__alt_data_end+0xf0010020>
   1099c:	a5001014 	ori	r20,r20,64
   109a0:	80c00007 	ldb	r3,0(r16)
   109a4:	003d9d06 	br	1001c <__alt_data_end+0xf001001c>
   109a8:	da802217 	ldw	r10,136(sp)
   109ac:	d8001d85 	stb	zero,118(sp)
   109b0:	50c00204 	addi	r3,r10,8
   109b4:	54800017 	ldw	r18,0(r10)
   109b8:	54c00117 	ldw	r19,4(r10)
   109bc:	4801ca16 	blt	r9,zero,110e8 <___vfiprintf_internal_r+0x1248>
   109c0:	013fdfc4 	movi	r4,-129
   109c4:	94c4b03a 	or	r2,r18,r19
   109c8:	d8c02215 	stw	r3,136(sp)
   109cc:	a128703a 	and	r20,r20,r4
   109d0:	0039883a 	mov	fp,zero
   109d4:	103f341e 	bne	r2,zero,106a8 <__alt_data_end+0xf00106a8>
   109d8:	483e2e26 	beq	r9,zero,10294 <__alt_data_end+0xf0010294>
   109dc:	0025883a 	mov	r18,zero
   109e0:	94800c04 	addi	r18,r18,48
   109e4:	dc8019c5 	stb	r18,103(sp)
   109e8:	dcc02717 	ldw	r19,156(sp)
   109ec:	dd4019c4 	addi	r21,sp,103
   109f0:	003e2b06 	br	102a0 <__alt_data_end+0xf00102a0>
   109f4:	21003fcc 	andi	r4,r4,255
   109f8:	2002361e 	bne	r4,zero,112d4 <___vfiprintf_internal_r+0x1434>
   109fc:	1801c126 	beq	r3,zero,11104 <___vfiprintf_internal_r+0x1264>
   10a00:	04800044 	movi	r18,1
   10a04:	d8c01005 	stb	r3,64(sp)
   10a08:	d8001d85 	stb	zero,118(sp)
   10a0c:	9027883a 	mov	r19,r18
   10a10:	dd401004 	addi	r21,sp,64
   10a14:	003f1106 	br	1065c <__alt_data_end+0xf001065c>
   10a18:	d9402117 	ldw	r5,132(sp)
   10a1c:	d9002017 	ldw	r4,128(sp)
   10a20:	d9801a04 	addi	r6,sp,104
   10a24:	d9c02b15 	stw	r7,172(sp)
   10a28:	dbc02a15 	stw	r15,168(sp)
   10a2c:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10a30:	d9c02b17 	ldw	r7,172(sp)
   10a34:	dbc02a17 	ldw	r15,168(sp)
   10a38:	10006d1e 	bne	r2,zero,10bf0 <___vfiprintf_internal_r+0xd50>
   10a3c:	d9801b17 	ldw	r6,108(sp)
   10a40:	d8801c17 	ldw	r2,112(sp)
   10a44:	d811883a 	mov	r8,sp
   10a48:	31400044 	addi	r5,r6,1
   10a4c:	003e3306 	br	1031c <__alt_data_end+0xf001031c>
   10a50:	d9401b17 	ldw	r5,108(sp)
   10a54:	d8801c17 	ldw	r2,112(sp)
   10a58:	29000044 	addi	r4,r5,1
   10a5c:	d8c01d87 	ldb	r3,118(sp)
   10a60:	183e4d26 	beq	r3,zero,10398 <__alt_data_end+0xf0010398>
   10a64:	00c00044 	movi	r3,1
   10a68:	d9401d84 	addi	r5,sp,118
   10a6c:	10c5883a 	add	r2,r2,r3
   10a70:	41400015 	stw	r5,0(r8)
   10a74:	40c00115 	stw	r3,4(r8)
   10a78:	d8801c15 	stw	r2,112(sp)
   10a7c:	d9001b15 	stw	r4,108(sp)
   10a80:	014001c4 	movi	r5,7
   10a84:	2900a90e 	bge	r5,r4,10d2c <___vfiprintf_internal_r+0xe8c>
   10a88:	1000da1e 	bne	r2,zero,10df4 <___vfiprintf_internal_r+0xf54>
   10a8c:	7000ab1e 	bne	r14,zero,10d3c <___vfiprintf_internal_r+0xe9c>
   10a90:	000b883a 	mov	r5,zero
   10a94:	1809883a 	mov	r4,r3
   10a98:	d811883a 	mov	r8,sp
   10a9c:	00c02004 	movi	r3,128
   10aa0:	e0fe4d26 	beq	fp,r3,103d8 <__alt_data_end+0xf00103d8>
   10aa4:	4cf9c83a 	sub	fp,r9,r19
   10aa8:	073e7b0e 	bge	zero,fp,10498 <__alt_data_end+0xf0010498>
   10aac:	01c00404 	movi	r7,16
   10ab0:	3f01900e 	bge	r7,fp,110f4 <___vfiprintf_internal_r+0x1254>
   10ab4:	00c20034 	movhi	r3,2048
   10ab8:	18c10704 	addi	r3,r3,1052
   10abc:	d8c02415 	stw	r3,144(sp)
   10ac0:	034001c4 	movi	r13,7
   10ac4:	00000506 	br	10adc <___vfiprintf_internal_r+0xc3c>
   10ac8:	29000084 	addi	r4,r5,2
   10acc:	42000204 	addi	r8,r8,8
   10ad0:	180b883a 	mov	r5,r3
   10ad4:	e73ffc04 	addi	fp,fp,-16
   10ad8:	3f000d0e 	bge	r7,fp,10b10 <___vfiprintf_internal_r+0xc70>
   10adc:	10800404 	addi	r2,r2,16
   10ae0:	28c00044 	addi	r3,r5,1
   10ae4:	45c00015 	stw	r23,0(r8)
   10ae8:	41c00115 	stw	r7,4(r8)
   10aec:	d8801c15 	stw	r2,112(sp)
   10af0:	d8c01b15 	stw	r3,108(sp)
   10af4:	68fff40e 	bge	r13,r3,10ac8 <__alt_data_end+0xf0010ac8>
   10af8:	1000101e 	bne	r2,zero,10b3c <___vfiprintf_internal_r+0xc9c>
   10afc:	e73ffc04 	addi	fp,fp,-16
   10b00:	01000044 	movi	r4,1
   10b04:	000b883a 	mov	r5,zero
   10b08:	d811883a 	mov	r8,sp
   10b0c:	3f3ff316 	blt	r7,fp,10adc <__alt_data_end+0xf0010adc>
   10b10:	da802417 	ldw	r10,144(sp)
   10b14:	1705883a 	add	r2,r2,fp
   10b18:	47000115 	stw	fp,4(r8)
   10b1c:	42800015 	stw	r10,0(r8)
   10b20:	d8801c15 	stw	r2,112(sp)
   10b24:	d9001b15 	stw	r4,108(sp)
   10b28:	00c001c4 	movi	r3,7
   10b2c:	19003616 	blt	r3,r4,10c08 <___vfiprintf_internal_r+0xd68>
   10b30:	42000204 	addi	r8,r8,8
   10b34:	21000044 	addi	r4,r4,1
   10b38:	003e5706 	br	10498 <__alt_data_end+0xf0010498>
   10b3c:	d9402117 	ldw	r5,132(sp)
   10b40:	d9002017 	ldw	r4,128(sp)
   10b44:	d9801a04 	addi	r6,sp,104
   10b48:	d9c02b15 	stw	r7,172(sp)
   10b4c:	db402a15 	stw	r13,168(sp)
   10b50:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10b54:	d9c02b17 	ldw	r7,172(sp)
   10b58:	db402a17 	ldw	r13,168(sp)
   10b5c:	1000241e 	bne	r2,zero,10bf0 <___vfiprintf_internal_r+0xd50>
   10b60:	d9401b17 	ldw	r5,108(sp)
   10b64:	d8801c17 	ldw	r2,112(sp)
   10b68:	d811883a 	mov	r8,sp
   10b6c:	29000044 	addi	r4,r5,1
   10b70:	003fd806 	br	10ad4 <__alt_data_end+0xf0010ad4>
   10b74:	d9401b17 	ldw	r5,108(sp)
   10b78:	00c20034 	movhi	r3,2048
   10b7c:	18c10b04 	addi	r3,r3,1068
   10b80:	d8c02415 	stw	r3,144(sp)
   10b84:	29400044 	addi	r5,r5,1
   10b88:	d8c02417 	ldw	r3,144(sp)
   10b8c:	14c5883a 	add	r2,r2,r19
   10b90:	44c00115 	stw	r19,4(r8)
   10b94:	40c00015 	stw	r3,0(r8)
   10b98:	d8801c15 	stw	r2,112(sp)
   10b9c:	d9401b15 	stw	r5,108(sp)
   10ba0:	00c001c4 	movi	r3,7
   10ba4:	1940070e 	bge	r3,r5,10bc4 <___vfiprintf_internal_r+0xd24>
   10ba8:	103e4826 	beq	r2,zero,104cc <__alt_data_end+0xf00104cc>
   10bac:	d9402117 	ldw	r5,132(sp)
   10bb0:	d9002017 	ldw	r4,128(sp)
   10bb4:	d9801a04 	addi	r6,sp,104
   10bb8:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10bbc:	10000c1e 	bne	r2,zero,10bf0 <___vfiprintf_internal_r+0xd50>
   10bc0:	d8801c17 	ldw	r2,112(sp)
   10bc4:	8c80010e 	bge	r17,r18,10bcc <___vfiprintf_internal_r+0xd2c>
   10bc8:	9023883a 	mov	r17,r18
   10bcc:	da802317 	ldw	r10,140(sp)
   10bd0:	5455883a 	add	r10,r10,r17
   10bd4:	da802315 	stw	r10,140(sp)
   10bd8:	103e4126 	beq	r2,zero,104e0 <__alt_data_end+0xf00104e0>
   10bdc:	d9402117 	ldw	r5,132(sp)
   10be0:	d9002017 	ldw	r4,128(sp)
   10be4:	d9801a04 	addi	r6,sp,104
   10be8:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10bec:	103e3c26 	beq	r2,zero,104e0 <__alt_data_end+0xf00104e0>
   10bf0:	dd002117 	ldw	r20,132(sp)
   10bf4:	a080030b 	ldhu	r2,12(r20)
   10bf8:	1080100c 	andi	r2,r2,64
   10bfc:	1001231e 	bne	r2,zero,1108c <___vfiprintf_internal_r+0x11ec>
   10c00:	d8802317 	ldw	r2,140(sp)
   10c04:	003d7b06 	br	101f4 <__alt_data_end+0xf00101f4>
   10c08:	1000991e 	bne	r2,zero,10e70 <___vfiprintf_internal_r+0xfd0>
   10c0c:	00c00044 	movi	r3,1
   10c10:	9805883a 	mov	r2,r19
   10c14:	dd400015 	stw	r21,0(sp)
   10c18:	dcc00115 	stw	r19,4(sp)
   10c1c:	dcc01c15 	stw	r19,112(sp)
   10c20:	d8c01b15 	stw	r3,108(sp)
   10c24:	d811883a 	mov	r8,sp
   10c28:	42000204 	addi	r8,r8,8
   10c2c:	a2c0010c 	andi	r11,r20,4
   10c30:	583fe426 	beq	r11,zero,10bc4 <__alt_data_end+0xf0010bc4>
   10c34:	8ca7c83a 	sub	r19,r17,r18
   10c38:	04ffe20e 	bge	zero,r19,10bc4 <__alt_data_end+0xf0010bc4>
   10c3c:	01c00404 	movi	r7,16
   10c40:	3cffcc0e 	bge	r7,r19,10b74 <__alt_data_end+0xf0010b74>
   10c44:	02820034 	movhi	r10,2048
   10c48:	52810b04 	addi	r10,r10,1068
   10c4c:	d9001b17 	ldw	r4,108(sp)
   10c50:	da802415 	stw	r10,144(sp)
   10c54:	382b883a 	mov	r21,r7
   10c58:	050001c4 	movi	r20,7
   10c5c:	df002017 	ldw	fp,128(sp)
   10c60:	00000506 	br	10c78 <___vfiprintf_internal_r+0xdd8>
   10c64:	21400084 	addi	r5,r4,2
   10c68:	42000204 	addi	r8,r8,8
   10c6c:	1809883a 	mov	r4,r3
   10c70:	9cfffc04 	addi	r19,r19,-16
   10c74:	acffc40e 	bge	r21,r19,10b88 <__alt_data_end+0xf0010b88>
   10c78:	10800404 	addi	r2,r2,16
   10c7c:	20c00044 	addi	r3,r4,1
   10c80:	45800015 	stw	r22,0(r8)
   10c84:	45400115 	stw	r21,4(r8)
   10c88:	d8801c15 	stw	r2,112(sp)
   10c8c:	d8c01b15 	stw	r3,108(sp)
   10c90:	a0fff40e 	bge	r20,r3,10c64 <__alt_data_end+0xf0010c64>
   10c94:	1000041e 	bne	r2,zero,10ca8 <___vfiprintf_internal_r+0xe08>
   10c98:	01400044 	movi	r5,1
   10c9c:	0009883a 	mov	r4,zero
   10ca0:	d811883a 	mov	r8,sp
   10ca4:	003ff206 	br	10c70 <__alt_data_end+0xf0010c70>
   10ca8:	d9402117 	ldw	r5,132(sp)
   10cac:	d9801a04 	addi	r6,sp,104
   10cb0:	e009883a 	mov	r4,fp
   10cb4:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10cb8:	103fcd1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10cbc:	d9001b17 	ldw	r4,108(sp)
   10cc0:	d8801c17 	ldw	r2,112(sp)
   10cc4:	d811883a 	mov	r8,sp
   10cc8:	21400044 	addi	r5,r4,1
   10ccc:	003fe806 	br	10c70 <__alt_data_end+0xf0010c70>
   10cd0:	d9402117 	ldw	r5,132(sp)
   10cd4:	d9002017 	ldw	r4,128(sp)
   10cd8:	d9801a04 	addi	r6,sp,104
   10cdc:	d9c02b15 	stw	r7,172(sp)
   10ce0:	db402a15 	stw	r13,168(sp)
   10ce4:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10ce8:	d9c02b17 	ldw	r7,172(sp)
   10cec:	db402a17 	ldw	r13,168(sp)
   10cf0:	103fbf1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10cf4:	d9401b17 	ldw	r5,108(sp)
   10cf8:	d8801c17 	ldw	r2,112(sp)
   10cfc:	d811883a 	mov	r8,sp
   10d00:	29800044 	addi	r6,r5,1
   10d04:	003dc406 	br	10418 <__alt_data_end+0xf0010418>
   10d08:	1000d21e 	bne	r2,zero,11054 <___vfiprintf_internal_r+0x11b4>
   10d0c:	d8c01d87 	ldb	r3,118(sp)
   10d10:	18009526 	beq	r3,zero,10f68 <___vfiprintf_internal_r+0x10c8>
   10d14:	00800044 	movi	r2,1
   10d18:	d8c01d84 	addi	r3,sp,118
   10d1c:	1009883a 	mov	r4,r2
   10d20:	d8c00015 	stw	r3,0(sp)
   10d24:	d8800115 	stw	r2,4(sp)
   10d28:	d811883a 	mov	r8,sp
   10d2c:	200b883a 	mov	r5,r4
   10d30:	42000204 	addi	r8,r8,8
   10d34:	21000044 	addi	r4,r4,1
   10d38:	003d9706 	br	10398 <__alt_data_end+0xf0010398>
   10d3c:	d9001d04 	addi	r4,sp,116
   10d40:	00800084 	movi	r2,2
   10d44:	d9000015 	stw	r4,0(sp)
   10d48:	d8800115 	stw	r2,4(sp)
   10d4c:	1809883a 	mov	r4,r3
   10d50:	d811883a 	mov	r8,sp
   10d54:	200b883a 	mov	r5,r4
   10d58:	42000204 	addi	r8,r8,8
   10d5c:	21000044 	addi	r4,r4,1
   10d60:	003f4e06 	br	10a9c <__alt_data_end+0xf0010a9c>
   10d64:	d8001d85 	stb	zero,118(sp)
   10d68:	48005016 	blt	r9,zero,10eac <___vfiprintf_internal_r+0x100c>
   10d6c:	00ffdfc4 	movi	r3,-129
   10d70:	94c4b03a 	or	r2,r18,r19
   10d74:	a0e8703a 	and	r20,r20,r3
   10d78:	103d4426 	beq	r2,zero,1028c <__alt_data_end+0xf001028c>
   10d7c:	0039883a 	mov	fp,zero
   10d80:	d9002617 	ldw	r4,152(sp)
   10d84:	dd401a04 	addi	r21,sp,104
   10d88:	908003cc 	andi	r2,r18,15
   10d8c:	9806973a 	slli	r3,r19,28
   10d90:	2085883a 	add	r2,r4,r2
   10d94:	9024d13a 	srli	r18,r18,4
   10d98:	10800003 	ldbu	r2,0(r2)
   10d9c:	9826d13a 	srli	r19,r19,4
   10da0:	ad7fffc4 	addi	r21,r21,-1
   10da4:	1ca4b03a 	or	r18,r3,r18
   10da8:	a8800005 	stb	r2,0(r21)
   10dac:	94c4b03a 	or	r2,r18,r19
   10db0:	103ff51e 	bne	r2,zero,10d88 <__alt_data_end+0xf0010d88>
   10db4:	003e5906 	br	1071c <__alt_data_end+0xf001071c>
   10db8:	d9402117 	ldw	r5,132(sp)
   10dbc:	d9002017 	ldw	r4,128(sp)
   10dc0:	d9801a04 	addi	r6,sp,104
   10dc4:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10dc8:	103f891e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10dcc:	d8801c17 	ldw	r2,112(sp)
   10dd0:	d811883a 	mov	r8,sp
   10dd4:	003f9506 	br	10c2c <__alt_data_end+0xf0010c2c>
   10dd8:	d9402117 	ldw	r5,132(sp)
   10ddc:	d9002017 	ldw	r4,128(sp)
   10de0:	d9801a04 	addi	r6,sp,104
   10de4:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10de8:	103f811e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10dec:	d811883a 	mov	r8,sp
   10df0:	003ced06 	br	101a8 <__alt_data_end+0xf00101a8>
   10df4:	d9402117 	ldw	r5,132(sp)
   10df8:	d9002017 	ldw	r4,128(sp)
   10dfc:	d9801a04 	addi	r6,sp,104
   10e00:	da402c15 	stw	r9,176(sp)
   10e04:	db802a15 	stw	r14,168(sp)
   10e08:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10e0c:	da402c17 	ldw	r9,176(sp)
   10e10:	db802a17 	ldw	r14,168(sp)
   10e14:	103f761e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10e18:	d9401b17 	ldw	r5,108(sp)
   10e1c:	d8801c17 	ldw	r2,112(sp)
   10e20:	d811883a 	mov	r8,sp
   10e24:	29000044 	addi	r4,r5,1
   10e28:	003d5b06 	br	10398 <__alt_data_end+0xf0010398>
   10e2c:	d9402117 	ldw	r5,132(sp)
   10e30:	d9002017 	ldw	r4,128(sp)
   10e34:	d9801a04 	addi	r6,sp,104
   10e38:	da402c15 	stw	r9,176(sp)
   10e3c:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10e40:	da402c17 	ldw	r9,176(sp)
   10e44:	103f6a1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10e48:	d9401b17 	ldw	r5,108(sp)
   10e4c:	d8801c17 	ldw	r2,112(sp)
   10e50:	d811883a 	mov	r8,sp
   10e54:	29000044 	addi	r4,r5,1
   10e58:	003f1006 	br	10a9c <__alt_data_end+0xf0010a9c>
   10e5c:	1000c31e 	bne	r2,zero,1116c <___vfiprintf_internal_r+0x12cc>
   10e60:	01000044 	movi	r4,1
   10e64:	000b883a 	mov	r5,zero
   10e68:	d811883a 	mov	r8,sp
   10e6c:	003f0d06 	br	10aa4 <__alt_data_end+0xf0010aa4>
   10e70:	d9402117 	ldw	r5,132(sp)
   10e74:	d9002017 	ldw	r4,128(sp)
   10e78:	d9801a04 	addi	r6,sp,104
   10e7c:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   10e80:	103f5b1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10e84:	d9001b17 	ldw	r4,108(sp)
   10e88:	d8801c17 	ldw	r2,112(sp)
   10e8c:	d811883a 	mov	r8,sp
   10e90:	21000044 	addi	r4,r4,1
   10e94:	003d8006 	br	10498 <__alt_data_end+0xf0010498>
   10e98:	01020034 	movhi	r4,2048
   10e9c:	2100a604 	addi	r4,r4,664
   10ea0:	d9002615 	stw	r4,152(sp)
   10ea4:	d8c02215 	stw	r3,136(sp)
   10ea8:	1029883a 	mov	r20,r2
   10eac:	94c4b03a 	or	r2,r18,r19
   10eb0:	103fb21e 	bne	r2,zero,10d7c <__alt_data_end+0xf0010d7c>
   10eb4:	0039883a 	mov	fp,zero
   10eb8:	00800084 	movi	r2,2
   10ebc:	003e6b06 	br	1086c <__alt_data_end+0xf001086c>
   10ec0:	da802217 	ldw	r10,136(sp)
   10ec4:	d8001d85 	stb	zero,118(sp)
   10ec8:	0027883a 	mov	r19,zero
   10ecc:	50800104 	addi	r2,r10,4
   10ed0:	54800017 	ldw	r18,0(r10)
   10ed4:	483e6016 	blt	r9,zero,10858 <__alt_data_end+0xf0010858>
   10ed8:	00ffdfc4 	movi	r3,-129
   10edc:	d8802215 	stw	r2,136(sp)
   10ee0:	a0e8703a 	and	r20,r20,r3
   10ee4:	0039883a 	mov	fp,zero
   10ee8:	903ebb26 	beq	r18,zero,109d8 <__alt_data_end+0xf00109d8>
   10eec:	00800244 	movi	r2,9
   10ef0:	14bdee36 	bltu	r2,r18,106ac <__alt_data_end+0xf00106ac>
   10ef4:	003eba06 	br	109e0 <__alt_data_end+0xf00109e0>
   10ef8:	00800c04 	movi	r2,48
   10efc:	d8c01d45 	stb	r3,117(sp)
   10f00:	d8801d05 	stb	r2,116(sp)
   10f04:	d8001d85 	stb	zero,118(sp)
   10f08:	a0c00094 	ori	r3,r20,2
   10f0c:	4800a916 	blt	r9,zero,111b4 <___vfiprintf_internal_r+0x1314>
   10f10:	00bfdfc4 	movi	r2,-129
   10f14:	a096703a 	and	r11,r20,r2
   10f18:	5d000094 	ori	r20,r11,2
   10f1c:	0039883a 	mov	fp,zero
   10f20:	003f9706 	br	10d80 <__alt_data_end+0xf0010d80>
   10f24:	8025883a 	mov	r18,r16
   10f28:	003c2e06 	br	ffe4 <__alt_data_end+0xf000ffe4>
   10f2c:	00820034 	movhi	r2,2048
   10f30:	1080a604 	addi	r2,r2,664
   10f34:	0039883a 	mov	fp,zero
   10f38:	d8802615 	stw	r2,152(sp)
   10f3c:	003f9006 	br	10d80 <__alt_data_end+0xf0010d80>
   10f40:	04a5c83a 	sub	r18,zero,r18
   10f44:	07000b44 	movi	fp,45
   10f48:	9004c03a 	cmpne	r2,r18,zero
   10f4c:	04e7c83a 	sub	r19,zero,r19
   10f50:	df001d85 	stb	fp,118(sp)
   10f54:	98a7c83a 	sub	r19,r19,r2
   10f58:	48009f16 	blt	r9,zero,111d8 <___vfiprintf_internal_r+0x1338>
   10f5c:	00bfdfc4 	movi	r2,-129
   10f60:	a0a8703a 	and	r20,r20,r2
   10f64:	003dd006 	br	106a8 <__alt_data_end+0xf00106a8>
   10f68:	70004c26 	beq	r14,zero,1109c <___vfiprintf_internal_r+0x11fc>
   10f6c:	00800084 	movi	r2,2
   10f70:	d8c01d04 	addi	r3,sp,116
   10f74:	d8c00015 	stw	r3,0(sp)
   10f78:	d8800115 	stw	r2,4(sp)
   10f7c:	01000044 	movi	r4,1
   10f80:	d811883a 	mov	r8,sp
   10f84:	003f7306 	br	10d54 <__alt_data_end+0xf0010d54>
   10f88:	a080100c 	andi	r2,r20,64
   10f8c:	da802217 	ldw	r10,136(sp)
   10f90:	103e0626 	beq	r2,zero,107ac <__alt_data_end+0xf00107ac>
   10f94:	5480000f 	ldh	r18,0(r10)
   10f98:	52800104 	addi	r10,r10,4
   10f9c:	da802215 	stw	r10,136(sp)
   10fa0:	9027d7fa 	srai	r19,r18,31
   10fa4:	9805883a 	mov	r2,r19
   10fa8:	003db806 	br	1068c <__alt_data_end+0xf001068c>
   10fac:	a080040c 	andi	r2,r20,16
   10fb0:	1000091e 	bne	r2,zero,10fd8 <___vfiprintf_internal_r+0x1138>
   10fb4:	a2c0100c 	andi	r11,r20,64
   10fb8:	58000726 	beq	r11,zero,10fd8 <___vfiprintf_internal_r+0x1138>
   10fbc:	da802217 	ldw	r10,136(sp)
   10fc0:	50800017 	ldw	r2,0(r10)
   10fc4:	52800104 	addi	r10,r10,4
   10fc8:	da802215 	stw	r10,136(sp)
   10fcc:	da802317 	ldw	r10,140(sp)
   10fd0:	1280000d 	sth	r10,0(r2)
   10fd4:	003be706 	br	ff74 <__alt_data_end+0xf000ff74>
   10fd8:	da802217 	ldw	r10,136(sp)
   10fdc:	50800017 	ldw	r2,0(r10)
   10fe0:	52800104 	addi	r10,r10,4
   10fe4:	da802215 	stw	r10,136(sp)
   10fe8:	da802317 	ldw	r10,140(sp)
   10fec:	12800015 	stw	r10,0(r2)
   10ff0:	003be006 	br	ff74 <__alt_data_end+0xf000ff74>
   10ff4:	a080100c 	andi	r2,r20,64
   10ff8:	da802217 	ldw	r10,136(sp)
   10ffc:	10003026 	beq	r2,zero,110c0 <___vfiprintf_internal_r+0x1220>
   11000:	5480000b 	ldhu	r18,0(r10)
   11004:	52800104 	addi	r10,r10,4
   11008:	0027883a 	mov	r19,zero
   1100c:	da802215 	stw	r10,136(sp)
   11010:	003d8006 	br	10614 <__alt_data_end+0xf0010614>
   11014:	80c00007 	ldb	r3,0(r16)
   11018:	003c0006 	br	1001c <__alt_data_end+0xf001001c>
   1101c:	a080100c 	andi	r2,r20,64
   11020:	d8001d85 	stb	zero,118(sp)
   11024:	da802217 	ldw	r10,136(sp)
   11028:	1000201e 	bne	r2,zero,110ac <___vfiprintf_internal_r+0x120c>
   1102c:	50800104 	addi	r2,r10,4
   11030:	54800017 	ldw	r18,0(r10)
   11034:	0027883a 	mov	r19,zero
   11038:	483def0e 	bge	r9,zero,107f8 <__alt_data_end+0xf00107f8>
   1103c:	94c6b03a 	or	r3,r18,r19
   11040:	d8802215 	stw	r2,136(sp)
   11044:	183d4e1e 	bne	r3,zero,10580 <__alt_data_end+0xf0010580>
   11048:	0039883a 	mov	fp,zero
   1104c:	0005883a 	mov	r2,zero
   11050:	003e0606 	br	1086c <__alt_data_end+0xf001086c>
   11054:	d9402117 	ldw	r5,132(sp)
   11058:	d9002017 	ldw	r4,128(sp)
   1105c:	d9801a04 	addi	r6,sp,104
   11060:	da402c15 	stw	r9,176(sp)
   11064:	db802a15 	stw	r14,168(sp)
   11068:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   1106c:	da402c17 	ldw	r9,176(sp)
   11070:	db802a17 	ldw	r14,168(sp)
   11074:	103ede1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   11078:	d9401b17 	ldw	r5,108(sp)
   1107c:	d8801c17 	ldw	r2,112(sp)
   11080:	d811883a 	mov	r8,sp
   11084:	29000044 	addi	r4,r5,1
   11088:	003e7406 	br	10a5c <__alt_data_end+0xf0010a5c>
   1108c:	00bfffc4 	movi	r2,-1
   11090:	003c5806 	br	101f4 <__alt_data_end+0xf00101f4>
   11094:	d811883a 	mov	r8,sp
   11098:	003ee806 	br	10c3c <__alt_data_end+0xf0010c3c>
   1109c:	000b883a 	mov	r5,zero
   110a0:	01000044 	movi	r4,1
   110a4:	d811883a 	mov	r8,sp
   110a8:	003e7c06 	br	10a9c <__alt_data_end+0xf0010a9c>
   110ac:	50800104 	addi	r2,r10,4
   110b0:	5480000b 	ldhu	r18,0(r10)
   110b4:	0027883a 	mov	r19,zero
   110b8:	483dcf0e 	bge	r9,zero,107f8 <__alt_data_end+0xf00107f8>
   110bc:	003fdf06 	br	1103c <__alt_data_end+0xf001103c>
   110c0:	54800017 	ldw	r18,0(r10)
   110c4:	52800104 	addi	r10,r10,4
   110c8:	0027883a 	mov	r19,zero
   110cc:	da802215 	stw	r10,136(sp)
   110d0:	003d5006 	br	10614 <__alt_data_end+0xf0010614>
   110d4:	50800104 	addi	r2,r10,4
   110d8:	5480000b 	ldhu	r18,0(r10)
   110dc:	0027883a 	mov	r19,zero
   110e0:	483f7d0e 	bge	r9,zero,10ed8 <__alt_data_end+0xf0010ed8>
   110e4:	003ddc06 	br	10858 <__alt_data_end+0xf0010858>
   110e8:	d8c02215 	stw	r3,136(sp)
   110ec:	0039883a 	mov	fp,zero
   110f0:	003ddb06 	br	10860 <__alt_data_end+0xf0010860>
   110f4:	02820034 	movhi	r10,2048
   110f8:	52810704 	addi	r10,r10,1052
   110fc:	da802415 	stw	r10,144(sp)
   11100:	003e8306 	br	10b10 <__alt_data_end+0xf0010b10>
   11104:	d8801c17 	ldw	r2,112(sp)
   11108:	dd002117 	ldw	r20,132(sp)
   1110c:	103eb926 	beq	r2,zero,10bf4 <__alt_data_end+0xf0010bf4>
   11110:	d9002017 	ldw	r4,128(sp)
   11114:	d9801a04 	addi	r6,sp,104
   11118:	a00b883a 	mov	r5,r20
   1111c:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   11120:	003eb406 	br	10bf4 <__alt_data_end+0xf0010bf4>
   11124:	80c00043 	ldbu	r3,1(r16)
   11128:	a5000814 	ori	r20,r20,32
   1112c:	84000044 	addi	r16,r16,1
   11130:	18c03fcc 	andi	r3,r3,255
   11134:	18c0201c 	xori	r3,r3,128
   11138:	18ffe004 	addi	r3,r3,-128
   1113c:	003bb706 	br	1001c <__alt_data_end+0xf001001c>
   11140:	a809883a 	mov	r4,r21
   11144:	d8c02a15 	stw	r3,168(sp)
   11148:	da002b15 	stw	r8,172(sp)
   1114c:	0008a640 	call	8a64 <strlen>
   11150:	d8c02a17 	ldw	r3,168(sp)
   11154:	1027883a 	mov	r19,r2
   11158:	df001d83 	ldbu	fp,118(sp)
   1115c:	d8c02215 	stw	r3,136(sp)
   11160:	0013883a 	mov	r9,zero
   11164:	da002b17 	ldw	r8,172(sp)
   11168:	003c4d06 	br	102a0 <__alt_data_end+0xf00102a0>
   1116c:	d9402117 	ldw	r5,132(sp)
   11170:	d9002017 	ldw	r4,128(sp)
   11174:	d9801a04 	addi	r6,sp,104
   11178:	da402c15 	stw	r9,176(sp)
   1117c:	000fd8c0 	call	fd8c <__sprint_r.part.0>
   11180:	da402c17 	ldw	r9,176(sp)
   11184:	103e9a1e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   11188:	d9401b17 	ldw	r5,108(sp)
   1118c:	d8801c17 	ldw	r2,112(sp)
   11190:	d811883a 	mov	r8,sp
   11194:	29000044 	addi	r4,r5,1
   11198:	003e4206 	br	10aa4 <__alt_data_end+0xf0010aa4>
   1119c:	d9401b17 	ldw	r5,108(sp)
   111a0:	01020034 	movhi	r4,2048
   111a4:	21010b04 	addi	r4,r4,1068
   111a8:	d9002415 	stw	r4,144(sp)
   111ac:	29400044 	addi	r5,r5,1
   111b0:	003c6d06 	br	10368 <__alt_data_end+0xf0010368>
   111b4:	0039883a 	mov	fp,zero
   111b8:	00800084 	movi	r2,2
   111bc:	10803fcc 	andi	r2,r2,255
   111c0:	01000044 	movi	r4,1
   111c4:	11001e26 	beq	r2,r4,11240 <___vfiprintf_internal_r+0x13a0>
   111c8:	01000084 	movi	r4,2
   111cc:	11001e1e 	bne	r2,r4,11248 <___vfiprintf_internal_r+0x13a8>
   111d0:	1829883a 	mov	r20,r3
   111d4:	003eea06 	br	10d80 <__alt_data_end+0xf0010d80>
   111d8:	a007883a 	mov	r3,r20
   111dc:	00800044 	movi	r2,1
   111e0:	003ff606 	br	111bc <__alt_data_end+0xf00111bc>
   111e4:	00800184 	movi	r2,6
   111e8:	1240012e 	bgeu	r2,r9,111f0 <___vfiprintf_internal_r+0x1350>
   111ec:	1013883a 	mov	r9,r2
   111f0:	4827883a 	mov	r19,r9
   111f4:	4825883a 	mov	r18,r9
   111f8:	48001516 	blt	r9,zero,11250 <___vfiprintf_internal_r+0x13b0>
   111fc:	05420034 	movhi	r21,2048
   11200:	d8c02215 	stw	r3,136(sp)
   11204:	ad40ab04 	addi	r21,r21,684
   11208:	003d1406 	br	1065c <__alt_data_end+0xf001065c>
   1120c:	02820034 	movhi	r10,2048
   11210:	52810704 	addi	r10,r10,1052
   11214:	da802415 	stw	r10,144(sp)
   11218:	200d883a 	mov	r6,r4
   1121c:	003c9106 	br	10464 <__alt_data_end+0xf0010464>
   11220:	5021883a 	mov	r16,r10
   11224:	0013883a 	mov	r9,zero
   11228:	003b7d06 	br	10020 <__alt_data_end+0xf0010020>
   1122c:	4827883a 	mov	r19,r9
   11230:	df001d83 	ldbu	fp,118(sp)
   11234:	d8c02215 	stw	r3,136(sp)
   11238:	0013883a 	mov	r9,zero
   1123c:	003c1806 	br	102a0 <__alt_data_end+0xf00102a0>
   11240:	1829883a 	mov	r20,r3
   11244:	003d1806 	br	106a8 <__alt_data_end+0xf00106a8>
   11248:	1829883a 	mov	r20,r3
   1124c:	003ccd06 	br	10584 <__alt_data_end+0xf0010584>
   11250:	0025883a 	mov	r18,zero
   11254:	003fe906 	br	111fc <__alt_data_end+0xf00111fc>
   11258:	d8802217 	ldw	r2,136(sp)
   1125c:	80c00043 	ldbu	r3,1(r16)
   11260:	5021883a 	mov	r16,r10
   11264:	12400017 	ldw	r9,0(r2)
   11268:	10800104 	addi	r2,r2,4
   1126c:	d8802215 	stw	r2,136(sp)
   11270:	483faf0e 	bge	r9,zero,11130 <__alt_data_end+0xf0011130>
   11274:	18c03fcc 	andi	r3,r3,255
   11278:	18c0201c 	xori	r3,r3,128
   1127c:	027fffc4 	movi	r9,-1
   11280:	18ffe004 	addi	r3,r3,-128
   11284:	003b6506 	br	1001c <__alt_data_end+0xf001001c>
   11288:	d9c01d85 	stb	r7,118(sp)
   1128c:	003ca006 	br	10510 <__alt_data_end+0xf0010510>
   11290:	d9c01d85 	stb	r7,118(sp)
   11294:	003cad06 	br	1054c <__alt_data_end+0xf001054c>
   11298:	d9c01d85 	stb	r7,118(sp)
   1129c:	003d7d06 	br	10894 <__alt_data_end+0xf0010894>
   112a0:	d9c01d85 	stb	r7,118(sp)
   112a4:	003d5f06 	br	10824 <__alt_data_end+0xf0010824>
   112a8:	a080004c 	andi	r2,r20,1
   112ac:	0039883a 	mov	fp,zero
   112b0:	10000526 	beq	r2,zero,112c8 <___vfiprintf_internal_r+0x1428>
   112b4:	00800c04 	movi	r2,48
   112b8:	d88019c5 	stb	r2,103(sp)
   112bc:	dcc02717 	ldw	r19,156(sp)
   112c0:	dd4019c4 	addi	r21,sp,103
   112c4:	003bf606 	br	102a0 <__alt_data_end+0xf00102a0>
   112c8:	0027883a 	mov	r19,zero
   112cc:	dd401a04 	addi	r21,sp,104
   112d0:	003bf306 	br	102a0 <__alt_data_end+0xf00102a0>
   112d4:	d9c01d85 	stb	r7,118(sp)
   112d8:	003dc806 	br	109fc <__alt_data_end+0xf00109fc>
   112dc:	d9c01d85 	stb	r7,118(sp)
   112e0:	003d3a06 	br	107cc <__alt_data_end+0xf00107cc>
   112e4:	d9c01d85 	stb	r7,118(sp)
   112e8:	003d2a06 	br	10794 <__alt_data_end+0xf0010794>
   112ec:	d9c01d85 	stb	r7,118(sp)
   112f0:	003cde06 	br	1066c <__alt_data_end+0xf001066c>
   112f4:	d9c01d85 	stb	r7,118(sp)
   112f8:	003cbc06 	br	105ec <__alt_data_end+0xf00105ec>

000112fc <__vfiprintf_internal>:
   112fc:	00820034 	movhi	r2,2048
   11300:	10898204 	addi	r2,r2,9736
   11304:	300f883a 	mov	r7,r6
   11308:	280d883a 	mov	r6,r5
   1130c:	200b883a 	mov	r5,r4
   11310:	11000017 	ldw	r4,0(r2)
   11314:	000fea01 	jmpi	fea0 <___vfiprintf_internal_r>

00011318 <__sbprintf>:
   11318:	2880030b 	ldhu	r2,12(r5)
   1131c:	2ac01917 	ldw	r11,100(r5)
   11320:	2a80038b 	ldhu	r10,14(r5)
   11324:	2a400717 	ldw	r9,28(r5)
   11328:	2a000917 	ldw	r8,36(r5)
   1132c:	defee204 	addi	sp,sp,-1144
   11330:	00c10004 	movi	r3,1024
   11334:	dc011a15 	stw	r16,1128(sp)
   11338:	10bfff4c 	andi	r2,r2,65533
   1133c:	2821883a 	mov	r16,r5
   11340:	d8cb883a 	add	r5,sp,r3
   11344:	dc811c15 	stw	r18,1136(sp)
   11348:	dc411b15 	stw	r17,1132(sp)
   1134c:	dfc11d15 	stw	ra,1140(sp)
   11350:	2025883a 	mov	r18,r4
   11354:	d881030d 	sth	r2,1036(sp)
   11358:	dac11915 	stw	r11,1124(sp)
   1135c:	da81038d 	sth	r10,1038(sp)
   11360:	da410715 	stw	r9,1052(sp)
   11364:	da010915 	stw	r8,1060(sp)
   11368:	dec10015 	stw	sp,1024(sp)
   1136c:	dec10415 	stw	sp,1040(sp)
   11370:	d8c10215 	stw	r3,1032(sp)
   11374:	d8c10515 	stw	r3,1044(sp)
   11378:	d8010615 	stw	zero,1048(sp)
   1137c:	000fea00 	call	fea0 <___vfiprintf_internal_r>
   11380:	1023883a 	mov	r17,r2
   11384:	10000416 	blt	r2,zero,11398 <__sbprintf+0x80>
   11388:	d9410004 	addi	r5,sp,1024
   1138c:	9009883a 	mov	r4,r18
   11390:	000c9c40 	call	c9c4 <_fflush_r>
   11394:	10000d1e 	bne	r2,zero,113cc <__sbprintf+0xb4>
   11398:	d881030b 	ldhu	r2,1036(sp)
   1139c:	1080100c 	andi	r2,r2,64
   113a0:	10000326 	beq	r2,zero,113b0 <__sbprintf+0x98>
   113a4:	8080030b 	ldhu	r2,12(r16)
   113a8:	10801014 	ori	r2,r2,64
   113ac:	8080030d 	sth	r2,12(r16)
   113b0:	8805883a 	mov	r2,r17
   113b4:	dfc11d17 	ldw	ra,1140(sp)
   113b8:	dc811c17 	ldw	r18,1136(sp)
   113bc:	dc411b17 	ldw	r17,1132(sp)
   113c0:	dc011a17 	ldw	r16,1128(sp)
   113c4:	dec11e04 	addi	sp,sp,1144
   113c8:	f800283a 	ret
   113cc:	047fffc4 	movi	r17,-1
   113d0:	003ff106 	br	11398 <__alt_data_end+0xf0011398>

000113d4 <_write_r>:
   113d4:	defffd04 	addi	sp,sp,-12
   113d8:	2805883a 	mov	r2,r5
   113dc:	dc000015 	stw	r16,0(sp)
   113e0:	04020034 	movhi	r16,2048
   113e4:	dc400115 	stw	r17,4(sp)
   113e8:	300b883a 	mov	r5,r6
   113ec:	8409c304 	addi	r16,r16,9996
   113f0:	2023883a 	mov	r17,r4
   113f4:	380d883a 	mov	r6,r7
   113f8:	1009883a 	mov	r4,r2
   113fc:	dfc00215 	stw	ra,8(sp)
   11400:	80000015 	stw	zero,0(r16)
   11404:	001313c0 	call	1313c <write>
   11408:	00ffffc4 	movi	r3,-1
   1140c:	10c00526 	beq	r2,r3,11424 <_write_r+0x50>
   11410:	dfc00217 	ldw	ra,8(sp)
   11414:	dc400117 	ldw	r17,4(sp)
   11418:	dc000017 	ldw	r16,0(sp)
   1141c:	dec00304 	addi	sp,sp,12
   11420:	f800283a 	ret
   11424:	80c00017 	ldw	r3,0(r16)
   11428:	183ff926 	beq	r3,zero,11410 <__alt_data_end+0xf0011410>
   1142c:	88c00015 	stw	r3,0(r17)
   11430:	003ff706 	br	11410 <__alt_data_end+0xf0011410>

00011434 <_close_r>:
   11434:	defffd04 	addi	sp,sp,-12
   11438:	dc000015 	stw	r16,0(sp)
   1143c:	04020034 	movhi	r16,2048
   11440:	dc400115 	stw	r17,4(sp)
   11444:	8409c304 	addi	r16,r16,9996
   11448:	2023883a 	mov	r17,r4
   1144c:	2809883a 	mov	r4,r5
   11450:	dfc00215 	stw	ra,8(sp)
   11454:	80000015 	stw	zero,0(r16)
   11458:	0012a180 	call	12a18 <close>
   1145c:	00ffffc4 	movi	r3,-1
   11460:	10c00526 	beq	r2,r3,11478 <_close_r+0x44>
   11464:	dfc00217 	ldw	ra,8(sp)
   11468:	dc400117 	ldw	r17,4(sp)
   1146c:	dc000017 	ldw	r16,0(sp)
   11470:	dec00304 	addi	sp,sp,12
   11474:	f800283a 	ret
   11478:	80c00017 	ldw	r3,0(r16)
   1147c:	183ff926 	beq	r3,zero,11464 <__alt_data_end+0xf0011464>
   11480:	88c00015 	stw	r3,0(r17)
   11484:	003ff706 	br	11464 <__alt_data_end+0xf0011464>

00011488 <_calloc_r>:
   11488:	298b383a 	mul	r5,r5,r6
   1148c:	defffe04 	addi	sp,sp,-8
   11490:	dfc00115 	stw	ra,4(sp)
   11494:	dc000015 	stw	r16,0(sp)
   11498:	000db000 	call	db00 <_malloc_r>
   1149c:	10002926 	beq	r2,zero,11544 <_calloc_r+0xbc>
   114a0:	11bfff17 	ldw	r6,-4(r2)
   114a4:	1021883a 	mov	r16,r2
   114a8:	00bfff04 	movi	r2,-4
   114ac:	308c703a 	and	r6,r6,r2
   114b0:	00c00904 	movi	r3,36
   114b4:	308d883a 	add	r6,r6,r2
   114b8:	19801636 	bltu	r3,r6,11514 <_calloc_r+0x8c>
   114bc:	008004c4 	movi	r2,19
   114c0:	11800b2e 	bgeu	r2,r6,114f0 <_calloc_r+0x68>
   114c4:	80000015 	stw	zero,0(r16)
   114c8:	80000115 	stw	zero,4(r16)
   114cc:	008006c4 	movi	r2,27
   114d0:	11801a2e 	bgeu	r2,r6,1153c <_calloc_r+0xb4>
   114d4:	80000215 	stw	zero,8(r16)
   114d8:	80000315 	stw	zero,12(r16)
   114dc:	30c0151e 	bne	r6,r3,11534 <_calloc_r+0xac>
   114e0:	80000415 	stw	zero,16(r16)
   114e4:	80800604 	addi	r2,r16,24
   114e8:	80000515 	stw	zero,20(r16)
   114ec:	00000106 	br	114f4 <_calloc_r+0x6c>
   114f0:	8005883a 	mov	r2,r16
   114f4:	10000015 	stw	zero,0(r2)
   114f8:	10000115 	stw	zero,4(r2)
   114fc:	10000215 	stw	zero,8(r2)
   11500:	8005883a 	mov	r2,r16
   11504:	dfc00117 	ldw	ra,4(sp)
   11508:	dc000017 	ldw	r16,0(sp)
   1150c:	dec00204 	addi	sp,sp,8
   11510:	f800283a 	ret
   11514:	000b883a 	mov	r5,zero
   11518:	8009883a 	mov	r4,r16
   1151c:	00087fc0 	call	87fc <memset>
   11520:	8005883a 	mov	r2,r16
   11524:	dfc00117 	ldw	ra,4(sp)
   11528:	dc000017 	ldw	r16,0(sp)
   1152c:	dec00204 	addi	sp,sp,8
   11530:	f800283a 	ret
   11534:	80800404 	addi	r2,r16,16
   11538:	003fee06 	br	114f4 <__alt_data_end+0xf00114f4>
   1153c:	80800204 	addi	r2,r16,8
   11540:	003fec06 	br	114f4 <__alt_data_end+0xf00114f4>
   11544:	0005883a 	mov	r2,zero
   11548:	003fee06 	br	11504 <__alt_data_end+0xf0011504>

0001154c <_fclose_r>:
   1154c:	28003926 	beq	r5,zero,11634 <_fclose_r+0xe8>
   11550:	defffc04 	addi	sp,sp,-16
   11554:	dc400115 	stw	r17,4(sp)
   11558:	dc000015 	stw	r16,0(sp)
   1155c:	dfc00315 	stw	ra,12(sp)
   11560:	dc800215 	stw	r18,8(sp)
   11564:	2023883a 	mov	r17,r4
   11568:	2821883a 	mov	r16,r5
   1156c:	20000226 	beq	r4,zero,11578 <_fclose_r+0x2c>
   11570:	20800e17 	ldw	r2,56(r4)
   11574:	10002726 	beq	r2,zero,11614 <_fclose_r+0xc8>
   11578:	8080030f 	ldh	r2,12(r16)
   1157c:	1000071e 	bne	r2,zero,1159c <_fclose_r+0x50>
   11580:	0005883a 	mov	r2,zero
   11584:	dfc00317 	ldw	ra,12(sp)
   11588:	dc800217 	ldw	r18,8(sp)
   1158c:	dc400117 	ldw	r17,4(sp)
   11590:	dc000017 	ldw	r16,0(sp)
   11594:	dec00404 	addi	sp,sp,16
   11598:	f800283a 	ret
   1159c:	800b883a 	mov	r5,r16
   115a0:	8809883a 	mov	r4,r17
   115a4:	000c7a80 	call	c7a8 <__sflush_r>
   115a8:	1025883a 	mov	r18,r2
   115ac:	80800b17 	ldw	r2,44(r16)
   115b0:	10000426 	beq	r2,zero,115c4 <_fclose_r+0x78>
   115b4:	81400717 	ldw	r5,28(r16)
   115b8:	8809883a 	mov	r4,r17
   115bc:	103ee83a 	callr	r2
   115c0:	10001616 	blt	r2,zero,1161c <_fclose_r+0xd0>
   115c4:	8080030b 	ldhu	r2,12(r16)
   115c8:	1080200c 	andi	r2,r2,128
   115cc:	1000151e 	bne	r2,zero,11624 <_fclose_r+0xd8>
   115d0:	81400c17 	ldw	r5,48(r16)
   115d4:	28000526 	beq	r5,zero,115ec <_fclose_r+0xa0>
   115d8:	80801004 	addi	r2,r16,64
   115dc:	28800226 	beq	r5,r2,115e8 <_fclose_r+0x9c>
   115e0:	8809883a 	mov	r4,r17
   115e4:	000cf140 	call	cf14 <_free_r>
   115e8:	80000c15 	stw	zero,48(r16)
   115ec:	81401117 	ldw	r5,68(r16)
   115f0:	28000326 	beq	r5,zero,11600 <_fclose_r+0xb4>
   115f4:	8809883a 	mov	r4,r17
   115f8:	000cf140 	call	cf14 <_free_r>
   115fc:	80001115 	stw	zero,68(r16)
   11600:	000cdb00 	call	cdb0 <__sfp_lock_acquire>
   11604:	8000030d 	sth	zero,12(r16)
   11608:	000cdb40 	call	cdb4 <__sfp_lock_release>
   1160c:	9005883a 	mov	r2,r18
   11610:	003fdc06 	br	11584 <__alt_data_end+0xf0011584>
   11614:	000cda00 	call	cda0 <__sinit>
   11618:	003fd706 	br	11578 <__alt_data_end+0xf0011578>
   1161c:	04bfffc4 	movi	r18,-1
   11620:	003fe806 	br	115c4 <__alt_data_end+0xf00115c4>
   11624:	81400417 	ldw	r5,16(r16)
   11628:	8809883a 	mov	r4,r17
   1162c:	000cf140 	call	cf14 <_free_r>
   11630:	003fe706 	br	115d0 <__alt_data_end+0xf00115d0>
   11634:	0005883a 	mov	r2,zero
   11638:	f800283a 	ret

0001163c <fclose>:
   1163c:	00820034 	movhi	r2,2048
   11640:	10898204 	addi	r2,r2,9736
   11644:	200b883a 	mov	r5,r4
   11648:	11000017 	ldw	r4,0(r2)
   1164c:	001154c1 	jmpi	1154c <_fclose_r>

00011650 <__fputwc>:
   11650:	defff804 	addi	sp,sp,-32
   11654:	dcc00415 	stw	r19,16(sp)
   11658:	dc800315 	stw	r18,12(sp)
   1165c:	dc000115 	stw	r16,4(sp)
   11660:	dfc00715 	stw	ra,28(sp)
   11664:	dd400615 	stw	r21,24(sp)
   11668:	dd000515 	stw	r20,20(sp)
   1166c:	dc400215 	stw	r17,8(sp)
   11670:	2027883a 	mov	r19,r4
   11674:	2825883a 	mov	r18,r5
   11678:	3021883a 	mov	r16,r6
   1167c:	000d8f00 	call	d8f0 <__locale_mb_cur_max>
   11680:	00c00044 	movi	r3,1
   11684:	10c03e26 	beq	r2,r3,11780 <__fputwc+0x130>
   11688:	81c01704 	addi	r7,r16,92
   1168c:	900d883a 	mov	r6,r18
   11690:	d80b883a 	mov	r5,sp
   11694:	9809883a 	mov	r4,r19
   11698:	0011b200 	call	11b20 <_wcrtomb_r>
   1169c:	1029883a 	mov	r20,r2
   116a0:	00bfffc4 	movi	r2,-1
   116a4:	a0802026 	beq	r20,r2,11728 <__fputwc+0xd8>
   116a8:	d9400003 	ldbu	r5,0(sp)
   116ac:	a0001c26 	beq	r20,zero,11720 <__fputwc+0xd0>
   116b0:	0023883a 	mov	r17,zero
   116b4:	05400284 	movi	r21,10
   116b8:	00000906 	br	116e0 <__fputwc+0x90>
   116bc:	80800017 	ldw	r2,0(r16)
   116c0:	11400005 	stb	r5,0(r2)
   116c4:	80c00017 	ldw	r3,0(r16)
   116c8:	18c00044 	addi	r3,r3,1
   116cc:	80c00015 	stw	r3,0(r16)
   116d0:	8c400044 	addi	r17,r17,1
   116d4:	dc45883a 	add	r2,sp,r17
   116d8:	8d00112e 	bgeu	r17,r20,11720 <__fputwc+0xd0>
   116dc:	11400003 	ldbu	r5,0(r2)
   116e0:	80c00217 	ldw	r3,8(r16)
   116e4:	18ffffc4 	addi	r3,r3,-1
   116e8:	80c00215 	stw	r3,8(r16)
   116ec:	183ff30e 	bge	r3,zero,116bc <__alt_data_end+0xf00116bc>
   116f0:	80800617 	ldw	r2,24(r16)
   116f4:	18801916 	blt	r3,r2,1175c <__fputwc+0x10c>
   116f8:	80800017 	ldw	r2,0(r16)
   116fc:	11400005 	stb	r5,0(r2)
   11700:	80800017 	ldw	r2,0(r16)
   11704:	10c00003 	ldbu	r3,0(r2)
   11708:	10800044 	addi	r2,r2,1
   1170c:	1d402326 	beq	r3,r21,1179c <__fputwc+0x14c>
   11710:	80800015 	stw	r2,0(r16)
   11714:	8c400044 	addi	r17,r17,1
   11718:	dc45883a 	add	r2,sp,r17
   1171c:	8d3fef36 	bltu	r17,r20,116dc <__alt_data_end+0xf00116dc>
   11720:	9005883a 	mov	r2,r18
   11724:	00000406 	br	11738 <__fputwc+0xe8>
   11728:	80c0030b 	ldhu	r3,12(r16)
   1172c:	a005883a 	mov	r2,r20
   11730:	18c01014 	ori	r3,r3,64
   11734:	80c0030d 	sth	r3,12(r16)
   11738:	dfc00717 	ldw	ra,28(sp)
   1173c:	dd400617 	ldw	r21,24(sp)
   11740:	dd000517 	ldw	r20,20(sp)
   11744:	dcc00417 	ldw	r19,16(sp)
   11748:	dc800317 	ldw	r18,12(sp)
   1174c:	dc400217 	ldw	r17,8(sp)
   11750:	dc000117 	ldw	r16,4(sp)
   11754:	dec00804 	addi	sp,sp,32
   11758:	f800283a 	ret
   1175c:	800d883a 	mov	r6,r16
   11760:	29403fcc 	andi	r5,r5,255
   11764:	9809883a 	mov	r4,r19
   11768:	00119c80 	call	119c8 <__swbuf_r>
   1176c:	10bfffe0 	cmpeqi	r2,r2,-1
   11770:	10803fcc 	andi	r2,r2,255
   11774:	103fd626 	beq	r2,zero,116d0 <__alt_data_end+0xf00116d0>
   11778:	00bfffc4 	movi	r2,-1
   1177c:	003fee06 	br	11738 <__alt_data_end+0xf0011738>
   11780:	90ffffc4 	addi	r3,r18,-1
   11784:	01003f84 	movi	r4,254
   11788:	20ffbf36 	bltu	r4,r3,11688 <__alt_data_end+0xf0011688>
   1178c:	900b883a 	mov	r5,r18
   11790:	dc800005 	stb	r18,0(sp)
   11794:	1029883a 	mov	r20,r2
   11798:	003fc506 	br	116b0 <__alt_data_end+0xf00116b0>
   1179c:	800d883a 	mov	r6,r16
   117a0:	a80b883a 	mov	r5,r21
   117a4:	9809883a 	mov	r4,r19
   117a8:	00119c80 	call	119c8 <__swbuf_r>
   117ac:	10bfffe0 	cmpeqi	r2,r2,-1
   117b0:	003fef06 	br	11770 <__alt_data_end+0xf0011770>

000117b4 <_fputwc_r>:
   117b4:	3080030b 	ldhu	r2,12(r6)
   117b8:	10c8000c 	andi	r3,r2,8192
   117bc:	1800051e 	bne	r3,zero,117d4 <_fputwc_r+0x20>
   117c0:	30c01917 	ldw	r3,100(r6)
   117c4:	10880014 	ori	r2,r2,8192
   117c8:	3080030d 	sth	r2,12(r6)
   117cc:	18880014 	ori	r2,r3,8192
   117d0:	30801915 	stw	r2,100(r6)
   117d4:	00116501 	jmpi	11650 <__fputwc>

000117d8 <fputwc>:
   117d8:	00820034 	movhi	r2,2048
   117dc:	defffc04 	addi	sp,sp,-16
   117e0:	10898204 	addi	r2,r2,9736
   117e4:	dc000115 	stw	r16,4(sp)
   117e8:	14000017 	ldw	r16,0(r2)
   117ec:	dc400215 	stw	r17,8(sp)
   117f0:	dfc00315 	stw	ra,12(sp)
   117f4:	2023883a 	mov	r17,r4
   117f8:	80000226 	beq	r16,zero,11804 <fputwc+0x2c>
   117fc:	80800e17 	ldw	r2,56(r16)
   11800:	10001026 	beq	r2,zero,11844 <fputwc+0x6c>
   11804:	2880030b 	ldhu	r2,12(r5)
   11808:	10c8000c 	andi	r3,r2,8192
   1180c:	1800051e 	bne	r3,zero,11824 <fputwc+0x4c>
   11810:	28c01917 	ldw	r3,100(r5)
   11814:	10880014 	ori	r2,r2,8192
   11818:	2880030d 	sth	r2,12(r5)
   1181c:	18880014 	ori	r2,r3,8192
   11820:	28801915 	stw	r2,100(r5)
   11824:	280d883a 	mov	r6,r5
   11828:	8009883a 	mov	r4,r16
   1182c:	880b883a 	mov	r5,r17
   11830:	dfc00317 	ldw	ra,12(sp)
   11834:	dc400217 	ldw	r17,8(sp)
   11838:	dc000117 	ldw	r16,4(sp)
   1183c:	dec00404 	addi	sp,sp,16
   11840:	00116501 	jmpi	11650 <__fputwc>
   11844:	8009883a 	mov	r4,r16
   11848:	d9400015 	stw	r5,0(sp)
   1184c:	000cda00 	call	cda0 <__sinit>
   11850:	d9400017 	ldw	r5,0(sp)
   11854:	003feb06 	br	11804 <__alt_data_end+0xf0011804>

00011858 <_fstat_r>:
   11858:	defffd04 	addi	sp,sp,-12
   1185c:	2805883a 	mov	r2,r5
   11860:	dc000015 	stw	r16,0(sp)
   11864:	04020034 	movhi	r16,2048
   11868:	dc400115 	stw	r17,4(sp)
   1186c:	8409c304 	addi	r16,r16,9996
   11870:	2023883a 	mov	r17,r4
   11874:	300b883a 	mov	r5,r6
   11878:	1009883a 	mov	r4,r2
   1187c:	dfc00215 	stw	ra,8(sp)
   11880:	80000015 	stw	zero,0(r16)
   11884:	0012b500 	call	12b50 <fstat>
   11888:	00ffffc4 	movi	r3,-1
   1188c:	10c00526 	beq	r2,r3,118a4 <_fstat_r+0x4c>
   11890:	dfc00217 	ldw	ra,8(sp)
   11894:	dc400117 	ldw	r17,4(sp)
   11898:	dc000017 	ldw	r16,0(sp)
   1189c:	dec00304 	addi	sp,sp,12
   118a0:	f800283a 	ret
   118a4:	80c00017 	ldw	r3,0(r16)
   118a8:	183ff926 	beq	r3,zero,11890 <__alt_data_end+0xf0011890>
   118ac:	88c00015 	stw	r3,0(r17)
   118b0:	003ff706 	br	11890 <__alt_data_end+0xf0011890>

000118b4 <_isatty_r>:
   118b4:	defffd04 	addi	sp,sp,-12
   118b8:	dc000015 	stw	r16,0(sp)
   118bc:	04020034 	movhi	r16,2048
   118c0:	dc400115 	stw	r17,4(sp)
   118c4:	8409c304 	addi	r16,r16,9996
   118c8:	2023883a 	mov	r17,r4
   118cc:	2809883a 	mov	r4,r5
   118d0:	dfc00215 	stw	ra,8(sp)
   118d4:	80000015 	stw	zero,0(r16)
   118d8:	0012c3c0 	call	12c3c <isatty>
   118dc:	00ffffc4 	movi	r3,-1
   118e0:	10c00526 	beq	r2,r3,118f8 <_isatty_r+0x44>
   118e4:	dfc00217 	ldw	ra,8(sp)
   118e8:	dc400117 	ldw	r17,4(sp)
   118ec:	dc000017 	ldw	r16,0(sp)
   118f0:	dec00304 	addi	sp,sp,12
   118f4:	f800283a 	ret
   118f8:	80c00017 	ldw	r3,0(r16)
   118fc:	183ff926 	beq	r3,zero,118e4 <__alt_data_end+0xf00118e4>
   11900:	88c00015 	stw	r3,0(r17)
   11904:	003ff706 	br	118e4 <__alt_data_end+0xf00118e4>

00011908 <_lseek_r>:
   11908:	defffd04 	addi	sp,sp,-12
   1190c:	2805883a 	mov	r2,r5
   11910:	dc000015 	stw	r16,0(sp)
   11914:	04020034 	movhi	r16,2048
   11918:	dc400115 	stw	r17,4(sp)
   1191c:	300b883a 	mov	r5,r6
   11920:	8409c304 	addi	r16,r16,9996
   11924:	2023883a 	mov	r17,r4
   11928:	380d883a 	mov	r6,r7
   1192c:	1009883a 	mov	r4,r2
   11930:	dfc00215 	stw	ra,8(sp)
   11934:	80000015 	stw	zero,0(r16)
   11938:	0012d1c0 	call	12d1c <lseek>
   1193c:	00ffffc4 	movi	r3,-1
   11940:	10c00526 	beq	r2,r3,11958 <_lseek_r+0x50>
   11944:	dfc00217 	ldw	ra,8(sp)
   11948:	dc400117 	ldw	r17,4(sp)
   1194c:	dc000017 	ldw	r16,0(sp)
   11950:	dec00304 	addi	sp,sp,12
   11954:	f800283a 	ret
   11958:	80c00017 	ldw	r3,0(r16)
   1195c:	183ff926 	beq	r3,zero,11944 <__alt_data_end+0xf0011944>
   11960:	88c00015 	stw	r3,0(r17)
   11964:	003ff706 	br	11944 <__alt_data_end+0xf0011944>

00011968 <_read_r>:
   11968:	defffd04 	addi	sp,sp,-12
   1196c:	2805883a 	mov	r2,r5
   11970:	dc000015 	stw	r16,0(sp)
   11974:	04020034 	movhi	r16,2048
   11978:	dc400115 	stw	r17,4(sp)
   1197c:	300b883a 	mov	r5,r6
   11980:	8409c304 	addi	r16,r16,9996
   11984:	2023883a 	mov	r17,r4
   11988:	380d883a 	mov	r6,r7
   1198c:	1009883a 	mov	r4,r2
   11990:	dfc00215 	stw	ra,8(sp)
   11994:	80000015 	stw	zero,0(r16)
   11998:	0012ef00 	call	12ef0 <read>
   1199c:	00ffffc4 	movi	r3,-1
   119a0:	10c00526 	beq	r2,r3,119b8 <_read_r+0x50>
   119a4:	dfc00217 	ldw	ra,8(sp)
   119a8:	dc400117 	ldw	r17,4(sp)
   119ac:	dc000017 	ldw	r16,0(sp)
   119b0:	dec00304 	addi	sp,sp,12
   119b4:	f800283a 	ret
   119b8:	80c00017 	ldw	r3,0(r16)
   119bc:	183ff926 	beq	r3,zero,119a4 <__alt_data_end+0xf00119a4>
   119c0:	88c00015 	stw	r3,0(r17)
   119c4:	003ff706 	br	119a4 <__alt_data_end+0xf00119a4>

000119c8 <__swbuf_r>:
   119c8:	defffb04 	addi	sp,sp,-20
   119cc:	dcc00315 	stw	r19,12(sp)
   119d0:	dc800215 	stw	r18,8(sp)
   119d4:	dc000015 	stw	r16,0(sp)
   119d8:	dfc00415 	stw	ra,16(sp)
   119dc:	dc400115 	stw	r17,4(sp)
   119e0:	2025883a 	mov	r18,r4
   119e4:	2827883a 	mov	r19,r5
   119e8:	3021883a 	mov	r16,r6
   119ec:	20000226 	beq	r4,zero,119f8 <__swbuf_r+0x30>
   119f0:	20800e17 	ldw	r2,56(r4)
   119f4:	10004226 	beq	r2,zero,11b00 <__swbuf_r+0x138>
   119f8:	80800617 	ldw	r2,24(r16)
   119fc:	8100030b 	ldhu	r4,12(r16)
   11a00:	80800215 	stw	r2,8(r16)
   11a04:	2080020c 	andi	r2,r4,8
   11a08:	10003626 	beq	r2,zero,11ae4 <__swbuf_r+0x11c>
   11a0c:	80c00417 	ldw	r3,16(r16)
   11a10:	18003426 	beq	r3,zero,11ae4 <__swbuf_r+0x11c>
   11a14:	2088000c 	andi	r2,r4,8192
   11a18:	9c403fcc 	andi	r17,r19,255
   11a1c:	10001a26 	beq	r2,zero,11a88 <__swbuf_r+0xc0>
   11a20:	80800017 	ldw	r2,0(r16)
   11a24:	81000517 	ldw	r4,20(r16)
   11a28:	10c7c83a 	sub	r3,r2,r3
   11a2c:	1900200e 	bge	r3,r4,11ab0 <__swbuf_r+0xe8>
   11a30:	18c00044 	addi	r3,r3,1
   11a34:	81000217 	ldw	r4,8(r16)
   11a38:	11400044 	addi	r5,r2,1
   11a3c:	81400015 	stw	r5,0(r16)
   11a40:	213fffc4 	addi	r4,r4,-1
   11a44:	81000215 	stw	r4,8(r16)
   11a48:	14c00005 	stb	r19,0(r2)
   11a4c:	80800517 	ldw	r2,20(r16)
   11a50:	10c01e26 	beq	r2,r3,11acc <__swbuf_r+0x104>
   11a54:	8080030b 	ldhu	r2,12(r16)
   11a58:	1080004c 	andi	r2,r2,1
   11a5c:	10000226 	beq	r2,zero,11a68 <__swbuf_r+0xa0>
   11a60:	00800284 	movi	r2,10
   11a64:	88801926 	beq	r17,r2,11acc <__swbuf_r+0x104>
   11a68:	8805883a 	mov	r2,r17
   11a6c:	dfc00417 	ldw	ra,16(sp)
   11a70:	dcc00317 	ldw	r19,12(sp)
   11a74:	dc800217 	ldw	r18,8(sp)
   11a78:	dc400117 	ldw	r17,4(sp)
   11a7c:	dc000017 	ldw	r16,0(sp)
   11a80:	dec00504 	addi	sp,sp,20
   11a84:	f800283a 	ret
   11a88:	81401917 	ldw	r5,100(r16)
   11a8c:	00b7ffc4 	movi	r2,-8193
   11a90:	21080014 	ori	r4,r4,8192
   11a94:	2884703a 	and	r2,r5,r2
   11a98:	80801915 	stw	r2,100(r16)
   11a9c:	80800017 	ldw	r2,0(r16)
   11aa0:	8100030d 	sth	r4,12(r16)
   11aa4:	81000517 	ldw	r4,20(r16)
   11aa8:	10c7c83a 	sub	r3,r2,r3
   11aac:	193fe016 	blt	r3,r4,11a30 <__alt_data_end+0xf0011a30>
   11ab0:	800b883a 	mov	r5,r16
   11ab4:	9009883a 	mov	r4,r18
   11ab8:	000c9c40 	call	c9c4 <_fflush_r>
   11abc:	1000071e 	bne	r2,zero,11adc <__swbuf_r+0x114>
   11ac0:	80800017 	ldw	r2,0(r16)
   11ac4:	00c00044 	movi	r3,1
   11ac8:	003fda06 	br	11a34 <__alt_data_end+0xf0011a34>
   11acc:	800b883a 	mov	r5,r16
   11ad0:	9009883a 	mov	r4,r18
   11ad4:	000c9c40 	call	c9c4 <_fflush_r>
   11ad8:	103fe326 	beq	r2,zero,11a68 <__alt_data_end+0xf0011a68>
   11adc:	00bfffc4 	movi	r2,-1
   11ae0:	003fe206 	br	11a6c <__alt_data_end+0xf0011a6c>
   11ae4:	800b883a 	mov	r5,r16
   11ae8:	9009883a 	mov	r4,r18
   11aec:	000adcc0 	call	adcc <__swsetup_r>
   11af0:	103ffa1e 	bne	r2,zero,11adc <__alt_data_end+0xf0011adc>
   11af4:	8100030b 	ldhu	r4,12(r16)
   11af8:	80c00417 	ldw	r3,16(r16)
   11afc:	003fc506 	br	11a14 <__alt_data_end+0xf0011a14>
   11b00:	000cda00 	call	cda0 <__sinit>
   11b04:	003fbc06 	br	119f8 <__alt_data_end+0xf00119f8>

00011b08 <__swbuf>:
   11b08:	00820034 	movhi	r2,2048
   11b0c:	10898204 	addi	r2,r2,9736
   11b10:	280d883a 	mov	r6,r5
   11b14:	200b883a 	mov	r5,r4
   11b18:	11000017 	ldw	r4,0(r2)
   11b1c:	00119c81 	jmpi	119c8 <__swbuf_r>

00011b20 <_wcrtomb_r>:
   11b20:	defff604 	addi	sp,sp,-40
   11b24:	00820034 	movhi	r2,2048
   11b28:	dc800815 	stw	r18,32(sp)
   11b2c:	dc400715 	stw	r17,28(sp)
   11b30:	dc000615 	stw	r16,24(sp)
   11b34:	10898604 	addi	r2,r2,9752
   11b38:	dfc00915 	stw	ra,36(sp)
   11b3c:	2021883a 	mov	r16,r4
   11b40:	3823883a 	mov	r17,r7
   11b44:	14800017 	ldw	r18,0(r2)
   11b48:	28001426 	beq	r5,zero,11b9c <_wcrtomb_r+0x7c>
   11b4c:	d9400415 	stw	r5,16(sp)
   11b50:	d9800515 	stw	r6,20(sp)
   11b54:	000d8e40 	call	d8e4 <__locale_charset>
   11b58:	d9800517 	ldw	r6,20(sp)
   11b5c:	d9400417 	ldw	r5,16(sp)
   11b60:	100f883a 	mov	r7,r2
   11b64:	dc400015 	stw	r17,0(sp)
   11b68:	8009883a 	mov	r4,r16
   11b6c:	903ee83a 	callr	r18
   11b70:	00ffffc4 	movi	r3,-1
   11b74:	10c0031e 	bne	r2,r3,11b84 <_wcrtomb_r+0x64>
   11b78:	88000015 	stw	zero,0(r17)
   11b7c:	00c02284 	movi	r3,138
   11b80:	80c00015 	stw	r3,0(r16)
   11b84:	dfc00917 	ldw	ra,36(sp)
   11b88:	dc800817 	ldw	r18,32(sp)
   11b8c:	dc400717 	ldw	r17,28(sp)
   11b90:	dc000617 	ldw	r16,24(sp)
   11b94:	dec00a04 	addi	sp,sp,40
   11b98:	f800283a 	ret
   11b9c:	000d8e40 	call	d8e4 <__locale_charset>
   11ba0:	100f883a 	mov	r7,r2
   11ba4:	dc400015 	stw	r17,0(sp)
   11ba8:	000d883a 	mov	r6,zero
   11bac:	d9400104 	addi	r5,sp,4
   11bb0:	8009883a 	mov	r4,r16
   11bb4:	903ee83a 	callr	r18
   11bb8:	003fed06 	br	11b70 <__alt_data_end+0xf0011b70>

00011bbc <wcrtomb>:
   11bbc:	defff604 	addi	sp,sp,-40
   11bc0:	00820034 	movhi	r2,2048
   11bc4:	dc800615 	stw	r18,24(sp)
   11bc8:	dc400515 	stw	r17,20(sp)
   11bcc:	10898204 	addi	r2,r2,9736
   11bd0:	dfc00915 	stw	ra,36(sp)
   11bd4:	dd000815 	stw	r20,32(sp)
   11bd8:	dcc00715 	stw	r19,28(sp)
   11bdc:	dc000415 	stw	r16,16(sp)
   11be0:	3025883a 	mov	r18,r6
   11be4:	14400017 	ldw	r17,0(r2)
   11be8:	20001926 	beq	r4,zero,11c50 <wcrtomb+0x94>
   11bec:	00820034 	movhi	r2,2048
   11bf0:	10898604 	addi	r2,r2,9752
   11bf4:	15000017 	ldw	r20,0(r2)
   11bf8:	2021883a 	mov	r16,r4
   11bfc:	2827883a 	mov	r19,r5
   11c00:	000d8e40 	call	d8e4 <__locale_charset>
   11c04:	100f883a 	mov	r7,r2
   11c08:	dc800015 	stw	r18,0(sp)
   11c0c:	980d883a 	mov	r6,r19
   11c10:	800b883a 	mov	r5,r16
   11c14:	8809883a 	mov	r4,r17
   11c18:	a03ee83a 	callr	r20
   11c1c:	00ffffc4 	movi	r3,-1
   11c20:	10c0031e 	bne	r2,r3,11c30 <wcrtomb+0x74>
   11c24:	90000015 	stw	zero,0(r18)
   11c28:	00c02284 	movi	r3,138
   11c2c:	88c00015 	stw	r3,0(r17)
   11c30:	dfc00917 	ldw	ra,36(sp)
   11c34:	dd000817 	ldw	r20,32(sp)
   11c38:	dcc00717 	ldw	r19,28(sp)
   11c3c:	dc800617 	ldw	r18,24(sp)
   11c40:	dc400517 	ldw	r17,20(sp)
   11c44:	dc000417 	ldw	r16,16(sp)
   11c48:	dec00a04 	addi	sp,sp,40
   11c4c:	f800283a 	ret
   11c50:	00820034 	movhi	r2,2048
   11c54:	10898604 	addi	r2,r2,9752
   11c58:	14000017 	ldw	r16,0(r2)
   11c5c:	000d8e40 	call	d8e4 <__locale_charset>
   11c60:	100f883a 	mov	r7,r2
   11c64:	dc800015 	stw	r18,0(sp)
   11c68:	000d883a 	mov	r6,zero
   11c6c:	d9400104 	addi	r5,sp,4
   11c70:	8809883a 	mov	r4,r17
   11c74:	803ee83a 	callr	r16
   11c78:	003fe806 	br	11c1c <__alt_data_end+0xf0011c1c>

00011c7c <__ascii_wctomb>:
   11c7c:	28000526 	beq	r5,zero,11c94 <__ascii_wctomb+0x18>
   11c80:	00803fc4 	movi	r2,255
   11c84:	11800536 	bltu	r2,r6,11c9c <__ascii_wctomb+0x20>
   11c88:	29800005 	stb	r6,0(r5)
   11c8c:	00800044 	movi	r2,1
   11c90:	f800283a 	ret
   11c94:	0005883a 	mov	r2,zero
   11c98:	f800283a 	ret
   11c9c:	00802284 	movi	r2,138
   11ca0:	20800015 	stw	r2,0(r4)
   11ca4:	00bfffc4 	movi	r2,-1
   11ca8:	f800283a 	ret

00011cac <_wctomb_r>:
   11cac:	00820034 	movhi	r2,2048
   11cb0:	defff904 	addi	sp,sp,-28
   11cb4:	10898604 	addi	r2,r2,9752
   11cb8:	dfc00615 	stw	ra,24(sp)
   11cbc:	dc400515 	stw	r17,20(sp)
   11cc0:	dc000415 	stw	r16,16(sp)
   11cc4:	3823883a 	mov	r17,r7
   11cc8:	14000017 	ldw	r16,0(r2)
   11ccc:	d9000115 	stw	r4,4(sp)
   11cd0:	d9400215 	stw	r5,8(sp)
   11cd4:	d9800315 	stw	r6,12(sp)
   11cd8:	000d8e40 	call	d8e4 <__locale_charset>
   11cdc:	d9800317 	ldw	r6,12(sp)
   11ce0:	d9400217 	ldw	r5,8(sp)
   11ce4:	d9000117 	ldw	r4,4(sp)
   11ce8:	100f883a 	mov	r7,r2
   11cec:	dc400015 	stw	r17,0(sp)
   11cf0:	803ee83a 	callr	r16
   11cf4:	dfc00617 	ldw	ra,24(sp)
   11cf8:	dc400517 	ldw	r17,20(sp)
   11cfc:	dc000417 	ldw	r16,16(sp)
   11d00:	dec00704 	addi	sp,sp,28
   11d04:	f800283a 	ret

00011d08 <__udivdi3>:
   11d08:	defff504 	addi	sp,sp,-44
   11d0c:	dcc00415 	stw	r19,16(sp)
   11d10:	dc000115 	stw	r16,4(sp)
   11d14:	dfc00a15 	stw	ra,40(sp)
   11d18:	df000915 	stw	fp,36(sp)
   11d1c:	ddc00815 	stw	r23,32(sp)
   11d20:	dd800715 	stw	r22,28(sp)
   11d24:	dd400615 	stw	r21,24(sp)
   11d28:	dd000515 	stw	r20,20(sp)
   11d2c:	dc800315 	stw	r18,12(sp)
   11d30:	dc400215 	stw	r17,8(sp)
   11d34:	2027883a 	mov	r19,r4
   11d38:	2821883a 	mov	r16,r5
   11d3c:	3800411e 	bne	r7,zero,11e44 <__udivdi3+0x13c>
   11d40:	3023883a 	mov	r17,r6
   11d44:	2025883a 	mov	r18,r4
   11d48:	2980522e 	bgeu	r5,r6,11e94 <__udivdi3+0x18c>
   11d4c:	00bfffd4 	movui	r2,65535
   11d50:	282d883a 	mov	r22,r5
   11d54:	1180a836 	bltu	r2,r6,11ff8 <__udivdi3+0x2f0>
   11d58:	00803fc4 	movi	r2,255
   11d5c:	1185803a 	cmpltu	r2,r2,r6
   11d60:	100490fa 	slli	r2,r2,3
   11d64:	3086d83a 	srl	r3,r6,r2
   11d68:	01020034 	movhi	r4,2048
   11d6c:	21005b84 	addi	r4,r4,366
   11d70:	20c7883a 	add	r3,r4,r3
   11d74:	18c00003 	ldbu	r3,0(r3)
   11d78:	1885883a 	add	r2,r3,r2
   11d7c:	00c00804 	movi	r3,32
   11d80:	1887c83a 	sub	r3,r3,r2
   11d84:	18000526 	beq	r3,zero,11d9c <__udivdi3+0x94>
   11d88:	80e0983a 	sll	r16,r16,r3
   11d8c:	9884d83a 	srl	r2,r19,r2
   11d90:	30e2983a 	sll	r17,r6,r3
   11d94:	98e4983a 	sll	r18,r19,r3
   11d98:	142cb03a 	or	r22,r2,r16
   11d9c:	882ad43a 	srli	r21,r17,16
   11da0:	b009883a 	mov	r4,r22
   11da4:	8d3fffcc 	andi	r20,r17,65535
   11da8:	a80b883a 	mov	r5,r21
   11dac:	00085e00 	call	85e0 <__umodsi3>
   11db0:	b009883a 	mov	r4,r22
   11db4:	a80b883a 	mov	r5,r21
   11db8:	1027883a 	mov	r19,r2
   11dbc:	000857c0 	call	857c <__udivsi3>
   11dc0:	102d883a 	mov	r22,r2
   11dc4:	9826943a 	slli	r19,r19,16
   11dc8:	9004d43a 	srli	r2,r18,16
   11dcc:	a5a1383a 	mul	r16,r20,r22
   11dd0:	14c4b03a 	or	r2,r2,r19
   11dd4:	1400052e 	bgeu	r2,r16,11dec <__udivdi3+0xe4>
   11dd8:	1445883a 	add	r2,r2,r17
   11ddc:	b0ffffc4 	addi	r3,r22,-1
   11de0:	14400136 	bltu	r2,r17,11de8 <__udivdi3+0xe0>
   11de4:	14012336 	bltu	r2,r16,12274 <__udivdi3+0x56c>
   11de8:	182d883a 	mov	r22,r3
   11dec:	1421c83a 	sub	r16,r2,r16
   11df0:	a80b883a 	mov	r5,r21
   11df4:	8009883a 	mov	r4,r16
   11df8:	00085e00 	call	85e0 <__umodsi3>
   11dfc:	1027883a 	mov	r19,r2
   11e00:	a80b883a 	mov	r5,r21
   11e04:	8009883a 	mov	r4,r16
   11e08:	000857c0 	call	857c <__udivsi3>
   11e0c:	9826943a 	slli	r19,r19,16
   11e10:	a0a9383a 	mul	r20,r20,r2
   11e14:	94bfffcc 	andi	r18,r18,65535
   11e18:	94e4b03a 	or	r18,r18,r19
   11e1c:	9500052e 	bgeu	r18,r20,11e34 <__udivdi3+0x12c>
   11e20:	8ca5883a 	add	r18,r17,r18
   11e24:	10ffffc4 	addi	r3,r2,-1
   11e28:	9440f136 	bltu	r18,r17,121f0 <__udivdi3+0x4e8>
   11e2c:	9500f02e 	bgeu	r18,r20,121f0 <__udivdi3+0x4e8>
   11e30:	10bfff84 	addi	r2,r2,-2
   11e34:	b00c943a 	slli	r6,r22,16
   11e38:	0007883a 	mov	r3,zero
   11e3c:	3084b03a 	or	r2,r6,r2
   11e40:	00005906 	br	11fa8 <__udivdi3+0x2a0>
   11e44:	29c05636 	bltu	r5,r7,11fa0 <__udivdi3+0x298>
   11e48:	00bfffd4 	movui	r2,65535
   11e4c:	11c0622e 	bgeu	r2,r7,11fd8 <__udivdi3+0x2d0>
   11e50:	00804034 	movhi	r2,256
   11e54:	10bfffc4 	addi	r2,r2,-1
   11e58:	11c0ee36 	bltu	r2,r7,12214 <__udivdi3+0x50c>
   11e5c:	00800404 	movi	r2,16
   11e60:	3886d83a 	srl	r3,r7,r2
   11e64:	01020034 	movhi	r4,2048
   11e68:	21005b84 	addi	r4,r4,366
   11e6c:	20c7883a 	add	r3,r4,r3
   11e70:	18c00003 	ldbu	r3,0(r3)
   11e74:	05400804 	movi	r21,32
   11e78:	1885883a 	add	r2,r3,r2
   11e7c:	a8abc83a 	sub	r21,r21,r2
   11e80:	a800621e 	bne	r21,zero,1200c <__udivdi3+0x304>
   11e84:	3c00e936 	bltu	r7,r16,1222c <__udivdi3+0x524>
   11e88:	9985403a 	cmpgeu	r2,r19,r6
   11e8c:	0007883a 	mov	r3,zero
   11e90:	00004506 	br	11fa8 <__udivdi3+0x2a0>
   11e94:	3000041e 	bne	r6,zero,11ea8 <__udivdi3+0x1a0>
   11e98:	000b883a 	mov	r5,zero
   11e9c:	01000044 	movi	r4,1
   11ea0:	000857c0 	call	857c <__udivsi3>
   11ea4:	1023883a 	mov	r17,r2
   11ea8:	00bfffd4 	movui	r2,65535
   11eac:	14404e2e 	bgeu	r2,r17,11fe8 <__udivdi3+0x2e0>
   11eb0:	00804034 	movhi	r2,256
   11eb4:	10bfffc4 	addi	r2,r2,-1
   11eb8:	1440d836 	bltu	r2,r17,1221c <__udivdi3+0x514>
   11ebc:	00800404 	movi	r2,16
   11ec0:	8886d83a 	srl	r3,r17,r2
   11ec4:	01020034 	movhi	r4,2048
   11ec8:	21005b84 	addi	r4,r4,366
   11ecc:	20c7883a 	add	r3,r4,r3
   11ed0:	18c00003 	ldbu	r3,0(r3)
   11ed4:	1885883a 	add	r2,r3,r2
   11ed8:	00c00804 	movi	r3,32
   11edc:	1887c83a 	sub	r3,r3,r2
   11ee0:	18008f1e 	bne	r3,zero,12120 <__udivdi3+0x418>
   11ee4:	882ad43a 	srli	r21,r17,16
   11ee8:	8461c83a 	sub	r16,r16,r17
   11eec:	8d3fffcc 	andi	r20,r17,65535
   11ef0:	00c00044 	movi	r3,1
   11ef4:	8009883a 	mov	r4,r16
   11ef8:	a80b883a 	mov	r5,r21
   11efc:	d8c00015 	stw	r3,0(sp)
   11f00:	00085e00 	call	85e0 <__umodsi3>
   11f04:	8009883a 	mov	r4,r16
   11f08:	a80b883a 	mov	r5,r21
   11f0c:	1027883a 	mov	r19,r2
   11f10:	000857c0 	call	857c <__udivsi3>
   11f14:	9826943a 	slli	r19,r19,16
   11f18:	9008d43a 	srli	r4,r18,16
   11f1c:	1521383a 	mul	r16,r2,r20
   11f20:	102d883a 	mov	r22,r2
   11f24:	24c8b03a 	or	r4,r4,r19
   11f28:	d8c00017 	ldw	r3,0(sp)
   11f2c:	2400052e 	bgeu	r4,r16,11f44 <__udivdi3+0x23c>
   11f30:	2449883a 	add	r4,r4,r17
   11f34:	b0bfffc4 	addi	r2,r22,-1
   11f38:	24400136 	bltu	r4,r17,11f40 <__udivdi3+0x238>
   11f3c:	2400ca36 	bltu	r4,r16,12268 <__udivdi3+0x560>
   11f40:	102d883a 	mov	r22,r2
   11f44:	2421c83a 	sub	r16,r4,r16
   11f48:	a80b883a 	mov	r5,r21
   11f4c:	8009883a 	mov	r4,r16
   11f50:	d8c00015 	stw	r3,0(sp)
   11f54:	00085e00 	call	85e0 <__umodsi3>
   11f58:	1027883a 	mov	r19,r2
   11f5c:	a80b883a 	mov	r5,r21
   11f60:	8009883a 	mov	r4,r16
   11f64:	000857c0 	call	857c <__udivsi3>
   11f68:	9826943a 	slli	r19,r19,16
   11f6c:	1529383a 	mul	r20,r2,r20
   11f70:	94bfffcc 	andi	r18,r18,65535
   11f74:	94e4b03a 	or	r18,r18,r19
   11f78:	d8c00017 	ldw	r3,0(sp)
   11f7c:	9500052e 	bgeu	r18,r20,11f94 <__udivdi3+0x28c>
   11f80:	8ca5883a 	add	r18,r17,r18
   11f84:	113fffc4 	addi	r4,r2,-1
   11f88:	94409736 	bltu	r18,r17,121e8 <__udivdi3+0x4e0>
   11f8c:	9500962e 	bgeu	r18,r20,121e8 <__udivdi3+0x4e0>
   11f90:	10bfff84 	addi	r2,r2,-2
   11f94:	b00c943a 	slli	r6,r22,16
   11f98:	3084b03a 	or	r2,r6,r2
   11f9c:	00000206 	br	11fa8 <__udivdi3+0x2a0>
   11fa0:	0007883a 	mov	r3,zero
   11fa4:	0005883a 	mov	r2,zero
   11fa8:	dfc00a17 	ldw	ra,40(sp)
   11fac:	df000917 	ldw	fp,36(sp)
   11fb0:	ddc00817 	ldw	r23,32(sp)
   11fb4:	dd800717 	ldw	r22,28(sp)
   11fb8:	dd400617 	ldw	r21,24(sp)
   11fbc:	dd000517 	ldw	r20,20(sp)
   11fc0:	dcc00417 	ldw	r19,16(sp)
   11fc4:	dc800317 	ldw	r18,12(sp)
   11fc8:	dc400217 	ldw	r17,8(sp)
   11fcc:	dc000117 	ldw	r16,4(sp)
   11fd0:	dec00b04 	addi	sp,sp,44
   11fd4:	f800283a 	ret
   11fd8:	00803fc4 	movi	r2,255
   11fdc:	11c5803a 	cmpltu	r2,r2,r7
   11fe0:	100490fa 	slli	r2,r2,3
   11fe4:	003f9e06 	br	11e60 <__alt_data_end+0xf0011e60>
   11fe8:	00803fc4 	movi	r2,255
   11fec:	1445803a 	cmpltu	r2,r2,r17
   11ff0:	100490fa 	slli	r2,r2,3
   11ff4:	003fb206 	br	11ec0 <__alt_data_end+0xf0011ec0>
   11ff8:	00804034 	movhi	r2,256
   11ffc:	10bfffc4 	addi	r2,r2,-1
   12000:	11808836 	bltu	r2,r6,12224 <__udivdi3+0x51c>
   12004:	00800404 	movi	r2,16
   12008:	003f5606 	br	11d64 <__alt_data_end+0xf0011d64>
   1200c:	30aed83a 	srl	r23,r6,r2
   12010:	3d4e983a 	sll	r7,r7,r21
   12014:	80acd83a 	srl	r22,r16,r2
   12018:	9884d83a 	srl	r2,r19,r2
   1201c:	3deeb03a 	or	r23,r7,r23
   12020:	b824d43a 	srli	r18,r23,16
   12024:	8560983a 	sll	r16,r16,r21
   12028:	b009883a 	mov	r4,r22
   1202c:	900b883a 	mov	r5,r18
   12030:	3568983a 	sll	r20,r6,r21
   12034:	1420b03a 	or	r16,r2,r16
   12038:	00085e00 	call	85e0 <__umodsi3>
   1203c:	b009883a 	mov	r4,r22
   12040:	900b883a 	mov	r5,r18
   12044:	1023883a 	mov	r17,r2
   12048:	000857c0 	call	857c <__udivsi3>
   1204c:	8808943a 	slli	r4,r17,16
   12050:	bf3fffcc 	andi	fp,r23,65535
   12054:	8006d43a 	srli	r3,r16,16
   12058:	e0a3383a 	mul	r17,fp,r2
   1205c:	100d883a 	mov	r6,r2
   12060:	1906b03a 	or	r3,r3,r4
   12064:	1c40042e 	bgeu	r3,r17,12078 <__udivdi3+0x370>
   12068:	1dc7883a 	add	r3,r3,r23
   1206c:	10bfffc4 	addi	r2,r2,-1
   12070:	1dc0752e 	bgeu	r3,r23,12248 <__udivdi3+0x540>
   12074:	100d883a 	mov	r6,r2
   12078:	1c63c83a 	sub	r17,r3,r17
   1207c:	900b883a 	mov	r5,r18
   12080:	8809883a 	mov	r4,r17
   12084:	d9800015 	stw	r6,0(sp)
   12088:	00085e00 	call	85e0 <__umodsi3>
   1208c:	102d883a 	mov	r22,r2
   12090:	8809883a 	mov	r4,r17
   12094:	900b883a 	mov	r5,r18
   12098:	000857c0 	call	857c <__udivsi3>
   1209c:	b02c943a 	slli	r22,r22,16
   120a0:	e089383a 	mul	r4,fp,r2
   120a4:	843fffcc 	andi	r16,r16,65535
   120a8:	85a0b03a 	or	r16,r16,r22
   120ac:	d9800017 	ldw	r6,0(sp)
   120b0:	8100042e 	bgeu	r16,r4,120c4 <__udivdi3+0x3bc>
   120b4:	85e1883a 	add	r16,r16,r23
   120b8:	10ffffc4 	addi	r3,r2,-1
   120bc:	85c05e2e 	bgeu	r16,r23,12238 <__udivdi3+0x530>
   120c0:	1805883a 	mov	r2,r3
   120c4:	300c943a 	slli	r6,r6,16
   120c8:	a17fffcc 	andi	r5,r20,65535
   120cc:	a028d43a 	srli	r20,r20,16
   120d0:	3084b03a 	or	r2,r6,r2
   120d4:	10ffffcc 	andi	r3,r2,65535
   120d8:	100cd43a 	srli	r6,r2,16
   120dc:	194f383a 	mul	r7,r3,r5
   120e0:	1d07383a 	mul	r3,r3,r20
   120e4:	314b383a 	mul	r5,r6,r5
   120e8:	3810d43a 	srli	r8,r7,16
   120ec:	8121c83a 	sub	r16,r16,r4
   120f0:	1947883a 	add	r3,r3,r5
   120f4:	40c7883a 	add	r3,r8,r3
   120f8:	350d383a 	mul	r6,r6,r20
   120fc:	1940022e 	bgeu	r3,r5,12108 <__udivdi3+0x400>
   12100:	01000074 	movhi	r4,1
   12104:	310d883a 	add	r6,r6,r4
   12108:	1828d43a 	srli	r20,r3,16
   1210c:	a18d883a 	add	r6,r20,r6
   12110:	81803e36 	bltu	r16,r6,1220c <__udivdi3+0x504>
   12114:	81803826 	beq	r16,r6,121f8 <__udivdi3+0x4f0>
   12118:	0007883a 	mov	r3,zero
   1211c:	003fa206 	br	11fa8 <__alt_data_end+0xf0011fa8>
   12120:	88e2983a 	sll	r17,r17,r3
   12124:	80a8d83a 	srl	r20,r16,r2
   12128:	80e0983a 	sll	r16,r16,r3
   1212c:	882ad43a 	srli	r21,r17,16
   12130:	9884d83a 	srl	r2,r19,r2
   12134:	a009883a 	mov	r4,r20
   12138:	a80b883a 	mov	r5,r21
   1213c:	142eb03a 	or	r23,r2,r16
   12140:	98e4983a 	sll	r18,r19,r3
   12144:	00085e00 	call	85e0 <__umodsi3>
   12148:	a009883a 	mov	r4,r20
   1214c:	a80b883a 	mov	r5,r21
   12150:	1021883a 	mov	r16,r2
   12154:	000857c0 	call	857c <__udivsi3>
   12158:	1039883a 	mov	fp,r2
   1215c:	8d3fffcc 	andi	r20,r17,65535
   12160:	8020943a 	slli	r16,r16,16
   12164:	b804d43a 	srli	r2,r23,16
   12168:	a72d383a 	mul	r22,r20,fp
   1216c:	1404b03a 	or	r2,r2,r16
   12170:	1580062e 	bgeu	r2,r22,1218c <__udivdi3+0x484>
   12174:	1445883a 	add	r2,r2,r17
   12178:	e0ffffc4 	addi	r3,fp,-1
   1217c:	14403836 	bltu	r2,r17,12260 <__udivdi3+0x558>
   12180:	1580372e 	bgeu	r2,r22,12260 <__udivdi3+0x558>
   12184:	e73fff84 	addi	fp,fp,-2
   12188:	1445883a 	add	r2,r2,r17
   1218c:	15adc83a 	sub	r22,r2,r22
   12190:	a80b883a 	mov	r5,r21
   12194:	b009883a 	mov	r4,r22
   12198:	00085e00 	call	85e0 <__umodsi3>
   1219c:	1027883a 	mov	r19,r2
   121a0:	b009883a 	mov	r4,r22
   121a4:	a80b883a 	mov	r5,r21
   121a8:	000857c0 	call	857c <__udivsi3>
   121ac:	9826943a 	slli	r19,r19,16
   121b0:	a0a1383a 	mul	r16,r20,r2
   121b4:	b93fffcc 	andi	r4,r23,65535
   121b8:	24c8b03a 	or	r4,r4,r19
   121bc:	2400062e 	bgeu	r4,r16,121d8 <__udivdi3+0x4d0>
   121c0:	2449883a 	add	r4,r4,r17
   121c4:	10ffffc4 	addi	r3,r2,-1
   121c8:	24402336 	bltu	r4,r17,12258 <__udivdi3+0x550>
   121cc:	2400222e 	bgeu	r4,r16,12258 <__udivdi3+0x550>
   121d0:	10bfff84 	addi	r2,r2,-2
   121d4:	2449883a 	add	r4,r4,r17
   121d8:	e038943a 	slli	fp,fp,16
   121dc:	2421c83a 	sub	r16,r4,r16
   121e0:	e086b03a 	or	r3,fp,r2
   121e4:	003f4306 	br	11ef4 <__alt_data_end+0xf0011ef4>
   121e8:	2005883a 	mov	r2,r4
   121ec:	003f6906 	br	11f94 <__alt_data_end+0xf0011f94>
   121f0:	1805883a 	mov	r2,r3
   121f4:	003f0f06 	br	11e34 <__alt_data_end+0xf0011e34>
   121f8:	1806943a 	slli	r3,r3,16
   121fc:	9d66983a 	sll	r19,r19,r21
   12200:	39ffffcc 	andi	r7,r7,65535
   12204:	19c7883a 	add	r3,r3,r7
   12208:	98ffc32e 	bgeu	r19,r3,12118 <__alt_data_end+0xf0012118>
   1220c:	10bfffc4 	addi	r2,r2,-1
   12210:	003fc106 	br	12118 <__alt_data_end+0xf0012118>
   12214:	00800604 	movi	r2,24
   12218:	003f1106 	br	11e60 <__alt_data_end+0xf0011e60>
   1221c:	00800604 	movi	r2,24
   12220:	003f2706 	br	11ec0 <__alt_data_end+0xf0011ec0>
   12224:	00800604 	movi	r2,24
   12228:	003ece06 	br	11d64 <__alt_data_end+0xf0011d64>
   1222c:	0007883a 	mov	r3,zero
   12230:	00800044 	movi	r2,1
   12234:	003f5c06 	br	11fa8 <__alt_data_end+0xf0011fa8>
   12238:	813fa12e 	bgeu	r16,r4,120c0 <__alt_data_end+0xf00120c0>
   1223c:	10bfff84 	addi	r2,r2,-2
   12240:	85e1883a 	add	r16,r16,r23
   12244:	003f9f06 	br	120c4 <__alt_data_end+0xf00120c4>
   12248:	1c7f8a2e 	bgeu	r3,r17,12074 <__alt_data_end+0xf0012074>
   1224c:	31bfff84 	addi	r6,r6,-2
   12250:	1dc7883a 	add	r3,r3,r23
   12254:	003f8806 	br	12078 <__alt_data_end+0xf0012078>
   12258:	1805883a 	mov	r2,r3
   1225c:	003fde06 	br	121d8 <__alt_data_end+0xf00121d8>
   12260:	1839883a 	mov	fp,r3
   12264:	003fc906 	br	1218c <__alt_data_end+0xf001218c>
   12268:	b5bfff84 	addi	r22,r22,-2
   1226c:	2449883a 	add	r4,r4,r17
   12270:	003f3406 	br	11f44 <__alt_data_end+0xf0011f44>
   12274:	b5bfff84 	addi	r22,r22,-2
   12278:	1445883a 	add	r2,r2,r17
   1227c:	003edb06 	br	11dec <__alt_data_end+0xf0011dec>

00012280 <__umoddi3>:
   12280:	defff404 	addi	sp,sp,-48
   12284:	df000a15 	stw	fp,40(sp)
   12288:	dc400315 	stw	r17,12(sp)
   1228c:	dc000215 	stw	r16,8(sp)
   12290:	dfc00b15 	stw	ra,44(sp)
   12294:	ddc00915 	stw	r23,36(sp)
   12298:	dd800815 	stw	r22,32(sp)
   1229c:	dd400715 	stw	r21,28(sp)
   122a0:	dd000615 	stw	r20,24(sp)
   122a4:	dcc00515 	stw	r19,20(sp)
   122a8:	dc800415 	stw	r18,16(sp)
   122ac:	2021883a 	mov	r16,r4
   122b0:	2823883a 	mov	r17,r5
   122b4:	2839883a 	mov	fp,r5
   122b8:	38003c1e 	bne	r7,zero,123ac <__umoddi3+0x12c>
   122bc:	3027883a 	mov	r19,r6
   122c0:	2029883a 	mov	r20,r4
   122c4:	2980512e 	bgeu	r5,r6,1240c <__umoddi3+0x18c>
   122c8:	00bfffd4 	movui	r2,65535
   122cc:	11809a36 	bltu	r2,r6,12538 <__umoddi3+0x2b8>
   122d0:	01003fc4 	movi	r4,255
   122d4:	2189803a 	cmpltu	r4,r4,r6
   122d8:	200890fa 	slli	r4,r4,3
   122dc:	3104d83a 	srl	r2,r6,r4
   122e0:	00c20034 	movhi	r3,2048
   122e4:	18c05b84 	addi	r3,r3,366
   122e8:	1885883a 	add	r2,r3,r2
   122ec:	10c00003 	ldbu	r3,0(r2)
   122f0:	00800804 	movi	r2,32
   122f4:	1909883a 	add	r4,r3,r4
   122f8:	1125c83a 	sub	r18,r2,r4
   122fc:	90000526 	beq	r18,zero,12314 <__umoddi3+0x94>
   12300:	8ca2983a 	sll	r17,r17,r18
   12304:	8108d83a 	srl	r4,r16,r4
   12308:	34a6983a 	sll	r19,r6,r18
   1230c:	84a8983a 	sll	r20,r16,r18
   12310:	2478b03a 	or	fp,r4,r17
   12314:	982ed43a 	srli	r23,r19,16
   12318:	e009883a 	mov	r4,fp
   1231c:	9dbfffcc 	andi	r22,r19,65535
   12320:	b80b883a 	mov	r5,r23
   12324:	00085e00 	call	85e0 <__umodsi3>
   12328:	e009883a 	mov	r4,fp
   1232c:	b80b883a 	mov	r5,r23
   12330:	102b883a 	mov	r21,r2
   12334:	000857c0 	call	857c <__udivsi3>
   12338:	a806943a 	slli	r3,r21,16
   1233c:	a008d43a 	srli	r4,r20,16
   12340:	b085383a 	mul	r2,r22,r2
   12344:	20c8b03a 	or	r4,r4,r3
   12348:	2080032e 	bgeu	r4,r2,12358 <__umoddi3+0xd8>
   1234c:	24c9883a 	add	r4,r4,r19
   12350:	24c00136 	bltu	r4,r19,12358 <__umoddi3+0xd8>
   12354:	20811036 	bltu	r4,r2,12798 <__umoddi3+0x518>
   12358:	20abc83a 	sub	r21,r4,r2
   1235c:	b80b883a 	mov	r5,r23
   12360:	a809883a 	mov	r4,r21
   12364:	00085e00 	call	85e0 <__umodsi3>
   12368:	1023883a 	mov	r17,r2
   1236c:	b80b883a 	mov	r5,r23
   12370:	a809883a 	mov	r4,r21
   12374:	000857c0 	call	857c <__udivsi3>
   12378:	8822943a 	slli	r17,r17,16
   1237c:	b085383a 	mul	r2,r22,r2
   12380:	a0ffffcc 	andi	r3,r20,65535
   12384:	1c46b03a 	or	r3,r3,r17
   12388:	1880042e 	bgeu	r3,r2,1239c <__umoddi3+0x11c>
   1238c:	1cc7883a 	add	r3,r3,r19
   12390:	1cc00236 	bltu	r3,r19,1239c <__umoddi3+0x11c>
   12394:	1880012e 	bgeu	r3,r2,1239c <__umoddi3+0x11c>
   12398:	1cc7883a 	add	r3,r3,r19
   1239c:	1885c83a 	sub	r2,r3,r2
   123a0:	1484d83a 	srl	r2,r2,r18
   123a4:	0007883a 	mov	r3,zero
   123a8:	00004f06 	br	124e8 <__umoddi3+0x268>
   123ac:	29c04c36 	bltu	r5,r7,124e0 <__umoddi3+0x260>
   123b0:	00bfffd4 	movui	r2,65535
   123b4:	11c0582e 	bgeu	r2,r7,12518 <__umoddi3+0x298>
   123b8:	00804034 	movhi	r2,256
   123bc:	10bfffc4 	addi	r2,r2,-1
   123c0:	11c0e736 	bltu	r2,r7,12760 <__umoddi3+0x4e0>
   123c4:	01000404 	movi	r4,16
   123c8:	3904d83a 	srl	r2,r7,r4
   123cc:	00c20034 	movhi	r3,2048
   123d0:	18c05b84 	addi	r3,r3,366
   123d4:	1885883a 	add	r2,r3,r2
   123d8:	14c00003 	ldbu	r19,0(r2)
   123dc:	00c00804 	movi	r3,32
   123e0:	9927883a 	add	r19,r19,r4
   123e4:	1ce9c83a 	sub	r20,r3,r19
   123e8:	a000581e 	bne	r20,zero,1254c <__umoddi3+0x2cc>
   123ec:	3c400136 	bltu	r7,r17,123f4 <__umoddi3+0x174>
   123f0:	8180eb36 	bltu	r16,r6,127a0 <__umoddi3+0x520>
   123f4:	8185c83a 	sub	r2,r16,r6
   123f8:	89e3c83a 	sub	r17,r17,r7
   123fc:	8089803a 	cmpltu	r4,r16,r2
   12400:	8939c83a 	sub	fp,r17,r4
   12404:	e007883a 	mov	r3,fp
   12408:	00003706 	br	124e8 <__umoddi3+0x268>
   1240c:	3000041e 	bne	r6,zero,12420 <__umoddi3+0x1a0>
   12410:	000b883a 	mov	r5,zero
   12414:	01000044 	movi	r4,1
   12418:	000857c0 	call	857c <__udivsi3>
   1241c:	1027883a 	mov	r19,r2
   12420:	00bfffd4 	movui	r2,65535
   12424:	14c0402e 	bgeu	r2,r19,12528 <__umoddi3+0x2a8>
   12428:	00804034 	movhi	r2,256
   1242c:	10bfffc4 	addi	r2,r2,-1
   12430:	14c0cd36 	bltu	r2,r19,12768 <__umoddi3+0x4e8>
   12434:	00800404 	movi	r2,16
   12438:	9886d83a 	srl	r3,r19,r2
   1243c:	01020034 	movhi	r4,2048
   12440:	21005b84 	addi	r4,r4,366
   12444:	20c7883a 	add	r3,r4,r3
   12448:	18c00003 	ldbu	r3,0(r3)
   1244c:	1887883a 	add	r3,r3,r2
   12450:	00800804 	movi	r2,32
   12454:	10e5c83a 	sub	r18,r2,r3
   12458:	9000901e 	bne	r18,zero,1269c <__umoddi3+0x41c>
   1245c:	982cd43a 	srli	r22,r19,16
   12460:	8ce3c83a 	sub	r17,r17,r19
   12464:	9d7fffcc 	andi	r21,r19,65535
   12468:	b00b883a 	mov	r5,r22
   1246c:	8809883a 	mov	r4,r17
   12470:	00085e00 	call	85e0 <__umodsi3>
   12474:	8809883a 	mov	r4,r17
   12478:	b00b883a 	mov	r5,r22
   1247c:	1021883a 	mov	r16,r2
   12480:	000857c0 	call	857c <__udivsi3>
   12484:	8006943a 	slli	r3,r16,16
   12488:	a008d43a 	srli	r4,r20,16
   1248c:	1545383a 	mul	r2,r2,r21
   12490:	20c8b03a 	or	r4,r4,r3
   12494:	2080042e 	bgeu	r4,r2,124a8 <__umoddi3+0x228>
   12498:	24c9883a 	add	r4,r4,r19
   1249c:	24c00236 	bltu	r4,r19,124a8 <__umoddi3+0x228>
   124a0:	2080012e 	bgeu	r4,r2,124a8 <__umoddi3+0x228>
   124a4:	24c9883a 	add	r4,r4,r19
   124a8:	20a1c83a 	sub	r16,r4,r2
   124ac:	b00b883a 	mov	r5,r22
   124b0:	8009883a 	mov	r4,r16
   124b4:	00085e00 	call	85e0 <__umodsi3>
   124b8:	1023883a 	mov	r17,r2
   124bc:	b00b883a 	mov	r5,r22
   124c0:	8009883a 	mov	r4,r16
   124c4:	000857c0 	call	857c <__udivsi3>
   124c8:	8822943a 	slli	r17,r17,16
   124cc:	1545383a 	mul	r2,r2,r21
   124d0:	a53fffcc 	andi	r20,r20,65535
   124d4:	a446b03a 	or	r3,r20,r17
   124d8:	18bfb02e 	bgeu	r3,r2,1239c <__alt_data_end+0xf001239c>
   124dc:	003fab06 	br	1238c <__alt_data_end+0xf001238c>
   124e0:	2005883a 	mov	r2,r4
   124e4:	2807883a 	mov	r3,r5
   124e8:	dfc00b17 	ldw	ra,44(sp)
   124ec:	df000a17 	ldw	fp,40(sp)
   124f0:	ddc00917 	ldw	r23,36(sp)
   124f4:	dd800817 	ldw	r22,32(sp)
   124f8:	dd400717 	ldw	r21,28(sp)
   124fc:	dd000617 	ldw	r20,24(sp)
   12500:	dcc00517 	ldw	r19,20(sp)
   12504:	dc800417 	ldw	r18,16(sp)
   12508:	dc400317 	ldw	r17,12(sp)
   1250c:	dc000217 	ldw	r16,8(sp)
   12510:	dec00c04 	addi	sp,sp,48
   12514:	f800283a 	ret
   12518:	04c03fc4 	movi	r19,255
   1251c:	99c9803a 	cmpltu	r4,r19,r7
   12520:	200890fa 	slli	r4,r4,3
   12524:	003fa806 	br	123c8 <__alt_data_end+0xf00123c8>
   12528:	00803fc4 	movi	r2,255
   1252c:	14c5803a 	cmpltu	r2,r2,r19
   12530:	100490fa 	slli	r2,r2,3
   12534:	003fc006 	br	12438 <__alt_data_end+0xf0012438>
   12538:	00804034 	movhi	r2,256
   1253c:	10bfffc4 	addi	r2,r2,-1
   12540:	11808b36 	bltu	r2,r6,12770 <__umoddi3+0x4f0>
   12544:	01000404 	movi	r4,16
   12548:	003f6406 	br	122dc <__alt_data_end+0xf00122dc>
   1254c:	34c4d83a 	srl	r2,r6,r19
   12550:	3d0e983a 	sll	r7,r7,r20
   12554:	8cf8d83a 	srl	fp,r17,r19
   12558:	8d10983a 	sll	r8,r17,r20
   1255c:	38aab03a 	or	r21,r7,r2
   12560:	a82cd43a 	srli	r22,r21,16
   12564:	84e2d83a 	srl	r17,r16,r19
   12568:	e009883a 	mov	r4,fp
   1256c:	b00b883a 	mov	r5,r22
   12570:	8a22b03a 	or	r17,r17,r8
   12574:	3524983a 	sll	r18,r6,r20
   12578:	00085e00 	call	85e0 <__umodsi3>
   1257c:	e009883a 	mov	r4,fp
   12580:	b00b883a 	mov	r5,r22
   12584:	102f883a 	mov	r23,r2
   12588:	000857c0 	call	857c <__udivsi3>
   1258c:	100d883a 	mov	r6,r2
   12590:	b808943a 	slli	r4,r23,16
   12594:	aa3fffcc 	andi	r8,r21,65535
   12598:	8804d43a 	srli	r2,r17,16
   1259c:	41af383a 	mul	r23,r8,r6
   125a0:	8520983a 	sll	r16,r16,r20
   125a4:	1104b03a 	or	r2,r2,r4
   125a8:	15c0042e 	bgeu	r2,r23,125bc <__umoddi3+0x33c>
   125ac:	1545883a 	add	r2,r2,r21
   125b0:	30ffffc4 	addi	r3,r6,-1
   125b4:	1540742e 	bgeu	r2,r21,12788 <__umoddi3+0x508>
   125b8:	180d883a 	mov	r6,r3
   125bc:	15efc83a 	sub	r23,r2,r23
   125c0:	b00b883a 	mov	r5,r22
   125c4:	b809883a 	mov	r4,r23
   125c8:	d9800115 	stw	r6,4(sp)
   125cc:	da000015 	stw	r8,0(sp)
   125d0:	00085e00 	call	85e0 <__umodsi3>
   125d4:	b00b883a 	mov	r5,r22
   125d8:	b809883a 	mov	r4,r23
   125dc:	1039883a 	mov	fp,r2
   125e0:	000857c0 	call	857c <__udivsi3>
   125e4:	da000017 	ldw	r8,0(sp)
   125e8:	e038943a 	slli	fp,fp,16
   125ec:	100b883a 	mov	r5,r2
   125f0:	4089383a 	mul	r4,r8,r2
   125f4:	8a3fffcc 	andi	r8,r17,65535
   125f8:	4710b03a 	or	r8,r8,fp
   125fc:	d9800117 	ldw	r6,4(sp)
   12600:	4100042e 	bgeu	r8,r4,12614 <__umoddi3+0x394>
   12604:	4551883a 	add	r8,r8,r21
   12608:	10bfffc4 	addi	r2,r2,-1
   1260c:	45405a2e 	bgeu	r8,r21,12778 <__umoddi3+0x4f8>
   12610:	100b883a 	mov	r5,r2
   12614:	300c943a 	slli	r6,r6,16
   12618:	91ffffcc 	andi	r7,r18,65535
   1261c:	9004d43a 	srli	r2,r18,16
   12620:	314cb03a 	or	r6,r6,r5
   12624:	317fffcc 	andi	r5,r6,65535
   12628:	300cd43a 	srli	r6,r6,16
   1262c:	29d3383a 	mul	r9,r5,r7
   12630:	288b383a 	mul	r5,r5,r2
   12634:	31cf383a 	mul	r7,r6,r7
   12638:	4806d43a 	srli	r3,r9,16
   1263c:	4111c83a 	sub	r8,r8,r4
   12640:	29cb883a 	add	r5,r5,r7
   12644:	194b883a 	add	r5,r3,r5
   12648:	3085383a 	mul	r2,r6,r2
   1264c:	29c0022e 	bgeu	r5,r7,12658 <__umoddi3+0x3d8>
   12650:	00c00074 	movhi	r3,1
   12654:	10c5883a 	add	r2,r2,r3
   12658:	2808d43a 	srli	r4,r5,16
   1265c:	280a943a 	slli	r5,r5,16
   12660:	4a7fffcc 	andi	r9,r9,65535
   12664:	2085883a 	add	r2,r4,r2
   12668:	2a4b883a 	add	r5,r5,r9
   1266c:	40803636 	bltu	r8,r2,12748 <__umoddi3+0x4c8>
   12670:	40804d26 	beq	r8,r2,127a8 <__umoddi3+0x528>
   12674:	4089c83a 	sub	r4,r8,r2
   12678:	280f883a 	mov	r7,r5
   1267c:	81cfc83a 	sub	r7,r16,r7
   12680:	81c7803a 	cmpltu	r3,r16,r7
   12684:	20c7c83a 	sub	r3,r4,r3
   12688:	1cc4983a 	sll	r2,r3,r19
   1268c:	3d0ed83a 	srl	r7,r7,r20
   12690:	1d06d83a 	srl	r3,r3,r20
   12694:	11c4b03a 	or	r2,r2,r7
   12698:	003f9306 	br	124e8 <__alt_data_end+0xf00124e8>
   1269c:	9ca6983a 	sll	r19,r19,r18
   126a0:	88e8d83a 	srl	r20,r17,r3
   126a4:	80c4d83a 	srl	r2,r16,r3
   126a8:	982cd43a 	srli	r22,r19,16
   126ac:	8ca2983a 	sll	r17,r17,r18
   126b0:	a009883a 	mov	r4,r20
   126b4:	b00b883a 	mov	r5,r22
   126b8:	1478b03a 	or	fp,r2,r17
   126bc:	00085e00 	call	85e0 <__umodsi3>
   126c0:	a009883a 	mov	r4,r20
   126c4:	b00b883a 	mov	r5,r22
   126c8:	1023883a 	mov	r17,r2
   126cc:	000857c0 	call	857c <__udivsi3>
   126d0:	9d7fffcc 	andi	r21,r19,65535
   126d4:	880a943a 	slli	r5,r17,16
   126d8:	e008d43a 	srli	r4,fp,16
   126dc:	a885383a 	mul	r2,r21,r2
   126e0:	84a8983a 	sll	r20,r16,r18
   126e4:	2148b03a 	or	r4,r4,r5
   126e8:	2080042e 	bgeu	r4,r2,126fc <__umoddi3+0x47c>
   126ec:	24c9883a 	add	r4,r4,r19
   126f0:	24c00236 	bltu	r4,r19,126fc <__umoddi3+0x47c>
   126f4:	2080012e 	bgeu	r4,r2,126fc <__umoddi3+0x47c>
   126f8:	24c9883a 	add	r4,r4,r19
   126fc:	20a3c83a 	sub	r17,r4,r2
   12700:	b00b883a 	mov	r5,r22
   12704:	8809883a 	mov	r4,r17
   12708:	00085e00 	call	85e0 <__umodsi3>
   1270c:	102f883a 	mov	r23,r2
   12710:	8809883a 	mov	r4,r17
   12714:	b00b883a 	mov	r5,r22
   12718:	000857c0 	call	857c <__udivsi3>
   1271c:	b82e943a 	slli	r23,r23,16
   12720:	a885383a 	mul	r2,r21,r2
   12724:	e13fffcc 	andi	r4,fp,65535
   12728:	25c8b03a 	or	r4,r4,r23
   1272c:	2080042e 	bgeu	r4,r2,12740 <__umoddi3+0x4c0>
   12730:	24c9883a 	add	r4,r4,r19
   12734:	24c00236 	bltu	r4,r19,12740 <__umoddi3+0x4c0>
   12738:	2080012e 	bgeu	r4,r2,12740 <__umoddi3+0x4c0>
   1273c:	24c9883a 	add	r4,r4,r19
   12740:	20a3c83a 	sub	r17,r4,r2
   12744:	003f4806 	br	12468 <__alt_data_end+0xf0012468>
   12748:	2c8fc83a 	sub	r7,r5,r18
   1274c:	1545c83a 	sub	r2,r2,r21
   12750:	29cb803a 	cmpltu	r5,r5,r7
   12754:	1145c83a 	sub	r2,r2,r5
   12758:	4089c83a 	sub	r4,r8,r2
   1275c:	003fc706 	br	1267c <__alt_data_end+0xf001267c>
   12760:	01000604 	movi	r4,24
   12764:	003f1806 	br	123c8 <__alt_data_end+0xf00123c8>
   12768:	00800604 	movi	r2,24
   1276c:	003f3206 	br	12438 <__alt_data_end+0xf0012438>
   12770:	01000604 	movi	r4,24
   12774:	003ed906 	br	122dc <__alt_data_end+0xf00122dc>
   12778:	413fa52e 	bgeu	r8,r4,12610 <__alt_data_end+0xf0012610>
   1277c:	297fff84 	addi	r5,r5,-2
   12780:	4551883a 	add	r8,r8,r21
   12784:	003fa306 	br	12614 <__alt_data_end+0xf0012614>
   12788:	15ff8b2e 	bgeu	r2,r23,125b8 <__alt_data_end+0xf00125b8>
   1278c:	31bfff84 	addi	r6,r6,-2
   12790:	1545883a 	add	r2,r2,r21
   12794:	003f8906 	br	125bc <__alt_data_end+0xf00125bc>
   12798:	24c9883a 	add	r4,r4,r19
   1279c:	003eee06 	br	12358 <__alt_data_end+0xf0012358>
   127a0:	8005883a 	mov	r2,r16
   127a4:	003f1706 	br	12404 <__alt_data_end+0xf0012404>
   127a8:	817fe736 	bltu	r16,r5,12748 <__alt_data_end+0xf0012748>
   127ac:	280f883a 	mov	r7,r5
   127b0:	0009883a 	mov	r4,zero
   127b4:	003fb106 	br	1267c <__alt_data_end+0xf001267c>

000127b8 <__eqdf2>:
   127b8:	2804d53a 	srli	r2,r5,20
   127bc:	3806d53a 	srli	r3,r7,20
   127c0:	02000434 	movhi	r8,16
   127c4:	423fffc4 	addi	r8,r8,-1
   127c8:	1081ffcc 	andi	r2,r2,2047
   127cc:	0281ffc4 	movi	r10,2047
   127d0:	2a12703a 	and	r9,r5,r8
   127d4:	18c1ffcc 	andi	r3,r3,2047
   127d8:	3a10703a 	and	r8,r7,r8
   127dc:	280ad7fa 	srli	r5,r5,31
   127e0:	380ed7fa 	srli	r7,r7,31
   127e4:	12801026 	beq	r2,r10,12828 <__eqdf2+0x70>
   127e8:	0281ffc4 	movi	r10,2047
   127ec:	1a800a26 	beq	r3,r10,12818 <__eqdf2+0x60>
   127f0:	10c00226 	beq	r2,r3,127fc <__eqdf2+0x44>
   127f4:	00800044 	movi	r2,1
   127f8:	f800283a 	ret
   127fc:	4a3ffd1e 	bne	r9,r8,127f4 <__alt_data_end+0xf00127f4>
   12800:	21bffc1e 	bne	r4,r6,127f4 <__alt_data_end+0xf00127f4>
   12804:	29c00c26 	beq	r5,r7,12838 <__eqdf2+0x80>
   12808:	103ffa1e 	bne	r2,zero,127f4 <__alt_data_end+0xf00127f4>
   1280c:	2244b03a 	or	r2,r4,r9
   12810:	1004c03a 	cmpne	r2,r2,zero
   12814:	f800283a 	ret
   12818:	3214b03a 	or	r10,r6,r8
   1281c:	503ff426 	beq	r10,zero,127f0 <__alt_data_end+0xf00127f0>
   12820:	00800044 	movi	r2,1
   12824:	f800283a 	ret
   12828:	2254b03a 	or	r10,r4,r9
   1282c:	503fee26 	beq	r10,zero,127e8 <__alt_data_end+0xf00127e8>
   12830:	00800044 	movi	r2,1
   12834:	f800283a 	ret
   12838:	0005883a 	mov	r2,zero
   1283c:	f800283a 	ret

00012840 <__ledf2>:
   12840:	2804d53a 	srli	r2,r5,20
   12844:	3810d53a 	srli	r8,r7,20
   12848:	00c00434 	movhi	r3,16
   1284c:	18ffffc4 	addi	r3,r3,-1
   12850:	1081ffcc 	andi	r2,r2,2047
   12854:	0241ffc4 	movi	r9,2047
   12858:	28d4703a 	and	r10,r5,r3
   1285c:	4201ffcc 	andi	r8,r8,2047
   12860:	38c6703a 	and	r3,r7,r3
   12864:	280ad7fa 	srli	r5,r5,31
   12868:	380ed7fa 	srli	r7,r7,31
   1286c:	12401f26 	beq	r2,r9,128ec <__ledf2+0xac>
   12870:	0241ffc4 	movi	r9,2047
   12874:	42401426 	beq	r8,r9,128c8 <__ledf2+0x88>
   12878:	1000091e 	bne	r2,zero,128a0 <__ledf2+0x60>
   1287c:	2296b03a 	or	r11,r4,r10
   12880:	5813003a 	cmpeq	r9,r11,zero
   12884:	29403fcc 	andi	r5,r5,255
   12888:	40000a1e 	bne	r8,zero,128b4 <__ledf2+0x74>
   1288c:	30d8b03a 	or	r12,r6,r3
   12890:	6000081e 	bne	r12,zero,128b4 <__ledf2+0x74>
   12894:	0005883a 	mov	r2,zero
   12898:	5800111e 	bne	r11,zero,128e0 <__ledf2+0xa0>
   1289c:	f800283a 	ret
   128a0:	29403fcc 	andi	r5,r5,255
   128a4:	40000c1e 	bne	r8,zero,128d8 <__ledf2+0x98>
   128a8:	30d2b03a 	or	r9,r6,r3
   128ac:	48000c26 	beq	r9,zero,128e0 <__ledf2+0xa0>
   128b0:	0013883a 	mov	r9,zero
   128b4:	39c03fcc 	andi	r7,r7,255
   128b8:	48000826 	beq	r9,zero,128dc <__ledf2+0x9c>
   128bc:	38001126 	beq	r7,zero,12904 <__ledf2+0xc4>
   128c0:	00800044 	movi	r2,1
   128c4:	f800283a 	ret
   128c8:	30d2b03a 	or	r9,r6,r3
   128cc:	483fea26 	beq	r9,zero,12878 <__alt_data_end+0xf0012878>
   128d0:	00800084 	movi	r2,2
   128d4:	f800283a 	ret
   128d8:	39c03fcc 	andi	r7,r7,255
   128dc:	39400726 	beq	r7,r5,128fc <__ledf2+0xbc>
   128e0:	2800081e 	bne	r5,zero,12904 <__ledf2+0xc4>
   128e4:	00800044 	movi	r2,1
   128e8:	f800283a 	ret
   128ec:	2292b03a 	or	r9,r4,r10
   128f0:	483fdf26 	beq	r9,zero,12870 <__alt_data_end+0xf0012870>
   128f4:	00800084 	movi	r2,2
   128f8:	f800283a 	ret
   128fc:	4080030e 	bge	r8,r2,1290c <__ledf2+0xcc>
   12900:	383fef26 	beq	r7,zero,128c0 <__alt_data_end+0xf00128c0>
   12904:	00bfffc4 	movi	r2,-1
   12908:	f800283a 	ret
   1290c:	123feb16 	blt	r2,r8,128bc <__alt_data_end+0xf00128bc>
   12910:	1abff336 	bltu	r3,r10,128e0 <__alt_data_end+0xf00128e0>
   12914:	50c00326 	beq	r10,r3,12924 <__ledf2+0xe4>
   12918:	50c0042e 	bgeu	r10,r3,1292c <__ledf2+0xec>
   1291c:	283fe81e 	bne	r5,zero,128c0 <__alt_data_end+0xf00128c0>
   12920:	003ff806 	br	12904 <__alt_data_end+0xf0012904>
   12924:	313fee36 	bltu	r6,r4,128e0 <__alt_data_end+0xf00128e0>
   12928:	21bffc36 	bltu	r4,r6,1291c <__alt_data_end+0xf001291c>
   1292c:	0005883a 	mov	r2,zero
   12930:	f800283a 	ret

00012934 <__floatunsidf>:
   12934:	defffe04 	addi	sp,sp,-8
   12938:	dc000015 	stw	r16,0(sp)
   1293c:	dfc00115 	stw	ra,4(sp)
   12940:	2021883a 	mov	r16,r4
   12944:	20002226 	beq	r4,zero,129d0 <__floatunsidf+0x9c>
   12948:	00084200 	call	8420 <__clzsi2>
   1294c:	01010784 	movi	r4,1054
   12950:	2089c83a 	sub	r4,r4,r2
   12954:	01810cc4 	movi	r6,1075
   12958:	310dc83a 	sub	r6,r6,r4
   1295c:	00c007c4 	movi	r3,31
   12960:	1980120e 	bge	r3,r6,129ac <__floatunsidf+0x78>
   12964:	00c104c4 	movi	r3,1043
   12968:	1907c83a 	sub	r3,r3,r4
   1296c:	80ca983a 	sll	r5,r16,r3
   12970:	00800434 	movhi	r2,16
   12974:	10bfffc4 	addi	r2,r2,-1
   12978:	2101ffcc 	andi	r4,r4,2047
   1297c:	0021883a 	mov	r16,zero
   12980:	288a703a 	and	r5,r5,r2
   12984:	2008953a 	slli	r4,r4,20
   12988:	00c00434 	movhi	r3,16
   1298c:	18ffffc4 	addi	r3,r3,-1
   12990:	28c6703a 	and	r3,r5,r3
   12994:	8005883a 	mov	r2,r16
   12998:	1906b03a 	or	r3,r3,r4
   1299c:	dfc00117 	ldw	ra,4(sp)
   129a0:	dc000017 	ldw	r16,0(sp)
   129a4:	dec00204 	addi	sp,sp,8
   129a8:	f800283a 	ret
   129ac:	00c002c4 	movi	r3,11
   129b0:	188bc83a 	sub	r5,r3,r2
   129b4:	814ad83a 	srl	r5,r16,r5
   129b8:	00c00434 	movhi	r3,16
   129bc:	18ffffc4 	addi	r3,r3,-1
   129c0:	81a0983a 	sll	r16,r16,r6
   129c4:	2101ffcc 	andi	r4,r4,2047
   129c8:	28ca703a 	and	r5,r5,r3
   129cc:	003fed06 	br	12984 <__alt_data_end+0xf0012984>
   129d0:	0009883a 	mov	r4,zero
   129d4:	000b883a 	mov	r5,zero
   129d8:	003fea06 	br	12984 <__alt_data_end+0xf0012984>

000129dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   129dc:	defffe04 	addi	sp,sp,-8
   129e0:	dfc00115 	stw	ra,4(sp)
   129e4:	df000015 	stw	fp,0(sp)
   129e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   129ec:	d0a01317 	ldw	r2,-32692(gp)
   129f0:	10000326 	beq	r2,zero,12a00 <alt_get_errno+0x24>
   129f4:	d0a01317 	ldw	r2,-32692(gp)
   129f8:	103ee83a 	callr	r2
   129fc:	00000106 	br	12a04 <alt_get_errno+0x28>
   12a00:	d0a04a04 	addi	r2,gp,-32472
}
   12a04:	e037883a 	mov	sp,fp
   12a08:	dfc00117 	ldw	ra,4(sp)
   12a0c:	df000017 	ldw	fp,0(sp)
   12a10:	dec00204 	addi	sp,sp,8
   12a14:	f800283a 	ret

00012a18 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12a18:	defffb04 	addi	sp,sp,-20
   12a1c:	dfc00415 	stw	ra,16(sp)
   12a20:	df000315 	stw	fp,12(sp)
   12a24:	df000304 	addi	fp,sp,12
   12a28:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   12a2c:	e0bfff17 	ldw	r2,-4(fp)
   12a30:	10000616 	blt	r2,zero,12a4c <close+0x34>
   12a34:	e0bfff17 	ldw	r2,-4(fp)
   12a38:	10c00324 	muli	r3,r2,12
   12a3c:	00820034 	movhi	r2,2048
   12a40:	10841c04 	addi	r2,r2,4208
   12a44:	1885883a 	add	r2,r3,r2
   12a48:	00000106 	br	12a50 <close+0x38>
   12a4c:	0005883a 	mov	r2,zero
   12a50:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12a54:	e0bffd17 	ldw	r2,-12(fp)
   12a58:	10001926 	beq	r2,zero,12ac0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   12a5c:	e0bffd17 	ldw	r2,-12(fp)
   12a60:	10800017 	ldw	r2,0(r2)
   12a64:	10800417 	ldw	r2,16(r2)
   12a68:	10000626 	beq	r2,zero,12a84 <close+0x6c>
   12a6c:	e0bffd17 	ldw	r2,-12(fp)
   12a70:	10800017 	ldw	r2,0(r2)
   12a74:	10800417 	ldw	r2,16(r2)
   12a78:	e13ffd17 	ldw	r4,-12(fp)
   12a7c:	103ee83a 	callr	r2
   12a80:	00000106 	br	12a88 <close+0x70>
   12a84:	0005883a 	mov	r2,zero
   12a88:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   12a8c:	e13fff17 	ldw	r4,-4(fp)
   12a90:	0012fec0 	call	12fec <alt_release_fd>
    if (rval < 0)
   12a94:	e0bffe17 	ldw	r2,-8(fp)
   12a98:	1000070e 	bge	r2,zero,12ab8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   12a9c:	00129dc0 	call	129dc <alt_get_errno>
   12aa0:	1007883a 	mov	r3,r2
   12aa4:	e0bffe17 	ldw	r2,-8(fp)
   12aa8:	0085c83a 	sub	r2,zero,r2
   12aac:	18800015 	stw	r2,0(r3)
      return -1;
   12ab0:	00bfffc4 	movi	r2,-1
   12ab4:	00000706 	br	12ad4 <close+0xbc>
    }
    return 0;
   12ab8:	0005883a 	mov	r2,zero
   12abc:	00000506 	br	12ad4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12ac0:	00129dc0 	call	129dc <alt_get_errno>
   12ac4:	1007883a 	mov	r3,r2
   12ac8:	00801444 	movi	r2,81
   12acc:	18800015 	stw	r2,0(r3)
    return -1;
   12ad0:	00bfffc4 	movi	r2,-1
  }
}
   12ad4:	e037883a 	mov	sp,fp
   12ad8:	dfc00117 	ldw	ra,4(sp)
   12adc:	df000017 	ldw	fp,0(sp)
   12ae0:	dec00204 	addi	sp,sp,8
   12ae4:	f800283a 	ret

00012ae8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12ae8:	defffc04 	addi	sp,sp,-16
   12aec:	df000315 	stw	fp,12(sp)
   12af0:	df000304 	addi	fp,sp,12
   12af4:	e13ffd15 	stw	r4,-12(fp)
   12af8:	e17ffe15 	stw	r5,-8(fp)
   12afc:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12b00:	e0bfff17 	ldw	r2,-4(fp)
}
   12b04:	e037883a 	mov	sp,fp
   12b08:	df000017 	ldw	fp,0(sp)
   12b0c:	dec00104 	addi	sp,sp,4
   12b10:	f800283a 	ret

00012b14 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12b14:	defffe04 	addi	sp,sp,-8
   12b18:	dfc00115 	stw	ra,4(sp)
   12b1c:	df000015 	stw	fp,0(sp)
   12b20:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12b24:	d0a01317 	ldw	r2,-32692(gp)
   12b28:	10000326 	beq	r2,zero,12b38 <alt_get_errno+0x24>
   12b2c:	d0a01317 	ldw	r2,-32692(gp)
   12b30:	103ee83a 	callr	r2
   12b34:	00000106 	br	12b3c <alt_get_errno+0x28>
   12b38:	d0a04a04 	addi	r2,gp,-32472
}
   12b3c:	e037883a 	mov	sp,fp
   12b40:	dfc00117 	ldw	ra,4(sp)
   12b44:	df000017 	ldw	fp,0(sp)
   12b48:	dec00204 	addi	sp,sp,8
   12b4c:	f800283a 	ret

00012b50 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   12b50:	defffb04 	addi	sp,sp,-20
   12b54:	dfc00415 	stw	ra,16(sp)
   12b58:	df000315 	stw	fp,12(sp)
   12b5c:	df000304 	addi	fp,sp,12
   12b60:	e13ffe15 	stw	r4,-8(fp)
   12b64:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12b68:	e0bffe17 	ldw	r2,-8(fp)
   12b6c:	10000616 	blt	r2,zero,12b88 <fstat+0x38>
   12b70:	e0bffe17 	ldw	r2,-8(fp)
   12b74:	10c00324 	muli	r3,r2,12
   12b78:	00820034 	movhi	r2,2048
   12b7c:	10841c04 	addi	r2,r2,4208
   12b80:	1885883a 	add	r2,r3,r2
   12b84:	00000106 	br	12b8c <fstat+0x3c>
   12b88:	0005883a 	mov	r2,zero
   12b8c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   12b90:	e0bffd17 	ldw	r2,-12(fp)
   12b94:	10001026 	beq	r2,zero,12bd8 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   12b98:	e0bffd17 	ldw	r2,-12(fp)
   12b9c:	10800017 	ldw	r2,0(r2)
   12ba0:	10800817 	ldw	r2,32(r2)
   12ba4:	10000726 	beq	r2,zero,12bc4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   12ba8:	e0bffd17 	ldw	r2,-12(fp)
   12bac:	10800017 	ldw	r2,0(r2)
   12bb0:	10800817 	ldw	r2,32(r2)
   12bb4:	e17fff17 	ldw	r5,-4(fp)
   12bb8:	e13ffd17 	ldw	r4,-12(fp)
   12bbc:	103ee83a 	callr	r2
   12bc0:	00000a06 	br	12bec <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   12bc4:	e0bfff17 	ldw	r2,-4(fp)
   12bc8:	00c80004 	movi	r3,8192
   12bcc:	10c00115 	stw	r3,4(r2)
      return 0;
   12bd0:	0005883a 	mov	r2,zero
   12bd4:	00000506 	br	12bec <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12bd8:	0012b140 	call	12b14 <alt_get_errno>
   12bdc:	1007883a 	mov	r3,r2
   12be0:	00801444 	movi	r2,81
   12be4:	18800015 	stw	r2,0(r3)
    return -1;
   12be8:	00bfffc4 	movi	r2,-1
  }
}
   12bec:	e037883a 	mov	sp,fp
   12bf0:	dfc00117 	ldw	ra,4(sp)
   12bf4:	df000017 	ldw	fp,0(sp)
   12bf8:	dec00204 	addi	sp,sp,8
   12bfc:	f800283a 	ret

00012c00 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12c00:	defffe04 	addi	sp,sp,-8
   12c04:	dfc00115 	stw	ra,4(sp)
   12c08:	df000015 	stw	fp,0(sp)
   12c0c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12c10:	d0a01317 	ldw	r2,-32692(gp)
   12c14:	10000326 	beq	r2,zero,12c24 <alt_get_errno+0x24>
   12c18:	d0a01317 	ldw	r2,-32692(gp)
   12c1c:	103ee83a 	callr	r2
   12c20:	00000106 	br	12c28 <alt_get_errno+0x28>
   12c24:	d0a04a04 	addi	r2,gp,-32472
}
   12c28:	e037883a 	mov	sp,fp
   12c2c:	dfc00117 	ldw	ra,4(sp)
   12c30:	df000017 	ldw	fp,0(sp)
   12c34:	dec00204 	addi	sp,sp,8
   12c38:	f800283a 	ret

00012c3c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   12c3c:	deffed04 	addi	sp,sp,-76
   12c40:	dfc01215 	stw	ra,72(sp)
   12c44:	df001115 	stw	fp,68(sp)
   12c48:	df001104 	addi	fp,sp,68
   12c4c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12c50:	e0bfff17 	ldw	r2,-4(fp)
   12c54:	10000616 	blt	r2,zero,12c70 <isatty+0x34>
   12c58:	e0bfff17 	ldw	r2,-4(fp)
   12c5c:	10c00324 	muli	r3,r2,12
   12c60:	00820034 	movhi	r2,2048
   12c64:	10841c04 	addi	r2,r2,4208
   12c68:	1885883a 	add	r2,r3,r2
   12c6c:	00000106 	br	12c74 <isatty+0x38>
   12c70:	0005883a 	mov	r2,zero
   12c74:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   12c78:	e0bfef17 	ldw	r2,-68(fp)
   12c7c:	10000e26 	beq	r2,zero,12cb8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   12c80:	e0bfef17 	ldw	r2,-68(fp)
   12c84:	10800017 	ldw	r2,0(r2)
   12c88:	10800817 	ldw	r2,32(r2)
   12c8c:	1000021e 	bne	r2,zero,12c98 <isatty+0x5c>
    {
      return 1;
   12c90:	00800044 	movi	r2,1
   12c94:	00000d06 	br	12ccc <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   12c98:	e0bff004 	addi	r2,fp,-64
   12c9c:	100b883a 	mov	r5,r2
   12ca0:	e13fff17 	ldw	r4,-4(fp)
   12ca4:	0012b500 	call	12b50 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   12ca8:	e0bff117 	ldw	r2,-60(fp)
   12cac:	10880020 	cmpeqi	r2,r2,8192
   12cb0:	10803fcc 	andi	r2,r2,255
   12cb4:	00000506 	br	12ccc <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12cb8:	0012c000 	call	12c00 <alt_get_errno>
   12cbc:	1007883a 	mov	r3,r2
   12cc0:	00801444 	movi	r2,81
   12cc4:	18800015 	stw	r2,0(r3)
    return 0;
   12cc8:	0005883a 	mov	r2,zero
  }
}
   12ccc:	e037883a 	mov	sp,fp
   12cd0:	dfc00117 	ldw	ra,4(sp)
   12cd4:	df000017 	ldw	fp,0(sp)
   12cd8:	dec00204 	addi	sp,sp,8
   12cdc:	f800283a 	ret

00012ce0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12ce0:	defffe04 	addi	sp,sp,-8
   12ce4:	dfc00115 	stw	ra,4(sp)
   12ce8:	df000015 	stw	fp,0(sp)
   12cec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12cf0:	d0a01317 	ldw	r2,-32692(gp)
   12cf4:	10000326 	beq	r2,zero,12d04 <alt_get_errno+0x24>
   12cf8:	d0a01317 	ldw	r2,-32692(gp)
   12cfc:	103ee83a 	callr	r2
   12d00:	00000106 	br	12d08 <alt_get_errno+0x28>
   12d04:	d0a04a04 	addi	r2,gp,-32472
}
   12d08:	e037883a 	mov	sp,fp
   12d0c:	dfc00117 	ldw	ra,4(sp)
   12d10:	df000017 	ldw	fp,0(sp)
   12d14:	dec00204 	addi	sp,sp,8
   12d18:	f800283a 	ret

00012d1c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   12d1c:	defff904 	addi	sp,sp,-28
   12d20:	dfc00615 	stw	ra,24(sp)
   12d24:	df000515 	stw	fp,20(sp)
   12d28:	df000504 	addi	fp,sp,20
   12d2c:	e13ffd15 	stw	r4,-12(fp)
   12d30:	e17ffe15 	stw	r5,-8(fp)
   12d34:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   12d38:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12d3c:	e0bffd17 	ldw	r2,-12(fp)
   12d40:	10000616 	blt	r2,zero,12d5c <lseek+0x40>
   12d44:	e0bffd17 	ldw	r2,-12(fp)
   12d48:	10c00324 	muli	r3,r2,12
   12d4c:	00820034 	movhi	r2,2048
   12d50:	10841c04 	addi	r2,r2,4208
   12d54:	1885883a 	add	r2,r3,r2
   12d58:	00000106 	br	12d60 <lseek+0x44>
   12d5c:	0005883a 	mov	r2,zero
   12d60:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   12d64:	e0bffc17 	ldw	r2,-16(fp)
   12d68:	10001026 	beq	r2,zero,12dac <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   12d6c:	e0bffc17 	ldw	r2,-16(fp)
   12d70:	10800017 	ldw	r2,0(r2)
   12d74:	10800717 	ldw	r2,28(r2)
   12d78:	10000926 	beq	r2,zero,12da0 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   12d7c:	e0bffc17 	ldw	r2,-16(fp)
   12d80:	10800017 	ldw	r2,0(r2)
   12d84:	10800717 	ldw	r2,28(r2)
   12d88:	e1bfff17 	ldw	r6,-4(fp)
   12d8c:	e17ffe17 	ldw	r5,-8(fp)
   12d90:	e13ffc17 	ldw	r4,-16(fp)
   12d94:	103ee83a 	callr	r2
   12d98:	e0bffb15 	stw	r2,-20(fp)
   12d9c:	00000506 	br	12db4 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   12da0:	00bfde84 	movi	r2,-134
   12da4:	e0bffb15 	stw	r2,-20(fp)
   12da8:	00000206 	br	12db4 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   12dac:	00bfebc4 	movi	r2,-81
   12db0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   12db4:	e0bffb17 	ldw	r2,-20(fp)
   12db8:	1000070e 	bge	r2,zero,12dd8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   12dbc:	0012ce00 	call	12ce0 <alt_get_errno>
   12dc0:	1007883a 	mov	r3,r2
   12dc4:	e0bffb17 	ldw	r2,-20(fp)
   12dc8:	0085c83a 	sub	r2,zero,r2
   12dcc:	18800015 	stw	r2,0(r3)
    rc = -1;
   12dd0:	00bfffc4 	movi	r2,-1
   12dd4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   12dd8:	e0bffb17 	ldw	r2,-20(fp)
}
   12ddc:	e037883a 	mov	sp,fp
   12de0:	dfc00117 	ldw	ra,4(sp)
   12de4:	df000017 	ldw	fp,0(sp)
   12de8:	dec00204 	addi	sp,sp,8
   12dec:	f800283a 	ret

00012df0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   12df0:	defffd04 	addi	sp,sp,-12
   12df4:	dfc00215 	stw	ra,8(sp)
   12df8:	df000115 	stw	fp,4(sp)
   12dfc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   12e00:	0009883a 	mov	r4,zero
   12e04:	00132680 	call	13268 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   12e08:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   12e0c:	00132a00 	call	132a0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   12e10:	01820034 	movhi	r6,2048
   12e14:	31811204 	addi	r6,r6,1096
   12e18:	01420034 	movhi	r5,2048
   12e1c:	29411204 	addi	r5,r5,1096
   12e20:	01020034 	movhi	r4,2048
   12e24:	21011204 	addi	r4,r4,1096
   12e28:	00193680 	call	19368 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   12e2c:	00190980 	call	19098 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   12e30:	010000b4 	movhi	r4,2
   12e34:	21243e04 	addi	r4,r4,-28424
   12e38:	001a3c00 	call	1a3c0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   12e3c:	d0a04c17 	ldw	r2,-32464(gp)
   12e40:	d0e04d17 	ldw	r3,-32460(gp)
   12e44:	d1204e17 	ldw	r4,-32456(gp)
   12e48:	200d883a 	mov	r6,r4
   12e4c:	180b883a 	mov	r5,r3
   12e50:	1009883a 	mov	r4,r2
   12e54:	0005df80 	call	5df8 <main>
   12e58:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   12e5c:	01000044 	movi	r4,1
   12e60:	0012a180 	call	12a18 <close>
  exit (result);
   12e64:	e13fff17 	ldw	r4,-4(fp)
   12e68:	001a3d40 	call	1a3d4 <exit>

00012e6c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   12e6c:	defffe04 	addi	sp,sp,-8
   12e70:	df000115 	stw	fp,4(sp)
   12e74:	df000104 	addi	fp,sp,4
   12e78:	e13fff15 	stw	r4,-4(fp)
}
   12e7c:	0001883a 	nop
   12e80:	e037883a 	mov	sp,fp
   12e84:	df000017 	ldw	fp,0(sp)
   12e88:	dec00104 	addi	sp,sp,4
   12e8c:	f800283a 	ret

00012e90 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   12e90:	defffe04 	addi	sp,sp,-8
   12e94:	df000115 	stw	fp,4(sp)
   12e98:	df000104 	addi	fp,sp,4
   12e9c:	e13fff15 	stw	r4,-4(fp)
}
   12ea0:	0001883a 	nop
   12ea4:	e037883a 	mov	sp,fp
   12ea8:	df000017 	ldw	fp,0(sp)
   12eac:	dec00104 	addi	sp,sp,4
   12eb0:	f800283a 	ret

00012eb4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12eb4:	defffe04 	addi	sp,sp,-8
   12eb8:	dfc00115 	stw	ra,4(sp)
   12ebc:	df000015 	stw	fp,0(sp)
   12ec0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12ec4:	d0a01317 	ldw	r2,-32692(gp)
   12ec8:	10000326 	beq	r2,zero,12ed8 <alt_get_errno+0x24>
   12ecc:	d0a01317 	ldw	r2,-32692(gp)
   12ed0:	103ee83a 	callr	r2
   12ed4:	00000106 	br	12edc <alt_get_errno+0x28>
   12ed8:	d0a04a04 	addi	r2,gp,-32472
}
   12edc:	e037883a 	mov	sp,fp
   12ee0:	dfc00117 	ldw	ra,4(sp)
   12ee4:	df000017 	ldw	fp,0(sp)
   12ee8:	dec00204 	addi	sp,sp,8
   12eec:	f800283a 	ret

00012ef0 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   12ef0:	defff904 	addi	sp,sp,-28
   12ef4:	dfc00615 	stw	ra,24(sp)
   12ef8:	df000515 	stw	fp,20(sp)
   12efc:	df000504 	addi	fp,sp,20
   12f00:	e13ffd15 	stw	r4,-12(fp)
   12f04:	e17ffe15 	stw	r5,-8(fp)
   12f08:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12f0c:	e0bffd17 	ldw	r2,-12(fp)
   12f10:	10000616 	blt	r2,zero,12f2c <read+0x3c>
   12f14:	e0bffd17 	ldw	r2,-12(fp)
   12f18:	10c00324 	muli	r3,r2,12
   12f1c:	00820034 	movhi	r2,2048
   12f20:	10841c04 	addi	r2,r2,4208
   12f24:	1885883a 	add	r2,r3,r2
   12f28:	00000106 	br	12f30 <read+0x40>
   12f2c:	0005883a 	mov	r2,zero
   12f30:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12f34:	e0bffb17 	ldw	r2,-20(fp)
   12f38:	10002226 	beq	r2,zero,12fc4 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12f3c:	e0bffb17 	ldw	r2,-20(fp)
   12f40:	10800217 	ldw	r2,8(r2)
   12f44:	108000cc 	andi	r2,r2,3
   12f48:	10800060 	cmpeqi	r2,r2,1
   12f4c:	1000181e 	bne	r2,zero,12fb0 <read+0xc0>
        (fd->dev->read))
   12f50:	e0bffb17 	ldw	r2,-20(fp)
   12f54:	10800017 	ldw	r2,0(r2)
   12f58:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12f5c:	10001426 	beq	r2,zero,12fb0 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   12f60:	e0bffb17 	ldw	r2,-20(fp)
   12f64:	10800017 	ldw	r2,0(r2)
   12f68:	10800517 	ldw	r2,20(r2)
   12f6c:	e0ffff17 	ldw	r3,-4(fp)
   12f70:	180d883a 	mov	r6,r3
   12f74:	e17ffe17 	ldw	r5,-8(fp)
   12f78:	e13ffb17 	ldw	r4,-20(fp)
   12f7c:	103ee83a 	callr	r2
   12f80:	e0bffc15 	stw	r2,-16(fp)
   12f84:	e0bffc17 	ldw	r2,-16(fp)
   12f88:	1000070e 	bge	r2,zero,12fa8 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   12f8c:	0012eb40 	call	12eb4 <alt_get_errno>
   12f90:	1007883a 	mov	r3,r2
   12f94:	e0bffc17 	ldw	r2,-16(fp)
   12f98:	0085c83a 	sub	r2,zero,r2
   12f9c:	18800015 	stw	r2,0(r3)
          return -1;
   12fa0:	00bfffc4 	movi	r2,-1
   12fa4:	00000c06 	br	12fd8 <read+0xe8>
        }
        return rval;
   12fa8:	e0bffc17 	ldw	r2,-16(fp)
   12fac:	00000a06 	br	12fd8 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   12fb0:	0012eb40 	call	12eb4 <alt_get_errno>
   12fb4:	1007883a 	mov	r3,r2
   12fb8:	00800344 	movi	r2,13
   12fbc:	18800015 	stw	r2,0(r3)
   12fc0:	00000406 	br	12fd4 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   12fc4:	0012eb40 	call	12eb4 <alt_get_errno>
   12fc8:	1007883a 	mov	r3,r2
   12fcc:	00801444 	movi	r2,81
   12fd0:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12fd4:	00bfffc4 	movi	r2,-1
}
   12fd8:	e037883a 	mov	sp,fp
   12fdc:	dfc00117 	ldw	ra,4(sp)
   12fe0:	df000017 	ldw	fp,0(sp)
   12fe4:	dec00204 	addi	sp,sp,8
   12fe8:	f800283a 	ret

00012fec <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   12fec:	defffe04 	addi	sp,sp,-8
   12ff0:	df000115 	stw	fp,4(sp)
   12ff4:	df000104 	addi	fp,sp,4
   12ff8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   12ffc:	e0bfff17 	ldw	r2,-4(fp)
   13000:	108000d0 	cmplti	r2,r2,3
   13004:	10000d1e 	bne	r2,zero,1303c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13008:	00820034 	movhi	r2,2048
   1300c:	10841c04 	addi	r2,r2,4208
   13010:	e0ffff17 	ldw	r3,-4(fp)
   13014:	18c00324 	muli	r3,r3,12
   13018:	10c5883a 	add	r2,r2,r3
   1301c:	10800204 	addi	r2,r2,8
   13020:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   13024:	00820034 	movhi	r2,2048
   13028:	10841c04 	addi	r2,r2,4208
   1302c:	e0ffff17 	ldw	r3,-4(fp)
   13030:	18c00324 	muli	r3,r3,12
   13034:	10c5883a 	add	r2,r2,r3
   13038:	10000015 	stw	zero,0(r2)
  }
}
   1303c:	0001883a 	nop
   13040:	e037883a 	mov	sp,fp
   13044:	df000017 	ldw	fp,0(sp)
   13048:	dec00104 	addi	sp,sp,4
   1304c:	f800283a 	ret

00013050 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   13050:	defff904 	addi	sp,sp,-28
   13054:	df000615 	stw	fp,24(sp)
   13058:	df000604 	addi	fp,sp,24
   1305c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13060:	0005303a 	rdctl	r2,status
   13064:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13068:	e0fffe17 	ldw	r3,-8(fp)
   1306c:	00bfff84 	movi	r2,-2
   13070:	1884703a 	and	r2,r3,r2
   13074:	1001703a 	wrctl	status,r2
  
  return context;
   13078:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   1307c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13080:	d0a01517 	ldw	r2,-32684(gp)
   13084:	10c000c4 	addi	r3,r2,3
   13088:	00bfff04 	movi	r2,-4
   1308c:	1884703a 	and	r2,r3,r2
   13090:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   13094:	d0e01517 	ldw	r3,-32684(gp)
   13098:	e0bfff17 	ldw	r2,-4(fp)
   1309c:	1887883a 	add	r3,r3,r2
   130a0:	00840034 	movhi	r2,4096
   130a4:	10800004 	addi	r2,r2,0
   130a8:	10c0062e 	bgeu	r2,r3,130c4 <sbrk+0x74>
   130ac:	e0bffb17 	ldw	r2,-20(fp)
   130b0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   130b4:	e0bffa17 	ldw	r2,-24(fp)
   130b8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   130bc:	00bfffc4 	movi	r2,-1
   130c0:	00000b06 	br	130f0 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   130c4:	d0a01517 	ldw	r2,-32684(gp)
   130c8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   130cc:	d0e01517 	ldw	r3,-32684(gp)
   130d0:	e0bfff17 	ldw	r2,-4(fp)
   130d4:	1885883a 	add	r2,r3,r2
   130d8:	d0a01515 	stw	r2,-32684(gp)
   130dc:	e0bffb17 	ldw	r2,-20(fp)
   130e0:	e0bffc15 	stw	r2,-16(fp)
   130e4:	e0bffc17 	ldw	r2,-16(fp)
   130e8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   130ec:	e0bffd17 	ldw	r2,-12(fp)
} 
   130f0:	e037883a 	mov	sp,fp
   130f4:	df000017 	ldw	fp,0(sp)
   130f8:	dec00104 	addi	sp,sp,4
   130fc:	f800283a 	ret

00013100 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13100:	defffe04 	addi	sp,sp,-8
   13104:	dfc00115 	stw	ra,4(sp)
   13108:	df000015 	stw	fp,0(sp)
   1310c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13110:	d0a01317 	ldw	r2,-32692(gp)
   13114:	10000326 	beq	r2,zero,13124 <alt_get_errno+0x24>
   13118:	d0a01317 	ldw	r2,-32692(gp)
   1311c:	103ee83a 	callr	r2
   13120:	00000106 	br	13128 <alt_get_errno+0x28>
   13124:	d0a04a04 	addi	r2,gp,-32472
}
   13128:	e037883a 	mov	sp,fp
   1312c:	dfc00117 	ldw	ra,4(sp)
   13130:	df000017 	ldw	fp,0(sp)
   13134:	dec00204 	addi	sp,sp,8
   13138:	f800283a 	ret

0001313c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   1313c:	defff904 	addi	sp,sp,-28
   13140:	dfc00615 	stw	ra,24(sp)
   13144:	df000515 	stw	fp,20(sp)
   13148:	df000504 	addi	fp,sp,20
   1314c:	e13ffd15 	stw	r4,-12(fp)
   13150:	e17ffe15 	stw	r5,-8(fp)
   13154:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13158:	e0bffd17 	ldw	r2,-12(fp)
   1315c:	10000616 	blt	r2,zero,13178 <write+0x3c>
   13160:	e0bffd17 	ldw	r2,-12(fp)
   13164:	10c00324 	muli	r3,r2,12
   13168:	00820034 	movhi	r2,2048
   1316c:	10841c04 	addi	r2,r2,4208
   13170:	1885883a 	add	r2,r3,r2
   13174:	00000106 	br	1317c <write+0x40>
   13178:	0005883a 	mov	r2,zero
   1317c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13180:	e0bffb17 	ldw	r2,-20(fp)
   13184:	10002126 	beq	r2,zero,1320c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13188:	e0bffb17 	ldw	r2,-20(fp)
   1318c:	10800217 	ldw	r2,8(r2)
   13190:	108000cc 	andi	r2,r2,3
   13194:	10001826 	beq	r2,zero,131f8 <write+0xbc>
   13198:	e0bffb17 	ldw	r2,-20(fp)
   1319c:	10800017 	ldw	r2,0(r2)
   131a0:	10800617 	ldw	r2,24(r2)
   131a4:	10001426 	beq	r2,zero,131f8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   131a8:	e0bffb17 	ldw	r2,-20(fp)
   131ac:	10800017 	ldw	r2,0(r2)
   131b0:	10800617 	ldw	r2,24(r2)
   131b4:	e0ffff17 	ldw	r3,-4(fp)
   131b8:	180d883a 	mov	r6,r3
   131bc:	e17ffe17 	ldw	r5,-8(fp)
   131c0:	e13ffb17 	ldw	r4,-20(fp)
   131c4:	103ee83a 	callr	r2
   131c8:	e0bffc15 	stw	r2,-16(fp)
   131cc:	e0bffc17 	ldw	r2,-16(fp)
   131d0:	1000070e 	bge	r2,zero,131f0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   131d4:	00131000 	call	13100 <alt_get_errno>
   131d8:	1007883a 	mov	r3,r2
   131dc:	e0bffc17 	ldw	r2,-16(fp)
   131e0:	0085c83a 	sub	r2,zero,r2
   131e4:	18800015 	stw	r2,0(r3)
        return -1;
   131e8:	00bfffc4 	movi	r2,-1
   131ec:	00000c06 	br	13220 <write+0xe4>
      }
      return rval;
   131f0:	e0bffc17 	ldw	r2,-16(fp)
   131f4:	00000a06 	br	13220 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   131f8:	00131000 	call	13100 <alt_get_errno>
   131fc:	1007883a 	mov	r3,r2
   13200:	00800344 	movi	r2,13
   13204:	18800015 	stw	r2,0(r3)
   13208:	00000406 	br	1321c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   1320c:	00131000 	call	13100 <alt_get_errno>
   13210:	1007883a 	mov	r3,r2
   13214:	00801444 	movi	r2,81
   13218:	18800015 	stw	r2,0(r3)
  }
  return -1;
   1321c:	00bfffc4 	movi	r2,-1
}
   13220:	e037883a 	mov	sp,fp
   13224:	dfc00117 	ldw	ra,4(sp)
   13228:	df000017 	ldw	fp,0(sp)
   1322c:	dec00204 	addi	sp,sp,8
   13230:	f800283a 	ret

00013234 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   13234:	defffd04 	addi	sp,sp,-12
   13238:	dfc00215 	stw	ra,8(sp)
   1323c:	df000115 	stw	fp,4(sp)
   13240:	df000104 	addi	fp,sp,4
   13244:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13248:	d1601004 	addi	r5,gp,-32704
   1324c:	e13fff17 	ldw	r4,-4(fp)
   13250:	0018ff40 	call	18ff4 <alt_dev_llist_insert>
}
   13254:	e037883a 	mov	sp,fp
   13258:	dfc00117 	ldw	ra,4(sp)
   1325c:	df000017 	ldw	fp,0(sp)
   13260:	dec00204 	addi	sp,sp,8
   13264:	f800283a 	ret

00013268 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13268:	defffd04 	addi	sp,sp,-12
   1326c:	dfc00215 	stw	ra,8(sp)
   13270:	df000115 	stw	fp,4(sp)
   13274:	df000104 	addi	fp,sp,4
   13278:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   1327c:	001980c0 	call	1980c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13280:	00800044 	movi	r2,1
   13284:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13288:	0001883a 	nop
   1328c:	e037883a 	mov	sp,fp
   13290:	dfc00117 	ldw	ra,4(sp)
   13294:	df000017 	ldw	fp,0(sp)
   13298:	dec00204 	addi	sp,sp,8
   1329c:	f800283a 	ret

000132a0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   132a0:	defffd04 	addi	sp,sp,-12
   132a4:	dfc00215 	stw	ra,8(sp)
   132a8:	df000115 	stw	fp,4(sp)
   132ac:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   132b0:	01c0fa04 	movi	r7,1000
   132b4:	000d883a 	mov	r6,zero
   132b8:	000b883a 	mov	r5,zero
   132bc:	01000134 	movhi	r4,4
   132c0:	210c1004 	addi	r4,r4,12352
   132c4:	0016c880 	call	16c88 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   132c8:	01020034 	movhi	r4,2048
   132cc:	21047c04 	addi	r4,r4,4592
   132d0:	00136280 	call	13628 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   132d4:	01800144 	movi	r6,5
   132d8:	000b883a 	mov	r5,zero
   132dc:	01020034 	movhi	r4,2048
   132e0:	2104bd04 	addi	r4,r4,4852
   132e4:	00154380 	call	15438 <altera_avalon_jtag_uart_init>
   132e8:	01020034 	movhi	r4,2048
   132ec:	2104b304 	addi	r4,r4,4812
   132f0:	00132340 	call	13234 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   132f4:	01020034 	movhi	r4,2048
   132f8:	2108d504 	addi	r4,r4,9044
   132fc:	0016a7c0 	call	16a7c <altera_avalon_lcd_16207_init>
   13300:	01020034 	movhi	r4,2048
   13304:	2108cb04 	addi	r4,r4,9004
   13308:	00132340 	call	13234 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   1330c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13310:	018000c4 	movi	r6,3
   13314:	000b883a 	mov	r5,zero
   13318:	01020034 	movhi	r4,2048
   1331c:	21091d04 	addi	r4,r4,9332
   13320:	0016e0c0 	call	16e0c <altera_avalon_uart_init>
   13324:	01020034 	movhi	r4,2048
   13328:	21091304 	addi	r4,r4,9292
   1332c:	00132340 	call	13234 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13330:	01020034 	movhi	r4,2048
   13334:	21094404 	addi	r4,r4,9488
   13338:	00176f80 	call	176f8 <alt_up_ps2_init>
   1333c:	01020034 	movhi	r4,2048
   13340:	21094404 	addi	r4,r4,9488
   13344:	00132340 	call	13234 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13348:	00820034 	movhi	r2,2048
   1334c:	10895204 	addi	r2,r2,9544
   13350:	10800a17 	ldw	r2,40(r2)
   13354:	10800104 	addi	r2,r2,4
   13358:	10800017 	ldw	r2,0(r2)
   1335c:	10ffffcc 	andi	r3,r2,65535
   13360:	00820034 	movhi	r2,2048
   13364:	10895204 	addi	r2,r2,9544
   13368:	10c00c15 	stw	r3,48(r2)
   1336c:	00820034 	movhi	r2,2048
   13370:	10895204 	addi	r2,r2,9544
   13374:	10800a17 	ldw	r2,40(r2)
   13378:	10800104 	addi	r2,r2,4
   1337c:	10800017 	ldw	r2,0(r2)
   13380:	1006d43a 	srli	r3,r2,16
   13384:	00820034 	movhi	r2,2048
   13388:	10895204 	addi	r2,r2,9544
   1338c:	10c00d15 	stw	r3,52(r2)
   13390:	00820034 	movhi	r2,2048
   13394:	10895204 	addi	r2,r2,9544
   13398:	10800c17 	ldw	r2,48(r2)
   1339c:	10801068 	cmpgeui	r2,r2,65
   133a0:	1000081e 	bne	r2,zero,133c4 <alt_sys_init+0x124>
   133a4:	00820034 	movhi	r2,2048
   133a8:	10895204 	addi	r2,r2,9544
   133ac:	00c00fc4 	movi	r3,63
   133b0:	10c00f15 	stw	r3,60(r2)
   133b4:	00820034 	movhi	r2,2048
   133b8:	10895204 	addi	r2,r2,9544
   133bc:	00c00184 	movi	r3,6
   133c0:	10c01015 	stw	r3,64(r2)
   133c4:	00820034 	movhi	r2,2048
   133c8:	10895204 	addi	r2,r2,9544
   133cc:	10800d17 	ldw	r2,52(r2)
   133d0:	10800868 	cmpgeui	r2,r2,33
   133d4:	1000041e 	bne	r2,zero,133e8 <alt_sys_init+0x148>
   133d8:	00820034 	movhi	r2,2048
   133dc:	10895204 	addi	r2,r2,9544
   133e0:	00c007c4 	movi	r3,31
   133e4:	10c01115 	stw	r3,68(r2)
   133e8:	01020034 	movhi	r4,2048
   133ec:	21095204 	addi	r4,r4,9544
   133f0:	0017c800 	call	17c80 <alt_up_char_buffer_init>
   133f4:	01020034 	movhi	r4,2048
   133f8:	21095204 	addi	r4,r4,9544
   133fc:	00132340 	call	13234 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13400:	00820034 	movhi	r2,2048
   13404:	10896404 	addi	r2,r2,9616
   13408:	10800a17 	ldw	r2,40(r2)
   1340c:	10800017 	ldw	r2,0(r2)
   13410:	1007883a 	mov	r3,r2
   13414:	00820034 	movhi	r2,2048
   13418:	10896404 	addi	r2,r2,9616
   1341c:	10c00b15 	stw	r3,44(r2)
   13420:	00820034 	movhi	r2,2048
   13424:	10896404 	addi	r2,r2,9616
   13428:	10800a17 	ldw	r2,40(r2)
   1342c:	10800104 	addi	r2,r2,4
   13430:	10800017 	ldw	r2,0(r2)
   13434:	1007883a 	mov	r3,r2
   13438:	00820034 	movhi	r2,2048
   1343c:	10896404 	addi	r2,r2,9616
   13440:	10c00c15 	stw	r3,48(r2)
   13444:	00820034 	movhi	r2,2048
   13448:	10896404 	addi	r2,r2,9616
   1344c:	10800a17 	ldw	r2,40(r2)
   13450:	10800204 	addi	r2,r2,8
   13454:	10800017 	ldw	r2,0(r2)
   13458:	10ffffcc 	andi	r3,r2,65535
   1345c:	00820034 	movhi	r2,2048
   13460:	10896404 	addi	r2,r2,9616
   13464:	10c00f15 	stw	r3,60(r2)
   13468:	00820034 	movhi	r2,2048
   1346c:	10896404 	addi	r2,r2,9616
   13470:	10800a17 	ldw	r2,40(r2)
   13474:	10800204 	addi	r2,r2,8
   13478:	10800017 	ldw	r2,0(r2)
   1347c:	1006d43a 	srli	r3,r2,16
   13480:	00820034 	movhi	r2,2048
   13484:	10896404 	addi	r2,r2,9616
   13488:	10c01015 	stw	r3,64(r2)
   1348c:	00820034 	movhi	r2,2048
   13490:	10896404 	addi	r2,r2,9616
   13494:	10800a17 	ldw	r2,40(r2)
   13498:	10800304 	addi	r2,r2,12
   1349c:	10800017 	ldw	r2,0(r2)
   134a0:	1005d07a 	srai	r2,r2,1
   134a4:	10c0004c 	andi	r3,r2,1
   134a8:	00820034 	movhi	r2,2048
   134ac:	10896404 	addi	r2,r2,9616
   134b0:	10c00d15 	stw	r3,52(r2)
   134b4:	00820034 	movhi	r2,2048
   134b8:	10896404 	addi	r2,r2,9616
   134bc:	10800a17 	ldw	r2,40(r2)
   134c0:	10800304 	addi	r2,r2,12
   134c4:	10800017 	ldw	r2,0(r2)
   134c8:	1005d13a 	srai	r2,r2,4
   134cc:	10c003cc 	andi	r3,r2,15
   134d0:	00820034 	movhi	r2,2048
   134d4:	10896404 	addi	r2,r2,9616
   134d8:	10c00e15 	stw	r3,56(r2)
   134dc:	00820034 	movhi	r2,2048
   134e0:	10896404 	addi	r2,r2,9616
   134e4:	10800a17 	ldw	r2,40(r2)
   134e8:	10800304 	addi	r2,r2,12
   134ec:	10800017 	ldw	r2,0(r2)
   134f0:	1005d43a 	srai	r2,r2,16
   134f4:	e0bfff05 	stb	r2,-4(fp)
   134f8:	00820034 	movhi	r2,2048
   134fc:	10896404 	addi	r2,r2,9616
   13500:	10800a17 	ldw	r2,40(r2)
   13504:	10800304 	addi	r2,r2,12
   13508:	10800017 	ldw	r2,0(r2)
   1350c:	1004d63a 	srli	r2,r2,24
   13510:	e0bfff45 	stb	r2,-3(fp)
   13514:	00820034 	movhi	r2,2048
   13518:	10896404 	addi	r2,r2,9616
   1351c:	10800e17 	ldw	r2,56(r2)
   13520:	10800058 	cmpnei	r2,r2,1
   13524:	1000041e 	bne	r2,zero,13538 <alt_sys_init+0x298>
   13528:	00820034 	movhi	r2,2048
   1352c:	10896404 	addi	r2,r2,9616
   13530:	10001115 	stw	zero,68(r2)
   13534:	00000e06 	br	13570 <alt_sys_init+0x2d0>
   13538:	00820034 	movhi	r2,2048
   1353c:	10896404 	addi	r2,r2,9616
   13540:	10800e17 	ldw	r2,56(r2)
   13544:	10800098 	cmpnei	r2,r2,2
   13548:	1000051e 	bne	r2,zero,13560 <alt_sys_init+0x2c0>
   1354c:	00820034 	movhi	r2,2048
   13550:	10896404 	addi	r2,r2,9616
   13554:	00c00044 	movi	r3,1
   13558:	10c01115 	stw	r3,68(r2)
   1355c:	00000406 	br	13570 <alt_sys_init+0x2d0>
   13560:	00820034 	movhi	r2,2048
   13564:	10896404 	addi	r2,r2,9616
   13568:	00c00084 	movi	r3,2
   1356c:	10c01115 	stw	r3,68(r2)
   13570:	e0bfff03 	ldbu	r2,-4(fp)
   13574:	00c00804 	movi	r3,32
   13578:	1885c83a 	sub	r2,r3,r2
   1357c:	00ffffc4 	movi	r3,-1
   13580:	1886d83a 	srl	r3,r3,r2
   13584:	00820034 	movhi	r2,2048
   13588:	10896404 	addi	r2,r2,9616
   1358c:	10c01215 	stw	r3,72(r2)
   13590:	e0ffff03 	ldbu	r3,-4(fp)
   13594:	00820034 	movhi	r2,2048
   13598:	10896404 	addi	r2,r2,9616
   1359c:	10801117 	ldw	r2,68(r2)
   135a0:	1887883a 	add	r3,r3,r2
   135a4:	00820034 	movhi	r2,2048
   135a8:	10896404 	addi	r2,r2,9616
   135ac:	10c01315 	stw	r3,76(r2)
   135b0:	e0bfff43 	ldbu	r2,-3(fp)
   135b4:	00c00804 	movi	r3,32
   135b8:	1885c83a 	sub	r2,r3,r2
   135bc:	00ffffc4 	movi	r3,-1
   135c0:	1886d83a 	srl	r3,r3,r2
   135c4:	00820034 	movhi	r2,2048
   135c8:	10896404 	addi	r2,r2,9616
   135cc:	10c01415 	stw	r3,80(r2)
   135d0:	01020034 	movhi	r4,2048
   135d4:	21096404 	addi	r4,r4,9616
   135d8:	00132340 	call	13234 <alt_dev_reg>
}
   135dc:	0001883a 	nop
   135e0:	e037883a 	mov	sp,fp
   135e4:	dfc00117 	ldw	ra,4(sp)
   135e8:	df000017 	ldw	fp,0(sp)
   135ec:	dec00204 	addi	sp,sp,8
   135f0:	f800283a 	ret

000135f4 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   135f4:	defffd04 	addi	sp,sp,-12
   135f8:	dfc00215 	stw	ra,8(sp)
   135fc:	df000115 	stw	fp,4(sp)
   13600:	df000104 	addi	fp,sp,4
   13604:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13608:	d1601704 	addi	r5,gp,-32676
   1360c:	e13fff17 	ldw	r4,-4(fp)
   13610:	0018ff40 	call	18ff4 <alt_dev_llist_insert>
}
   13614:	e037883a 	mov	sp,fp
   13618:	dfc00117 	ldw	ra,4(sp)
   1361c:	df000017 	ldw	fp,0(sp)
   13620:	dec00204 	addi	sp,sp,8
   13624:	f800283a 	ret

00013628 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13628:	defffc04 	addi	sp,sp,-16
   1362c:	dfc00315 	stw	ra,12(sp)
   13630:	df000215 	stw	fp,8(sp)
   13634:	df000204 	addi	fp,sp,8
   13638:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1363c:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13640:	e13fff17 	ldw	r4,-4(fp)
   13644:	0014a8c0 	call	14a8c <alt_read_cfi_width>
   13648:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   1364c:	e0bffe17 	ldw	r2,-8(fp)
   13650:	1000031e 	bne	r2,zero,13660 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   13654:	e13fff17 	ldw	r4,-4(fp)
   13658:	00141e40 	call	141e4 <alt_set_flash_width_func>
   1365c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13660:	e0bffe17 	ldw	r2,-8(fp)
   13664:	1000031e 	bne	r2,zero,13674 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13668:	e13fff17 	ldw	r4,-4(fp)
   1366c:	00144c40 	call	144c4 <alt_read_cfi_table>
   13670:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   13674:	e0bffe17 	ldw	r2,-8(fp)
   13678:	1000031e 	bne	r2,zero,13688 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   1367c:	e13fff17 	ldw	r4,-4(fp)
   13680:	00143a80 	call	143a8 <alt_set_flash_algorithm_func>
   13684:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   13688:	e0bffe17 	ldw	r2,-8(fp)
   1368c:	1000041e 	bne	r2,zero,136a0 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   13690:	e0bfff17 	ldw	r2,-4(fp)
   13694:	1009883a 	mov	r4,r2
   13698:	00135f40 	call	135f4 <alt_flash_device_register>
   1369c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   136a0:	e0bffe17 	ldw	r2,-8(fp)
}
   136a4:	e037883a 	mov	sp,fp
   136a8:	dfc00117 	ldw	ra,4(sp)
   136ac:	df000017 	ldw	fp,0(sp)
   136b0:	dec00204 	addi	sp,sp,8
   136b4:	f800283a 	ret

000136b8 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   136b8:	defff104 	addi	sp,sp,-60
   136bc:	dfc00e15 	stw	ra,56(sp)
   136c0:	df000d15 	stw	fp,52(sp)
   136c4:	df000d04 	addi	fp,sp,52
   136c8:	e13ffc15 	stw	r4,-16(fp)
   136cc:	e17ffd15 	stw	r5,-12(fp)
   136d0:	e1bffe15 	stw	r6,-8(fp)
   136d4:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   136d8:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   136dc:	e0bfff17 	ldw	r2,-4(fp)
   136e0:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   136e4:	e0bffd17 	ldw	r2,-12(fp)
   136e8:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   136ec:	e0bffc17 	ldw	r2,-16(fp)
   136f0:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   136f4:	e03ff515 	stw	zero,-44(fp)
   136f8:	00008706 	br	13918 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   136fc:	e0fffa17 	ldw	r3,-24(fp)
   13700:	e0bff517 	ldw	r2,-44(fp)
   13704:	1004913a 	slli	r2,r2,4
   13708:	1885883a 	add	r2,r3,r2
   1370c:	10800d04 	addi	r2,r2,52
   13710:	10800017 	ldw	r2,0(r2)
   13714:	e0fffd17 	ldw	r3,-12(fp)
   13718:	18807c16 	blt	r3,r2,1390c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   1371c:	e0fffa17 	ldw	r3,-24(fp)
   13720:	e0bff517 	ldw	r2,-44(fp)
   13724:	1004913a 	slli	r2,r2,4
   13728:	1885883a 	add	r2,r3,r2
   1372c:	10800d04 	addi	r2,r2,52
   13730:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   13734:	e13ffa17 	ldw	r4,-24(fp)
   13738:	e0bff517 	ldw	r2,-44(fp)
   1373c:	1004913a 	slli	r2,r2,4
   13740:	2085883a 	add	r2,r4,r2
   13744:	10800e04 	addi	r2,r2,56
   13748:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   1374c:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13750:	e0fffd17 	ldw	r3,-12(fp)
   13754:	18806d0e 	bge	r3,r2,1390c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   13758:	e0fffa17 	ldw	r3,-24(fp)
   1375c:	e0bff517 	ldw	r2,-44(fp)
   13760:	1004913a 	slli	r2,r2,4
   13764:	1885883a 	add	r2,r3,r2
   13768:	10800d04 	addi	r2,r2,52
   1376c:	10800017 	ldw	r2,0(r2)
   13770:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13774:	e03ff615 	stw	zero,-40(fp)
   13778:	00005c06 	br	138ec <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   1377c:	e0fffd17 	ldw	r3,-12(fp)
   13780:	e0bff717 	ldw	r2,-36(fp)
   13784:	18804d16 	blt	r3,r2,138bc <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   13788:	e0fffa17 	ldw	r3,-24(fp)
   1378c:	e0bff517 	ldw	r2,-44(fp)
   13790:	10800104 	addi	r2,r2,4
   13794:	1004913a 	slli	r2,r2,4
   13798:	1885883a 	add	r2,r3,r2
   1379c:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   137a0:	e0bff717 	ldw	r2,-36(fp)
   137a4:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   137a8:	e0fffd17 	ldw	r3,-12(fp)
   137ac:	1880430e 	bge	r3,r2,138bc <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   137b0:	e0fffa17 	ldw	r3,-24(fp)
   137b4:	e0bff517 	ldw	r2,-44(fp)
   137b8:	10800104 	addi	r2,r2,4
   137bc:	1004913a 	slli	r2,r2,4
   137c0:	1885883a 	add	r2,r3,r2
   137c4:	10c00017 	ldw	r3,0(r2)
   137c8:	e0bff717 	ldw	r2,-36(fp)
   137cc:	1887883a 	add	r3,r3,r2
   137d0:	e0bffd17 	ldw	r2,-12(fp)
   137d4:	1885c83a 	sub	r2,r3,r2
   137d8:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   137dc:	e0fffb17 	ldw	r3,-20(fp)
   137e0:	e0bfff17 	ldw	r2,-4(fp)
   137e4:	1880010e 	bge	r3,r2,137ec <alt_flash_cfi_write+0x134>
   137e8:	1805883a 	mov	r2,r3
   137ec:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   137f0:	e0bffa17 	ldw	r2,-24(fp)
   137f4:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   137f8:	e0bffd17 	ldw	r2,-12(fp)
   137fc:	1885883a 	add	r2,r3,r2
   13800:	e0fffb17 	ldw	r3,-20(fp)
   13804:	180d883a 	mov	r6,r3
   13808:	100b883a 	mov	r5,r2
   1380c:	e13ffe17 	ldw	r4,-8(fp)
   13810:	00086380 	call	8638 <memcmp>
   13814:	10001326 	beq	r2,zero,13864 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   13818:	e0bffa17 	ldw	r2,-24(fp)
   1381c:	10800817 	ldw	r2,32(r2)
   13820:	e0fffa17 	ldw	r3,-24(fp)
   13824:	e17ff717 	ldw	r5,-36(fp)
   13828:	1809883a 	mov	r4,r3
   1382c:	103ee83a 	callr	r2
   13830:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   13834:	e0bff417 	ldw	r2,-48(fp)
   13838:	10000a1e 	bne	r2,zero,13864 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   1383c:	e0bffa17 	ldw	r2,-24(fp)
   13840:	10800917 	ldw	r2,36(r2)
   13844:	e13ffa17 	ldw	r4,-24(fp)
   13848:	e0fffb17 	ldw	r3,-20(fp)
   1384c:	d8c00015 	stw	r3,0(sp)
   13850:	e1fffe17 	ldw	r7,-8(fp)
   13854:	e1bffd17 	ldw	r6,-12(fp)
   13858:	e17ff717 	ldw	r5,-36(fp)
   1385c:	103ee83a 	callr	r2
   13860:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   13864:	e0ffff17 	ldw	r3,-4(fp)
   13868:	e0bffb17 	ldw	r2,-20(fp)
   1386c:	18802e26 	beq	r3,r2,13928 <alt_flash_cfi_write+0x270>
   13870:	e0bff417 	ldw	r2,-48(fp)
   13874:	10002c1e 	bne	r2,zero,13928 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   13878:	e0ffff17 	ldw	r3,-4(fp)
   1387c:	e0bffb17 	ldw	r2,-20(fp)
   13880:	1885c83a 	sub	r2,r3,r2
   13884:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   13888:	e0fffa17 	ldw	r3,-24(fp)
   1388c:	e0bff517 	ldw	r2,-44(fp)
   13890:	10800104 	addi	r2,r2,4
   13894:	1004913a 	slli	r2,r2,4
   13898:	1885883a 	add	r2,r3,r2
   1389c:	10c00017 	ldw	r3,0(r2)
   138a0:	e0bff717 	ldw	r2,-36(fp)
   138a4:	1885883a 	add	r2,r3,r2
   138a8:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   138ac:	e0bffb17 	ldw	r2,-20(fp)
   138b0:	e0fffe17 	ldw	r3,-8(fp)
   138b4:	1885883a 	add	r2,r3,r2
   138b8:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   138bc:	e0fffa17 	ldw	r3,-24(fp)
   138c0:	e0bff517 	ldw	r2,-44(fp)
   138c4:	10800104 	addi	r2,r2,4
   138c8:	1004913a 	slli	r2,r2,4
   138cc:	1885883a 	add	r2,r3,r2
   138d0:	10800017 	ldw	r2,0(r2)
   138d4:	e0fff717 	ldw	r3,-36(fp)
   138d8:	1885883a 	add	r2,r3,r2
   138dc:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   138e0:	e0bff617 	ldw	r2,-40(fp)
   138e4:	10800044 	addi	r2,r2,1
   138e8:	e0bff615 	stw	r2,-40(fp)
   138ec:	e0fffa17 	ldw	r3,-24(fp)
   138f0:	e0bff517 	ldw	r2,-44(fp)
   138f4:	1004913a 	slli	r2,r2,4
   138f8:	1885883a 	add	r2,r3,r2
   138fc:	10800f04 	addi	r2,r2,60
   13900:	10800017 	ldw	r2,0(r2)
   13904:	e0fff617 	ldw	r3,-40(fp)
   13908:	18bf9c16 	blt	r3,r2,1377c <__alt_data_end+0xf001377c>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   1390c:	e0bff517 	ldw	r2,-44(fp)
   13910:	10800044 	addi	r2,r2,1
   13914:	e0bff515 	stw	r2,-44(fp)
   13918:	e0bffa17 	ldw	r2,-24(fp)
   1391c:	10800c17 	ldw	r2,48(r2)
   13920:	e0fff517 	ldw	r3,-44(fp)
   13924:	18bf7516 	blt	r3,r2,136fc <__alt_data_end+0xf00136fc>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   13928:	e0bffa17 	ldw	r2,-24(fp)
   1392c:	10c00a17 	ldw	r3,40(r2)
   13930:	e0bff917 	ldw	r2,-28(fp)
   13934:	1885883a 	add	r2,r3,r2
   13938:	e0fff817 	ldw	r3,-32(fp)
   1393c:	180b883a 	mov	r5,r3
   13940:	1009883a 	mov	r4,r2
   13944:	0018f400 	call	18f40 <alt_dcache_flush>
  return ret_code;
   13948:	e0bff417 	ldw	r2,-48(fp)
}
   1394c:	e037883a 	mov	sp,fp
   13950:	dfc00117 	ldw	ra,4(sp)
   13954:	df000017 	ldw	fp,0(sp)
   13958:	dec00204 	addi	sp,sp,8
   1395c:	f800283a 	ret

00013960 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   13960:	defffa04 	addi	sp,sp,-24
   13964:	df000515 	stw	fp,20(sp)
   13968:	df000504 	addi	fp,sp,20
   1396c:	e13ffd15 	stw	r4,-12(fp)
   13970:	e17ffe15 	stw	r5,-8(fp)
   13974:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   13978:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   1397c:	e0bffd17 	ldw	r2,-12(fp)
   13980:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   13984:	e0bffc17 	ldw	r2,-16(fp)
   13988:	10c00c17 	ldw	r3,48(r2)
   1398c:	e0bfff17 	ldw	r2,-4(fp)
   13990:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   13994:	e0bffc17 	ldw	r2,-16(fp)
   13998:	10800c17 	ldw	r2,48(r2)
   1399c:	1000031e 	bne	r2,zero,139ac <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   139a0:	00bffec4 	movi	r2,-5
   139a4:	e0bffb15 	stw	r2,-20(fp)
   139a8:	00000b06 	br	139d8 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   139ac:	e0bffc17 	ldw	r2,-16(fp)
   139b0:	10800c17 	ldw	r2,48(r2)
   139b4:	10800250 	cmplti	r2,r2,9
   139b8:	1000031e 	bne	r2,zero,139c8 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   139bc:	00bffd04 	movi	r2,-12
   139c0:	e0bffb15 	stw	r2,-20(fp)
   139c4:	00000406 	br	139d8 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   139c8:	e0bffc17 	ldw	r2,-16(fp)
   139cc:	10c00d04 	addi	r3,r2,52
   139d0:	e0bffe17 	ldw	r2,-8(fp)
   139d4:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   139d8:	e0bffb17 	ldw	r2,-20(fp)
}
   139dc:	e037883a 	mov	sp,fp
   139e0:	df000017 	ldw	fp,0(sp)
   139e4:	dec00104 	addi	sp,sp,4
   139e8:	f800283a 	ret

000139ec <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   139ec:	defff904 	addi	sp,sp,-28
   139f0:	dfc00615 	stw	ra,24(sp)
   139f4:	df000515 	stw	fp,20(sp)
   139f8:	df000504 	addi	fp,sp,20
   139fc:	e13ffc15 	stw	r4,-16(fp)
   13a00:	e17ffd15 	stw	r5,-12(fp)
   13a04:	e1bffe15 	stw	r6,-8(fp)
   13a08:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13a0c:	e0bffc17 	ldw	r2,-16(fp)
   13a10:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   13a14:	e0bffb17 	ldw	r2,-20(fp)
   13a18:	10c00a17 	ldw	r3,40(r2)
   13a1c:	e0bffd17 	ldw	r2,-12(fp)
   13a20:	1885883a 	add	r2,r3,r2
   13a24:	e0ffff17 	ldw	r3,-4(fp)
   13a28:	180d883a 	mov	r6,r3
   13a2c:	100b883a 	mov	r5,r2
   13a30:	e13ffe17 	ldw	r4,-8(fp)
   13a34:	00086b40 	call	86b4 <memcpy>
  return 0;
   13a38:	0005883a 	mov	r2,zero
}
   13a3c:	e037883a 	mov	sp,fp
   13a40:	dfc00117 	ldw	ra,4(sp)
   13a44:	df000017 	ldw	fp,0(sp)
   13a48:	dec00204 	addi	sp,sp,8
   13a4c:	f800283a 	ret

00013a50 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   13a50:	defffa04 	addi	sp,sp,-24
   13a54:	df000515 	stw	fp,20(sp)
   13a58:	df000504 	addi	fp,sp,20
   13a5c:	e13ffd15 	stw	r4,-12(fp)
   13a60:	e17ffe15 	stw	r5,-8(fp)
   13a64:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   13a68:	e0bffd17 	ldw	r2,-12(fp)
   13a6c:	10802f17 	ldw	r2,188(r2)
   13a70:	10800058 	cmpnei	r2,r2,1
   13a74:	1000091e 	bne	r2,zero,13a9c <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   13a78:	e0bffd17 	ldw	r2,-12(fp)
   13a7c:	10c00a17 	ldw	r3,40(r2)
   13a80:	e0bffe17 	ldw	r2,-8(fp)
   13a84:	1885883a 	add	r2,r3,r2
   13a88:	e0ffff17 	ldw	r3,-4(fp)
   13a8c:	18c00003 	ldbu	r3,0(r3)
   13a90:	18c03fcc 	andi	r3,r3,255
   13a94:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13a98:	00003f06 	br	13b98 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   13a9c:	e0bffd17 	ldw	r2,-12(fp)
   13aa0:	10802f17 	ldw	r2,188(r2)
   13aa4:	10800098 	cmpnei	r2,r2,2
   13aa8:	1000141e 	bne	r2,zero,13afc <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   13aac:	e0bfff17 	ldw	r2,-4(fp)
   13ab0:	10800003 	ldbu	r2,0(r2)
   13ab4:	10803fcc 	andi	r2,r2,255
   13ab8:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   13abc:	e0bfff17 	ldw	r2,-4(fp)
   13ac0:	10800044 	addi	r2,r2,1
   13ac4:	10800003 	ldbu	r2,0(r2)
   13ac8:	10803fcc 	andi	r2,r2,255
   13acc:	1004923a 	slli	r2,r2,8
   13ad0:	1007883a 	mov	r3,r2
   13ad4:	e0bffb0b 	ldhu	r2,-20(fp)
   13ad8:	1884b03a 	or	r2,r3,r2
   13adc:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   13ae0:	e0bffd17 	ldw	r2,-12(fp)
   13ae4:	10c00a17 	ldw	r3,40(r2)
   13ae8:	e0bffe17 	ldw	r2,-8(fp)
   13aec:	1885883a 	add	r2,r3,r2
   13af0:	e0fffb0b 	ldhu	r3,-20(fp)
   13af4:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13af8:	00002706 	br	13b98 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   13afc:	e0bffd17 	ldw	r2,-12(fp)
   13b00:	10802f17 	ldw	r2,188(r2)
   13b04:	10800118 	cmpnei	r2,r2,4
   13b08:	1000231e 	bne	r2,zero,13b98 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   13b0c:	e0bfff17 	ldw	r2,-4(fp)
   13b10:	10800003 	ldbu	r2,0(r2)
   13b14:	10803fcc 	andi	r2,r2,255
   13b18:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   13b1c:	e0bfff17 	ldw	r2,-4(fp)
   13b20:	10800044 	addi	r2,r2,1
   13b24:	10800003 	ldbu	r2,0(r2)
   13b28:	10803fcc 	andi	r2,r2,255
   13b2c:	1004923a 	slli	r2,r2,8
   13b30:	e0fffc17 	ldw	r3,-16(fp)
   13b34:	1884b03a 	or	r2,r3,r2
   13b38:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   13b3c:	e0bfff17 	ldw	r2,-4(fp)
   13b40:	10800084 	addi	r2,r2,2
   13b44:	10800003 	ldbu	r2,0(r2)
   13b48:	10803fcc 	andi	r2,r2,255
   13b4c:	1004943a 	slli	r2,r2,16
   13b50:	e0fffc17 	ldw	r3,-16(fp)
   13b54:	1884b03a 	or	r2,r3,r2
   13b58:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   13b5c:	e0bfff17 	ldw	r2,-4(fp)
   13b60:	108000c4 	addi	r2,r2,3
   13b64:	10800003 	ldbu	r2,0(r2)
   13b68:	10803fcc 	andi	r2,r2,255
   13b6c:	1004963a 	slli	r2,r2,24
   13b70:	e0fffc17 	ldw	r3,-16(fp)
   13b74:	1884b03a 	or	r2,r3,r2
   13b78:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   13b7c:	e0bffd17 	ldw	r2,-12(fp)
   13b80:	10c00a17 	ldw	r3,40(r2)
   13b84:	e0bffe17 	ldw	r2,-8(fp)
   13b88:	1885883a 	add	r2,r3,r2
   13b8c:	e0fffc17 	ldw	r3,-16(fp)
   13b90:	10c00035 	stwio	r3,0(r2)
  }

  return;
   13b94:	0001883a 	nop
   13b98:	0001883a 	nop
}
   13b9c:	e037883a 	mov	sp,fp
   13ba0:	df000017 	ldw	fp,0(sp)
   13ba4:	dec00104 	addi	sp,sp,4
   13ba8:	f800283a 	ret

00013bac <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   13bac:	defff304 	addi	sp,sp,-52
   13bb0:	dfc00c15 	stw	ra,48(sp)
   13bb4:	df000b15 	stw	fp,44(sp)
   13bb8:	df000b04 	addi	fp,sp,44
   13bbc:	e13ffc15 	stw	r4,-16(fp)
   13bc0:	e17ffd15 	stw	r5,-12(fp)
   13bc4:	e1bffe15 	stw	r6,-8(fp)
   13bc8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   13bcc:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13bd0:	e0bffc17 	ldw	r2,-16(fp)
   13bd4:	10c00a17 	ldw	r3,40(r2)
   13bd8:	e0bffd17 	ldw	r2,-12(fp)
   13bdc:	1885883a 	add	r2,r3,r2
   13be0:	1007883a 	mov	r3,r2
                      flash->mode_width);
   13be4:	e0bffc17 	ldw	r2,-16(fp)
   13be8:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13bec:	1889283a 	div	r4,r3,r2
   13bf0:	2085383a 	mul	r2,r4,r2
   13bf4:	1885c83a 	sub	r2,r3,r2
   13bf8:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   13bfc:	e0bff817 	ldw	r2,-32(fp)
   13c00:	10003b26 	beq	r2,zero,13cf0 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   13c04:	e0bffc17 	ldw	r2,-16(fp)
   13c08:	10c02f17 	ldw	r3,188(r2)
   13c0c:	e0bff817 	ldw	r2,-32(fp)
   13c10:	1885c83a 	sub	r2,r3,r2
   13c14:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13c18:	e03ff615 	stw	zero,-40(fp)
   13c1c:	00001206 	br	13c68 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   13c20:	e0bffc17 	ldw	r2,-16(fp)
   13c24:	10800a17 	ldw	r2,40(r2)
   13c28:	e13ffd17 	ldw	r4,-12(fp)
   13c2c:	e0fff817 	ldw	r3,-32(fp)
   13c30:	20c9c83a 	sub	r4,r4,r3
   13c34:	e0fff617 	ldw	r3,-40(fp)
   13c38:	20c7883a 	add	r3,r4,r3
   13c3c:	10c5883a 	add	r2,r2,r3
   13c40:	10800023 	ldbuio	r2,0(r2)
   13c44:	10803fcc 	andi	r2,r2,255
   13c48:	1009883a 	mov	r4,r2
   13c4c:	e0fffb04 	addi	r3,fp,-20
   13c50:	e0bff617 	ldw	r2,-40(fp)
   13c54:	1885883a 	add	r2,r3,r2
   13c58:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13c5c:	e0bff617 	ldw	r2,-40(fp)
   13c60:	10800044 	addi	r2,r2,1
   13c64:	e0bff615 	stw	r2,-40(fp)
   13c68:	e0fff617 	ldw	r3,-40(fp)
   13c6c:	e0bff817 	ldw	r2,-32(fp)
   13c70:	18bfeb16 	blt	r3,r2,13c20 <__alt_data_end+0xf0013c20>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13c74:	e03ff615 	stw	zero,-40(fp)
   13c78:	00000d06 	br	13cb0 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   13c7c:	e0fff817 	ldw	r3,-32(fp)
   13c80:	e0bff617 	ldw	r2,-40(fp)
   13c84:	1885883a 	add	r2,r3,r2
   13c88:	e0fff617 	ldw	r3,-40(fp)
   13c8c:	e13ffe17 	ldw	r4,-8(fp)
   13c90:	20c7883a 	add	r3,r4,r3
   13c94:	18c00003 	ldbu	r3,0(r3)
   13c98:	e13ffb04 	addi	r4,fp,-20
   13c9c:	2085883a 	add	r2,r4,r2
   13ca0:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13ca4:	e0bff617 	ldw	r2,-40(fp)
   13ca8:	10800044 	addi	r2,r2,1
   13cac:	e0bff615 	stw	r2,-40(fp)
   13cb0:	e0fff617 	ldw	r3,-40(fp)
   13cb4:	e0bff917 	ldw	r2,-28(fp)
   13cb8:	18bff016 	blt	r3,r2,13c7c <__alt_data_end+0xf0013c7c>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   13cbc:	e0fffd17 	ldw	r3,-12(fp)
   13cc0:	e0bff817 	ldw	r2,-32(fp)
   13cc4:	1887c83a 	sub	r3,r3,r2
   13cc8:	e13ffb04 	addi	r4,fp,-20
   13ccc:	e0800217 	ldw	r2,8(fp)
   13cd0:	200d883a 	mov	r6,r4
   13cd4:	180b883a 	mov	r5,r3
   13cd8:	e13ffc17 	ldw	r4,-16(fp)
   13cdc:	103ee83a 	callr	r2
   13ce0:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   13ce4:	e0bff917 	ldw	r2,-28(fp)
   13ce8:	e0bff615 	stw	r2,-40(fp)
   13cec:	00000106 	br	13cf4 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   13cf0:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   13cf4:	e0fffd17 	ldw	r3,-12(fp)
   13cf8:	e0bfff17 	ldw	r2,-4(fp)
   13cfc:	1885883a 	add	r2,r3,r2
   13d00:	e0fffc17 	ldw	r3,-16(fp)
   13d04:	18c02f17 	ldw	r3,188(r3)
   13d08:	10c9283a 	div	r4,r2,r3
   13d0c:	20c7383a 	mul	r3,r4,r3
   13d10:	10c5c83a 	sub	r2,r2,r3
   13d14:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13d18:	00001106 	br	13d60 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   13d1c:	e0fffd17 	ldw	r3,-12(fp)
   13d20:	e0bff617 	ldw	r2,-40(fp)
   13d24:	1889883a 	add	r4,r3,r2
   13d28:	e0bff617 	ldw	r2,-40(fp)
   13d2c:	e0fffe17 	ldw	r3,-8(fp)
   13d30:	1887883a 	add	r3,r3,r2
   13d34:	e0800217 	ldw	r2,8(fp)
   13d38:	180d883a 	mov	r6,r3
   13d3c:	200b883a 	mov	r5,r4
   13d40:	e13ffc17 	ldw	r4,-16(fp)
   13d44:	103ee83a 	callr	r2
   13d48:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   13d4c:	e0bffc17 	ldw	r2,-16(fp)
   13d50:	10802f17 	ldw	r2,188(r2)
   13d54:	e0fff617 	ldw	r3,-40(fp)
   13d58:	1885883a 	add	r2,r3,r2
   13d5c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13d60:	e0bff517 	ldw	r2,-44(fp)
   13d64:	1000051e 	bne	r2,zero,13d7c <alt_flash_program_block+0x1d0>
   13d68:	e0ffff17 	ldw	r3,-4(fp)
   13d6c:	e0bffa17 	ldw	r2,-24(fp)
   13d70:	1885c83a 	sub	r2,r3,r2
   13d74:	e0fff617 	ldw	r3,-40(fp)
   13d78:	18bfe816 	blt	r3,r2,13d1c <__alt_data_end+0xf0013d1c>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   13d7c:	e0bffa17 	ldw	r2,-24(fp)
   13d80:	10003c26 	beq	r2,zero,13e74 <alt_flash_program_block+0x2c8>
   13d84:	e0bff517 	ldw	r2,-44(fp)
   13d88:	10003a1e 	bne	r2,zero,13e74 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   13d8c:	e0bffc17 	ldw	r2,-16(fp)
   13d90:	10c02f17 	ldw	r3,188(r2)
   13d94:	e0bffa17 	ldw	r2,-24(fp)
   13d98:	1885c83a 	sub	r2,r3,r2
   13d9c:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   13da0:	e03ff715 	stw	zero,-36(fp)
   13da4:	00000d06 	br	13ddc <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   13da8:	e0fff617 	ldw	r3,-40(fp)
   13dac:	e0bff717 	ldw	r2,-36(fp)
   13db0:	1885883a 	add	r2,r3,r2
   13db4:	e0fffe17 	ldw	r3,-8(fp)
   13db8:	1885883a 	add	r2,r3,r2
   13dbc:	10c00003 	ldbu	r3,0(r2)
   13dc0:	e13ffb04 	addi	r4,fp,-20
   13dc4:	e0bff717 	ldw	r2,-36(fp)
   13dc8:	2085883a 	add	r2,r4,r2
   13dcc:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   13dd0:	e0bff717 	ldw	r2,-36(fp)
   13dd4:	10800044 	addi	r2,r2,1
   13dd8:	e0bff715 	stw	r2,-36(fp)
   13ddc:	e0fff717 	ldw	r3,-36(fp)
   13de0:	e0bffa17 	ldw	r2,-24(fp)
   13de4:	18bff016 	blt	r3,r2,13da8 <__alt_data_end+0xf0013da8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13de8:	e03ff715 	stw	zero,-36(fp)
   13dec:	00001406 	br	13e40 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   13df0:	e0fffa17 	ldw	r3,-24(fp)
   13df4:	e0bff717 	ldw	r2,-36(fp)
   13df8:	1885883a 	add	r2,r3,r2
   13dfc:	e0fffc17 	ldw	r3,-16(fp)
   13e00:	18c00a17 	ldw	r3,40(r3)
   13e04:	e17ffd17 	ldw	r5,-12(fp)
   13e08:	e13fff17 	ldw	r4,-4(fp)
   13e0c:	290b883a 	add	r5,r5,r4
   13e10:	e13ff717 	ldw	r4,-36(fp)
   13e14:	2909883a 	add	r4,r5,r4
   13e18:	1907883a 	add	r3,r3,r4
   13e1c:	18c00023 	ldbuio	r3,0(r3)
   13e20:	18c03fcc 	andi	r3,r3,255
   13e24:	1809883a 	mov	r4,r3
   13e28:	e0fffb04 	addi	r3,fp,-20
   13e2c:	1885883a 	add	r2,r3,r2
   13e30:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13e34:	e0bff717 	ldw	r2,-36(fp)
   13e38:	10800044 	addi	r2,r2,1
   13e3c:	e0bff715 	stw	r2,-36(fp)
   13e40:	e0fff717 	ldw	r3,-36(fp)
   13e44:	e0bff817 	ldw	r2,-32(fp)
   13e48:	18bfe916 	blt	r3,r2,13df0 <__alt_data_end+0xf0013df0>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   13e4c:	e0fffd17 	ldw	r3,-12(fp)
   13e50:	e0bff617 	ldw	r2,-40(fp)
   13e54:	1887883a 	add	r3,r3,r2
   13e58:	e13ffb04 	addi	r4,fp,-20
   13e5c:	e0800217 	ldw	r2,8(fp)
   13e60:	200d883a 	mov	r6,r4
   13e64:	180b883a 	mov	r5,r3
   13e68:	e13ffc17 	ldw	r4,-16(fp)
   13e6c:	103ee83a 	callr	r2
   13e70:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   13e74:	e0bff517 	ldw	r2,-44(fp)
}
   13e78:	e037883a 	mov	sp,fp
   13e7c:	dfc00117 	ldw	ra,4(sp)
   13e80:	df000017 	ldw	fp,0(sp)
   13e84:	dec00204 	addi	sp,sp,8
   13e88:	f800283a 	ret

00013e8c <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   13e8c:	defffd04 	addi	sp,sp,-12
   13e90:	df000215 	stw	fp,8(sp)
   13e94:	df000204 	addi	fp,sp,8
   13e98:	e13ffe15 	stw	r4,-8(fp)
   13e9c:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   13ea0:	e0bffe17 	ldw	r2,-8(fp)
   13ea4:	10c00a17 	ldw	r3,40(r2)
   13ea8:	e0bfff17 	ldw	r2,-4(fp)
   13eac:	1885883a 	add	r2,r3,r2
   13eb0:	10800023 	ldbuio	r2,0(r2)
   13eb4:	10803fcc 	andi	r2,r2,255
}
   13eb8:	e037883a 	mov	sp,fp
   13ebc:	df000017 	ldw	fp,0(sp)
   13ec0:	dec00104 	addi	sp,sp,4
   13ec4:	f800283a 	ret

00013ec8 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   13ec8:	defffd04 	addi	sp,sp,-12
   13ecc:	df000215 	stw	fp,8(sp)
   13ed0:	df000204 	addi	fp,sp,8
   13ed4:	e13ffe15 	stw	r4,-8(fp)
   13ed8:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   13edc:	e0bffe17 	ldw	r2,-8(fp)
   13ee0:	10c00a17 	ldw	r3,40(r2)
   13ee4:	e0bfff17 	ldw	r2,-4(fp)
   13ee8:	1085883a 	add	r2,r2,r2
   13eec:	1885883a 	add	r2,r3,r2
   13ef0:	1080002b 	ldhuio	r2,0(r2)
   13ef4:	10bfffcc 	andi	r2,r2,65535
}
   13ef8:	e037883a 	mov	sp,fp
   13efc:	df000017 	ldw	fp,0(sp)
   13f00:	dec00104 	addi	sp,sp,4
   13f04:	f800283a 	ret

00013f08 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   13f08:	defffd04 	addi	sp,sp,-12
   13f0c:	df000215 	stw	fp,8(sp)
   13f10:	df000204 	addi	fp,sp,8
   13f14:	e13ffe15 	stw	r4,-8(fp)
   13f18:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   13f1c:	e0bffe17 	ldw	r2,-8(fp)
   13f20:	10c00a17 	ldw	r3,40(r2)
   13f24:	e0bfff17 	ldw	r2,-4(fp)
   13f28:	1085883a 	add	r2,r2,r2
   13f2c:	1085883a 	add	r2,r2,r2
   13f30:	1885883a 	add	r2,r3,r2
   13f34:	10800037 	ldwio	r2,0(r2)
}
   13f38:	e037883a 	mov	sp,fp
   13f3c:	df000017 	ldw	fp,0(sp)
   13f40:	dec00104 	addi	sp,sp,4
   13f44:	f800283a 	ret

00013f48 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13f48:	defffc04 	addi	sp,sp,-16
   13f4c:	df000315 	stw	fp,12(sp)
   13f50:	df000304 	addi	fp,sp,12
   13f54:	e13ffd15 	stw	r4,-12(fp)
   13f58:	e17ffe15 	stw	r5,-8(fp)
   13f5c:	3005883a 	mov	r2,r6
   13f60:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   13f64:	e0bffe17 	ldw	r2,-8(fp)
   13f68:	e0fffd17 	ldw	r3,-12(fp)
   13f6c:	1885883a 	add	r2,r3,r2
   13f70:	e0ffff03 	ldbu	r3,-4(fp)
   13f74:	10c00025 	stbio	r3,0(r2)
  return;
   13f78:	0001883a 	nop
}
   13f7c:	e037883a 	mov	sp,fp
   13f80:	df000017 	ldw	fp,0(sp)
   13f84:	dec00104 	addi	sp,sp,4
   13f88:	f800283a 	ret

00013f8c <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13f8c:	defffc04 	addi	sp,sp,-16
   13f90:	df000315 	stw	fp,12(sp)
   13f94:	df000304 	addi	fp,sp,12
   13f98:	e13ffd15 	stw	r4,-12(fp)
   13f9c:	e17ffe15 	stw	r5,-8(fp)
   13fa0:	3005883a 	mov	r2,r6
   13fa4:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   13fa8:	e0bffe17 	ldw	r2,-8(fp)
   13fac:	1080004c 	andi	r2,r2,1
   13fb0:	10000826 	beq	r2,zero,13fd4 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   13fb4:	e0bffe17 	ldw	r2,-8(fp)
   13fb8:	1085883a 	add	r2,r2,r2
   13fbc:	1007883a 	mov	r3,r2
   13fc0:	e0bffd17 	ldw	r2,-12(fp)
   13fc4:	10c5883a 	add	r2,r2,r3
   13fc8:	e0ffff03 	ldbu	r3,-4(fp)
   13fcc:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   13fd0:	00000806 	br	13ff4 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   13fd4:	e0bffe17 	ldw	r2,-8(fp)
   13fd8:	1085883a 	add	r2,r2,r2
   13fdc:	10800044 	addi	r2,r2,1
   13fe0:	e0fffd17 	ldw	r3,-12(fp)
   13fe4:	1885883a 	add	r2,r3,r2
   13fe8:	e0ffff03 	ldbu	r3,-4(fp)
   13fec:	10c00025 	stbio	r3,0(r2)
  }
  return;
   13ff0:	0001883a 	nop
}
   13ff4:	e037883a 	mov	sp,fp
   13ff8:	df000017 	ldw	fp,0(sp)
   13ffc:	dec00104 	addi	sp,sp,4
   14000:	f800283a 	ret

00014004 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14004:	defffc04 	addi	sp,sp,-16
   14008:	df000315 	stw	fp,12(sp)
   1400c:	df000304 	addi	fp,sp,12
   14010:	e13ffd15 	stw	r4,-12(fp)
   14014:	e17ffe15 	stw	r5,-8(fp)
   14018:	3005883a 	mov	r2,r6
   1401c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   14020:	e0bffe17 	ldw	r2,-8(fp)
   14024:	1085883a 	add	r2,r2,r2
   14028:	1085883a 	add	r2,r2,r2
   1402c:	1007883a 	mov	r3,r2
   14030:	e0bffd17 	ldw	r2,-12(fp)
   14034:	10c5883a 	add	r2,r2,r3
   14038:	e0ffff03 	ldbu	r3,-4(fp)
   1403c:	10c00025 	stbio	r3,0(r2)
  return;
   14040:	0001883a 	nop
}
   14044:	e037883a 	mov	sp,fp
   14048:	df000017 	ldw	fp,0(sp)
   1404c:	dec00104 	addi	sp,sp,4
   14050:	f800283a 	ret

00014054 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14054:	defffc04 	addi	sp,sp,-16
   14058:	df000315 	stw	fp,12(sp)
   1405c:	df000304 	addi	fp,sp,12
   14060:	e13ffd15 	stw	r4,-12(fp)
   14064:	e17ffe15 	stw	r5,-8(fp)
   14068:	3005883a 	mov	r2,r6
   1406c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14070:	e0bffe17 	ldw	r2,-8(fp)
   14074:	1085883a 	add	r2,r2,r2
   14078:	1007883a 	mov	r3,r2
   1407c:	e0bffd17 	ldw	r2,-12(fp)
   14080:	10c5883a 	add	r2,r2,r3
   14084:	e0ffff03 	ldbu	r3,-4(fp)
   14088:	10c0002d 	sthio	r3,0(r2)
  return;
   1408c:	0001883a 	nop
}
   14090:	e037883a 	mov	sp,fp
   14094:	df000017 	ldw	fp,0(sp)
   14098:	dec00104 	addi	sp,sp,4
   1409c:	f800283a 	ret

000140a0 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   140a0:	defffc04 	addi	sp,sp,-16
   140a4:	df000315 	stw	fp,12(sp)
   140a8:	df000304 	addi	fp,sp,12
   140ac:	e13ffd15 	stw	r4,-12(fp)
   140b0:	e17ffe15 	stw	r5,-8(fp)
   140b4:	3005883a 	mov	r2,r6
   140b8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   140bc:	e0bffe17 	ldw	r2,-8(fp)
   140c0:	1085883a 	add	r2,r2,r2
   140c4:	1085883a 	add	r2,r2,r2
   140c8:	1007883a 	mov	r3,r2
   140cc:	e0bffd17 	ldw	r2,-12(fp)
   140d0:	10c5883a 	add	r2,r2,r3
   140d4:	e0ffff03 	ldbu	r3,-4(fp)
   140d8:	10c0002d 	sthio	r3,0(r2)
  return;
   140dc:	0001883a 	nop
}
   140e0:	e037883a 	mov	sp,fp
   140e4:	df000017 	ldw	fp,0(sp)
   140e8:	dec00104 	addi	sp,sp,4
   140ec:	f800283a 	ret

000140f0 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   140f0:	defffc04 	addi	sp,sp,-16
   140f4:	df000315 	stw	fp,12(sp)
   140f8:	df000304 	addi	fp,sp,12
   140fc:	e13ffd15 	stw	r4,-12(fp)
   14100:	e17ffe15 	stw	r5,-8(fp)
   14104:	3005883a 	mov	r2,r6
   14108:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   1410c:	e0bffe17 	ldw	r2,-8(fp)
   14110:	1085883a 	add	r2,r2,r2
   14114:	1085883a 	add	r2,r2,r2
   14118:	1007883a 	mov	r3,r2
   1411c:	e0bffd17 	ldw	r2,-12(fp)
   14120:	10c5883a 	add	r2,r2,r3
   14124:	e0ffff03 	ldbu	r3,-4(fp)
   14128:	10c00035 	stwio	r3,0(r2)
  return;
   1412c:	0001883a 	nop
}
   14130:	e037883a 	mov	sp,fp
   14134:	df000017 	ldw	fp,0(sp)
   14138:	dec00104 	addi	sp,sp,4
   1413c:	f800283a 	ret

00014140 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14140:	defffd04 	addi	sp,sp,-12
   14144:	df000215 	stw	fp,8(sp)
   14148:	df000204 	addi	fp,sp,8
   1414c:	e13ffe15 	stw	r4,-8(fp)
   14150:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   14154:	e0bfff17 	ldw	r2,-4(fp)
   14158:	10c03fcc 	andi	r3,r2,255
   1415c:	e0bffe17 	ldw	r2,-8(fp)
   14160:	10c00025 	stbio	r3,0(r2)
  return;
   14164:	0001883a 	nop
}
   14168:	e037883a 	mov	sp,fp
   1416c:	df000017 	ldw	fp,0(sp)
   14170:	dec00104 	addi	sp,sp,4
   14174:	f800283a 	ret

00014178 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14178:	defffd04 	addi	sp,sp,-12
   1417c:	df000215 	stw	fp,8(sp)
   14180:	df000204 	addi	fp,sp,8
   14184:	e13ffe15 	stw	r4,-8(fp)
   14188:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   1418c:	e0bfff17 	ldw	r2,-4(fp)
   14190:	10ffffcc 	andi	r3,r2,65535
   14194:	e0bffe17 	ldw	r2,-8(fp)
   14198:	10c0002d 	sthio	r3,0(r2)
  return;
   1419c:	0001883a 	nop
}
   141a0:	e037883a 	mov	sp,fp
   141a4:	df000017 	ldw	fp,0(sp)
   141a8:	dec00104 	addi	sp,sp,4
   141ac:	f800283a 	ret

000141b0 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   141b0:	defffd04 	addi	sp,sp,-12
   141b4:	df000215 	stw	fp,8(sp)
   141b8:	df000204 	addi	fp,sp,8
   141bc:	e13ffe15 	stw	r4,-8(fp)
   141c0:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   141c4:	e0ffff17 	ldw	r3,-4(fp)
   141c8:	e0bffe17 	ldw	r2,-8(fp)
   141cc:	10c00035 	stwio	r3,0(r2)
  return;
   141d0:	0001883a 	nop
}
   141d4:	e037883a 	mov	sp,fp
   141d8:	df000017 	ldw	fp,0(sp)
   141dc:	dec00104 	addi	sp,sp,4
   141e0:	f800283a 	ret

000141e4 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   141e4:	defffd04 	addi	sp,sp,-12
   141e8:	df000215 	stw	fp,8(sp)
   141ec:	df000204 	addi	fp,sp,8
   141f0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   141f4:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   141f8:	e0bfff17 	ldw	r2,-4(fp)
   141fc:	10802f17 	ldw	r2,188(r2)
   14200:	10c000a0 	cmpeqi	r3,r2,2
   14204:	1800231e 	bne	r3,zero,14294 <alt_set_flash_width_func+0xb0>
   14208:	10c00120 	cmpeqi	r3,r2,4
   1420c:	1800371e 	bne	r3,zero,142ec <alt_set_flash_width_func+0x108>
   14210:	10800060 	cmpeqi	r2,r2,1
   14214:	10003e26 	beq	r2,zero,14310 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14218:	e0ffff17 	ldw	r3,-4(fp)
   1421c:	00800074 	movhi	r2,1
   14220:	10905004 	addi	r2,r2,16704
   14224:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14228:	e0bfff17 	ldw	r2,-4(fp)
   1422c:	10803017 	ldw	r2,192(r2)
   14230:	10800058 	cmpnei	r2,r2,1
   14234:	1000051e 	bne	r2,zero,1424c <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14238:	e0ffff17 	ldw	r3,-4(fp)
   1423c:	00800074 	movhi	r2,1
   14240:	108fd204 	addi	r2,r2,16200
   14244:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14248:	00003406 	br	1431c <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   1424c:	e0bfff17 	ldw	r2,-4(fp)
   14250:	10803017 	ldw	r2,192(r2)
   14254:	10800098 	cmpnei	r2,r2,2
   14258:	1000051e 	bne	r2,zero,14270 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   1425c:	e0ffff17 	ldw	r3,-4(fp)
   14260:	00800074 	movhi	r2,1
   14264:	108fe304 	addi	r2,r2,16268
   14268:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1426c:	00002b06 	br	1431c <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14270:	e0bfff17 	ldw	r2,-4(fp)
   14274:	10803017 	ldw	r2,192(r2)
   14278:	10800118 	cmpnei	r2,r2,4
   1427c:	1000271e 	bne	r2,zero,1431c <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14280:	e0ffff17 	ldw	r3,-4(fp)
   14284:	00800074 	movhi	r2,1
   14288:	10900104 	addi	r2,r2,16388
   1428c:	18803415 	stw	r2,208(r3)
      }
      break;
   14290:	00002206 	br	1431c <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   14294:	e0ffff17 	ldw	r3,-4(fp)
   14298:	00800074 	movhi	r2,1
   1429c:	10905e04 	addi	r2,r2,16760
   142a0:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   142a4:	e0bfff17 	ldw	r2,-4(fp)
   142a8:	10803017 	ldw	r2,192(r2)
   142ac:	10800098 	cmpnei	r2,r2,2
   142b0:	1000051e 	bne	r2,zero,142c8 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   142b4:	e0ffff17 	ldw	r3,-4(fp)
   142b8:	00800074 	movhi	r2,1
   142bc:	10901504 	addi	r2,r2,16468
   142c0:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   142c4:	00001706 	br	14324 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   142c8:	e0bfff17 	ldw	r2,-4(fp)
   142cc:	10803017 	ldw	r2,192(r2)
   142d0:	10800118 	cmpnei	r2,r2,4
   142d4:	1000131e 	bne	r2,zero,14324 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   142d8:	e0ffff17 	ldw	r3,-4(fp)
   142dc:	00800074 	movhi	r2,1
   142e0:	10902804 	addi	r2,r2,16544
   142e4:	18803415 	stw	r2,208(r3)
      }

      break;
   142e8:	00000e06 	br	14324 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   142ec:	e0ffff17 	ldw	r3,-4(fp)
   142f0:	00800074 	movhi	r2,1
   142f4:	10906c04 	addi	r2,r2,16816
   142f8:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   142fc:	e0ffff17 	ldw	r3,-4(fp)
   14300:	00800074 	movhi	r2,1
   14304:	10903c04 	addi	r2,r2,16624
   14308:	18803415 	stw	r2,208(r3)
      break;
   1430c:	00000606 	br	14328 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14310:	00bffcc4 	movi	r2,-13
   14314:	e0bffe15 	stw	r2,-8(fp)
   14318:	00000306 	br	14328 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1431c:	0001883a 	nop
   14320:	00000106 	br	14328 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14324:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14328:	e0bffe17 	ldw	r2,-8(fp)
   1432c:	1000191e 	bne	r2,zero,14394 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14330:	e0bfff17 	ldw	r2,-4(fp)
   14334:	10803017 	ldw	r2,192(r2)
   14338:	10c000a0 	cmpeqi	r3,r2,2
   1433c:	1800091e 	bne	r3,zero,14364 <alt_set_flash_width_func+0x180>
   14340:	10c00120 	cmpeqi	r3,r2,4
   14344:	18000c1e 	bne	r3,zero,14378 <alt_set_flash_width_func+0x194>
   14348:	10800060 	cmpeqi	r2,r2,1
   1434c:	10000f26 	beq	r2,zero,1438c <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14350:	e0ffff17 	ldw	r3,-4(fp)
   14354:	00800074 	movhi	r2,1
   14358:	108fa304 	addi	r2,r2,16012
   1435c:	18803515 	stw	r2,212(r3)
        break;
   14360:	00000c06 	br	14394 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   14364:	e0ffff17 	ldw	r3,-4(fp)
   14368:	00800074 	movhi	r2,1
   1436c:	108fb204 	addi	r2,r2,16072
   14370:	18803515 	stw	r2,212(r3)
        break;
   14374:	00000706 	br	14394 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14378:	e0ffff17 	ldw	r3,-4(fp)
   1437c:	00800074 	movhi	r2,1
   14380:	108fc204 	addi	r2,r2,16136
   14384:	18803515 	stw	r2,212(r3)
        break;
   14388:	00000206 	br	14394 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   1438c:	00bffcc4 	movi	r2,-13
   14390:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   14394:	e0bffe17 	ldw	r2,-8(fp)
}
   14398:	e037883a 	mov	sp,fp
   1439c:	df000017 	ldw	fp,0(sp)
   143a0:	dec00104 	addi	sp,sp,4
   143a4:	f800283a 	ret

000143a8 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   143a8:	defffd04 	addi	sp,sp,-12
   143ac:	df000215 	stw	fp,8(sp)
   143b0:	df000204 	addi	fp,sp,8
   143b4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   143b8:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   143bc:	e0bfff17 	ldw	r2,-4(fp)
   143c0:	10802e17 	ldw	r2,184(r2)
   143c4:	10c000a0 	cmpeqi	r3,r2,2
   143c8:	1800051e 	bne	r3,zero,143e0 <alt_set_flash_algorithm_func+0x38>
   143cc:	10c000e0 	cmpeqi	r3,r2,3
   143d0:	18000c1e 	bne	r3,zero,14404 <alt_set_flash_algorithm_func+0x5c>
   143d4:	10800060 	cmpeqi	r2,r2,1
   143d8:	10000a1e 	bne	r2,zero,14404 <alt_set_flash_algorithm_func+0x5c>
   143dc:	00001206 	br	14428 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   143e0:	e0ffff17 	ldw	r3,-4(fp)
   143e4:	008000b4 	movhi	r2,2
   143e8:	10a62604 	addi	r2,r2,-26472
   143ec:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   143f0:	e0ffff17 	ldw	r3,-4(fp)
   143f4:	008000b4 	movhi	r2,2
   143f8:	10a60c04 	addi	r2,r2,-26576
   143fc:	18800915 	stw	r2,36(r3)
      break;
   14400:	00000b06 	br	14430 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   14404:	e0ffff17 	ldw	r3,-4(fp)
   14408:	008000b4 	movhi	r2,2
   1440c:	10a74404 	addi	r2,r2,-25328
   14410:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   14414:	e0ffff17 	ldw	r3,-4(fp)
   14418:	008000b4 	movhi	r2,2
   1441c:	10a72404 	addi	r2,r2,-25456
   14420:	18800915 	stw	r2,36(r3)
      break;
   14424:	00000206 	br	14430 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14428:	00bffec4 	movi	r2,-5
   1442c:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14430:	e0bffe17 	ldw	r2,-8(fp)
}
   14434:	e037883a 	mov	sp,fp
   14438:	df000017 	ldw	fp,0(sp)
   1443c:	dec00104 	addi	sp,sp,4
   14440:	f800283a 	ret

00014444 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   14444:	defffb04 	addi	sp,sp,-20
   14448:	dfc00415 	stw	ra,16(sp)
   1444c:	df000315 	stw	fp,12(sp)
   14450:	df000304 	addi	fp,sp,12
   14454:	e13ffe15 	stw	r4,-8(fp)
   14458:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   1445c:	e0bffe17 	ldw	r2,-8(fp)
   14460:	10803517 	ldw	r2,212(r2)
   14464:	e17fff17 	ldw	r5,-4(fp)
   14468:	e13ffe17 	ldw	r4,-8(fp)
   1446c:	103ee83a 	callr	r2
   14470:	10803fcc 	andi	r2,r2,255
   14474:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14478:	e0bffe17 	ldw	r2,-8(fp)
   1447c:	10803517 	ldw	r2,212(r2)
   14480:	e0ffff17 	ldw	r3,-4(fp)
   14484:	18c00044 	addi	r3,r3,1
   14488:	180b883a 	mov	r5,r3
   1448c:	e13ffe17 	ldw	r4,-8(fp)
   14490:	103ee83a 	callr	r2
   14494:	10803fcc 	andi	r2,r2,255
   14498:	1004923a 	slli	r2,r2,8
   1449c:	1007883a 	mov	r3,r2
   144a0:	e0bffd0b 	ldhu	r2,-12(fp)
   144a4:	1884b03a 	or	r2,r3,r2
   144a8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   144ac:	e0bffd0b 	ldhu	r2,-12(fp)
}
   144b0:	e037883a 	mov	sp,fp
   144b4:	dfc00117 	ldw	ra,4(sp)
   144b8:	df000017 	ldw	fp,0(sp)
   144bc:	dec00204 	addi	sp,sp,8
   144c0:	f800283a 	ret

000144c4 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   144c4:	defff304 	addi	sp,sp,-52
   144c8:	dfc00c15 	stw	ra,48(sp)
   144cc:	df000b15 	stw	fp,44(sp)
   144d0:	df000b04 	addi	fp,sp,44
   144d4:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   144d8:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   144dc:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   144e0:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   144e4:	e13fff17 	ldw	r4,-4(fp)
   144e8:	00151fc0 	call	151fc <alt_check_primary_table>
   144ec:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   144f0:	e0bff717 	ldw	r2,-36(fp)
   144f4:	10015f1e 	bne	r2,zero,14a74 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   144f8:	e0bfff17 	ldw	r2,-4(fp)
   144fc:	10803517 	ldw	r2,212(r2)
   14500:	014004c4 	movi	r5,19
   14504:	e13fff17 	ldw	r4,-4(fp)
   14508:	103ee83a 	callr	r2
   1450c:	10c03fcc 	andi	r3,r2,255
   14510:	e0bfff17 	ldw	r2,-4(fp)
   14514:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14518:	e0bfff17 	ldw	r2,-4(fp)
   1451c:	10803517 	ldw	r2,212(r2)
   14520:	014007c4 	movi	r5,31
   14524:	e13fff17 	ldw	r4,-4(fp)
   14528:	103ee83a 	callr	r2
   1452c:	10803fcc 	andi	r2,r2,255
   14530:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   14534:	e0bfff17 	ldw	r2,-4(fp)
   14538:	10803517 	ldw	r2,212(r2)
   1453c:	014008c4 	movi	r5,35
   14540:	e13fff17 	ldw	r4,-4(fp)
   14544:	103ee83a 	callr	r2
   14548:	10803fcc 	andi	r2,r2,255
   1454c:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14550:	e0bffa17 	ldw	r2,-24(fp)
   14554:	10000226 	beq	r2,zero,14560 <alt_read_cfi_table+0x9c>
   14558:	e0bffb17 	ldw	r2,-20(fp)
   1455c:	1000041e 	bne	r2,zero,14570 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   14560:	e0bfff17 	ldw	r2,-4(fp)
   14564:	00c0fa04 	movi	r3,1000
   14568:	10c03115 	stw	r3,196(r2)
   1456c:	00000706 	br	1458c <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   14570:	00c00044 	movi	r3,1
   14574:	e0bffa17 	ldw	r2,-24(fp)
   14578:	1886983a 	sll	r3,r3,r2
   1457c:	e0bffb17 	ldw	r2,-20(fp)
   14580:	1886983a 	sll	r3,r3,r2
   14584:	e0bfff17 	ldw	r2,-4(fp)
   14588:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   1458c:	e0bfff17 	ldw	r2,-4(fp)
   14590:	10803517 	ldw	r2,212(r2)
   14594:	01400844 	movi	r5,33
   14598:	e13fff17 	ldw	r4,-4(fp)
   1459c:	103ee83a 	callr	r2
   145a0:	10803fcc 	andi	r2,r2,255
   145a4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   145a8:	e0bfff17 	ldw	r2,-4(fp)
   145ac:	10803517 	ldw	r2,212(r2)
   145b0:	01400944 	movi	r5,37
   145b4:	e13fff17 	ldw	r4,-4(fp)
   145b8:	103ee83a 	callr	r2
   145bc:	10803fcc 	andi	r2,r2,255
   145c0:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   145c4:	e0bffa17 	ldw	r2,-24(fp)
   145c8:	10000226 	beq	r2,zero,145d4 <alt_read_cfi_table+0x110>
   145cc:	e0bffb17 	ldw	r2,-20(fp)
   145d0:	1000051e 	bne	r2,zero,145e8 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   145d4:	e0ffff17 	ldw	r3,-4(fp)
   145d8:	00804c74 	movhi	r2,305
   145dc:	108b4004 	addi	r2,r2,11520
   145e0:	18803215 	stw	r2,200(r3)
   145e4:	00000806 	br	14608 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   145e8:	00c00044 	movi	r3,1
   145ec:	e0bffa17 	ldw	r2,-24(fp)
   145f0:	1886983a 	sll	r3,r3,r2
   145f4:	e0bffb17 	ldw	r2,-20(fp)
   145f8:	1884983a 	sll	r2,r3,r2
   145fc:	10c0fa24 	muli	r3,r2,1000
   14600:	e0bfff17 	ldw	r2,-4(fp)
   14604:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14608:	e0bfff17 	ldw	r2,-4(fp)
   1460c:	10803517 	ldw	r2,212(r2)
   14610:	014009c4 	movi	r5,39
   14614:	e13fff17 	ldw	r4,-4(fp)
   14618:	103ee83a 	callr	r2
   1461c:	10803fcc 	andi	r2,r2,255
   14620:	00c00044 	movi	r3,1
   14624:	1884983a 	sll	r2,r3,r2
   14628:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   1462c:	e0bfff17 	ldw	r2,-4(fp)
   14630:	10803517 	ldw	r2,212(r2)
   14634:	01400b04 	movi	r5,44
   14638:	e13fff17 	ldw	r4,-4(fp)
   1463c:	103ee83a 	callr	r2
   14640:	10c03fcc 	andi	r3,r2,255
   14644:	e0bfff17 	ldw	r2,-4(fp)
   14648:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   1464c:	e0bfff17 	ldw	r2,-4(fp)
   14650:	10800c17 	ldw	r2,48(r2)
   14654:	10800250 	cmplti	r2,r2,9
   14658:	1000031e 	bne	r2,zero,14668 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   1465c:	00bffd04 	movi	r2,-12
   14660:	e0bff715 	stw	r2,-36(fp)
   14664:	00006006 	br	147e8 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14668:	e03ff515 	stw	zero,-44(fp)
   1466c:	00005506 	br	147c4 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   14670:	e0bff517 	ldw	r2,-44(fp)
   14674:	1085883a 	add	r2,r2,r2
   14678:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   1467c:	10800b44 	addi	r2,r2,45
   14680:	100b883a 	mov	r5,r2
   14684:	e13fff17 	ldw	r4,-4(fp)
   14688:	00144440 	call	14444 <alt_read_16bit_query_entry>
   1468c:	10ffffcc 	andi	r3,r2,65535
   14690:	e13fff17 	ldw	r4,-4(fp)
   14694:	e0bff517 	ldw	r2,-44(fp)
   14698:	1004913a 	slli	r2,r2,4
   1469c:	2085883a 	add	r2,r4,r2
   146a0:	10800f04 	addi	r2,r2,60
   146a4:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   146a8:	e0ffff17 	ldw	r3,-4(fp)
   146ac:	e0bff517 	ldw	r2,-44(fp)
   146b0:	1004913a 	slli	r2,r2,4
   146b4:	1885883a 	add	r2,r3,r2
   146b8:	10800f04 	addi	r2,r2,60
   146bc:	10800017 	ldw	r2,0(r2)
   146c0:	10c00044 	addi	r3,r2,1
   146c4:	e13fff17 	ldw	r4,-4(fp)
   146c8:	e0bff517 	ldw	r2,-44(fp)
   146cc:	1004913a 	slli	r2,r2,4
   146d0:	2085883a 	add	r2,r4,r2
   146d4:	10800f04 	addi	r2,r2,60
   146d8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   146dc:	e0bff517 	ldw	r2,-44(fp)
   146e0:	1085883a 	add	r2,r2,r2
   146e4:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   146e8:	10800bc4 	addi	r2,r2,47
   146ec:	100b883a 	mov	r5,r2
   146f0:	e13fff17 	ldw	r4,-4(fp)
   146f4:	00144440 	call	14444 <alt_read_16bit_query_entry>
   146f8:	10ffffcc 	andi	r3,r2,65535
   146fc:	e13fff17 	ldw	r4,-4(fp)
   14700:	e0bff517 	ldw	r2,-44(fp)
   14704:	10800104 	addi	r2,r2,4
   14708:	1004913a 	slli	r2,r2,4
   1470c:	2085883a 	add	r2,r4,r2
   14710:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   14714:	e0ffff17 	ldw	r3,-4(fp)
   14718:	e0bff517 	ldw	r2,-44(fp)
   1471c:	10800104 	addi	r2,r2,4
   14720:	1004913a 	slli	r2,r2,4
   14724:	1885883a 	add	r2,r3,r2
   14728:	10800017 	ldw	r2,0(r2)
   1472c:	1006923a 	slli	r3,r2,8
   14730:	e13fff17 	ldw	r4,-4(fp)
   14734:	e0bff517 	ldw	r2,-44(fp)
   14738:	10800104 	addi	r2,r2,4
   1473c:	1004913a 	slli	r2,r2,4
   14740:	2085883a 	add	r2,r4,r2
   14744:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   14748:	e0ffff17 	ldw	r3,-4(fp)
   1474c:	e0bff517 	ldw	r2,-44(fp)
   14750:	1004913a 	slli	r2,r2,4
   14754:	1885883a 	add	r2,r3,r2
   14758:	10800f04 	addi	r2,r2,60
   1475c:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   14760:	e13fff17 	ldw	r4,-4(fp)
   14764:	e0bff517 	ldw	r2,-44(fp)
   14768:	10800104 	addi	r2,r2,4
   1476c:	1004913a 	slli	r2,r2,4
   14770:	2085883a 	add	r2,r4,r2
   14774:	10800017 	ldw	r2,0(r2)
   14778:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   1477c:	e13fff17 	ldw	r4,-4(fp)
   14780:	e0bff517 	ldw	r2,-44(fp)
   14784:	1004913a 	slli	r2,r2,4
   14788:	2085883a 	add	r2,r4,r2
   1478c:	10800e04 	addi	r2,r2,56
   14790:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   14794:	e0ffff17 	ldw	r3,-4(fp)
   14798:	e0bff517 	ldw	r2,-44(fp)
   1479c:	1004913a 	slli	r2,r2,4
   147a0:	1885883a 	add	r2,r3,r2
   147a4:	10800e04 	addi	r2,r2,56
   147a8:	10800017 	ldw	r2,0(r2)
   147ac:	e0fff817 	ldw	r3,-32(fp)
   147b0:	1885883a 	add	r2,r3,r2
   147b4:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   147b8:	e0bff517 	ldw	r2,-44(fp)
   147bc:	10800044 	addi	r2,r2,1
   147c0:	e0bff515 	stw	r2,-44(fp)
   147c4:	e0bfff17 	ldw	r2,-4(fp)
   147c8:	10800c17 	ldw	r2,48(r2)
   147cc:	e0fff517 	ldw	r3,-44(fp)
   147d0:	18bfa716 	blt	r3,r2,14670 <__alt_data_end+0xf0014670>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   147d4:	e0fff817 	ldw	r3,-32(fp)
   147d8:	e0bffc17 	ldw	r2,-16(fp)
   147dc:	18800226 	beq	r3,r2,147e8 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   147e0:	00bffb44 	movi	r2,-19
   147e4:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   147e8:	e0bfff17 	ldw	r2,-4(fp)
   147ec:	10803517 	ldw	r2,212(r2)
   147f0:	e0ffff17 	ldw	r3,-4(fp)
   147f4:	18c03317 	ldw	r3,204(r3)
   147f8:	18c003c4 	addi	r3,r3,15
   147fc:	180b883a 	mov	r5,r3
   14800:	e13fff17 	ldw	r4,-4(fp)
   14804:	103ee83a 	callr	r2
   14808:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   1480c:	e0bfff17 	ldw	r2,-4(fp)
   14810:	10802e17 	ldw	r2,184(r2)
   14814:	10800098 	cmpnei	r2,r2,2
   14818:	1000601e 	bne	r2,zero,1499c <alt_read_cfi_table+0x4d8>
   1481c:	e0bffd03 	ldbu	r2,-12(fp)
   14820:	108000d8 	cmpnei	r2,r2,3
   14824:	10005d1e 	bne	r2,zero,1499c <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14828:	e0bfff17 	ldw	r2,-4(fp)
   1482c:	10800c17 	ldw	r2,48(r2)
   14830:	10bfffc4 	addi	r2,r2,-1
   14834:	e0bff515 	stw	r2,-44(fp)
   14838:	e03ff615 	stw	zero,-40(fp)
   1483c:	00005406 	br	14990 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   14840:	e0ffff17 	ldw	r3,-4(fp)
   14844:	e0bff517 	ldw	r2,-44(fp)
   14848:	1004913a 	slli	r2,r2,4
   1484c:	1885883a 	add	r2,r3,r2
   14850:	10800e04 	addi	r2,r2,56
   14854:	10800017 	ldw	r2,0(r2)
   14858:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   1485c:	e0ffff17 	ldw	r3,-4(fp)
   14860:	e0bff617 	ldw	r2,-40(fp)
   14864:	1004913a 	slli	r2,r2,4
   14868:	1885883a 	add	r2,r3,r2
   1486c:	10800e04 	addi	r2,r2,56
   14870:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   14874:	e13fff17 	ldw	r4,-4(fp)
   14878:	e0bff517 	ldw	r2,-44(fp)
   1487c:	1004913a 	slli	r2,r2,4
   14880:	2085883a 	add	r2,r4,r2
   14884:	10800e04 	addi	r2,r2,56
   14888:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   1488c:	e0ffff17 	ldw	r3,-4(fp)
   14890:	e0bff617 	ldw	r2,-40(fp)
   14894:	1004913a 	slli	r2,r2,4
   14898:	1885883a 	add	r2,r3,r2
   1489c:	10800e04 	addi	r2,r2,56
   148a0:	e0fffe17 	ldw	r3,-8(fp)
   148a4:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   148a8:	e0ffff17 	ldw	r3,-4(fp)
   148ac:	e0bff517 	ldw	r2,-44(fp)
   148b0:	10800104 	addi	r2,r2,4
   148b4:	1004913a 	slli	r2,r2,4
   148b8:	1885883a 	add	r2,r3,r2
   148bc:	10800017 	ldw	r2,0(r2)
   148c0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   148c4:	e0ffff17 	ldw	r3,-4(fp)
   148c8:	e0bff617 	ldw	r2,-40(fp)
   148cc:	10800104 	addi	r2,r2,4
   148d0:	1004913a 	slli	r2,r2,4
   148d4:	1885883a 	add	r2,r3,r2
   148d8:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   148dc:	e13fff17 	ldw	r4,-4(fp)
   148e0:	e0bff517 	ldw	r2,-44(fp)
   148e4:	10800104 	addi	r2,r2,4
   148e8:	1004913a 	slli	r2,r2,4
   148ec:	2085883a 	add	r2,r4,r2
   148f0:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   148f4:	e0ffff17 	ldw	r3,-4(fp)
   148f8:	e0bff617 	ldw	r2,-40(fp)
   148fc:	10800104 	addi	r2,r2,4
   14900:	1004913a 	slli	r2,r2,4
   14904:	1885883a 	add	r2,r3,r2
   14908:	e0fffe17 	ldw	r3,-8(fp)
   1490c:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   14910:	e0ffff17 	ldw	r3,-4(fp)
   14914:	e0bff517 	ldw	r2,-44(fp)
   14918:	1004913a 	slli	r2,r2,4
   1491c:	1885883a 	add	r2,r3,r2
   14920:	10800f04 	addi	r2,r2,60
   14924:	10800017 	ldw	r2,0(r2)
   14928:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   1492c:	e0ffff17 	ldw	r3,-4(fp)
   14930:	e0bff617 	ldw	r2,-40(fp)
   14934:	1004913a 	slli	r2,r2,4
   14938:	1885883a 	add	r2,r3,r2
   1493c:	10800f04 	addi	r2,r2,60
   14940:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   14944:	e13fff17 	ldw	r4,-4(fp)
   14948:	e0bff517 	ldw	r2,-44(fp)
   1494c:	1004913a 	slli	r2,r2,4
   14950:	2085883a 	add	r2,r4,r2
   14954:	10800f04 	addi	r2,r2,60
   14958:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   1495c:	e0ffff17 	ldw	r3,-4(fp)
   14960:	e0bff617 	ldw	r2,-40(fp)
   14964:	1004913a 	slli	r2,r2,4
   14968:	1885883a 	add	r2,r3,r2
   1496c:	10800f04 	addi	r2,r2,60
   14970:	e0fffe17 	ldw	r3,-8(fp)
   14974:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   14978:	e0bff517 	ldw	r2,-44(fp)
   1497c:	10bfffc4 	addi	r2,r2,-1
   14980:	e0bff515 	stw	r2,-44(fp)
   14984:	e0bff617 	ldw	r2,-40(fp)
   14988:	10800044 	addi	r2,r2,1
   1498c:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14990:	e0bff617 	ldw	r2,-40(fp)
   14994:	e0fff517 	ldw	r3,-44(fp)
   14998:	18bfa90e 	bge	r3,r2,14840 <__alt_data_end+0xf0014840>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   1499c:	e03ff515 	stw	zero,-44(fp)
   149a0:	00001306 	br	149f0 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   149a4:	e0ffff17 	ldw	r3,-4(fp)
   149a8:	e0bff517 	ldw	r2,-44(fp)
   149ac:	1004913a 	slli	r2,r2,4
   149b0:	1885883a 	add	r2,r3,r2
   149b4:	10800d04 	addi	r2,r2,52
   149b8:	e0fff917 	ldw	r3,-28(fp)
   149bc:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   149c0:	e0ffff17 	ldw	r3,-4(fp)
   149c4:	e0bff517 	ldw	r2,-44(fp)
   149c8:	1004913a 	slli	r2,r2,4
   149cc:	1885883a 	add	r2,r3,r2
   149d0:	10800e04 	addi	r2,r2,56
   149d4:	10800017 	ldw	r2,0(r2)
   149d8:	e0fff917 	ldw	r3,-28(fp)
   149dc:	1885883a 	add	r2,r3,r2
   149e0:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   149e4:	e0bff517 	ldw	r2,-44(fp)
   149e8:	10800044 	addi	r2,r2,1
   149ec:	e0bff515 	stw	r2,-44(fp)
   149f0:	e0bfff17 	ldw	r2,-4(fp)
   149f4:	10800c17 	ldw	r2,48(r2)
   149f8:	e0fff517 	ldw	r3,-44(fp)
   149fc:	18bfe916 	blt	r3,r2,149a4 <__alt_data_end+0xf00149a4>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   14a00:	e0bfff17 	ldw	r2,-4(fp)
   14a04:	10802e17 	ldw	r2,184(r2)
   14a08:	10c000a0 	cmpeqi	r3,r2,2
   14a0c:	1800051e 	bne	r3,zero,14a24 <alt_read_cfi_table+0x560>
   14a10:	10c000e0 	cmpeqi	r3,r2,3
   14a14:	18000c1e 	bne	r3,zero,14a48 <alt_read_cfi_table+0x584>
   14a18:	10800060 	cmpeqi	r2,r2,1
   14a1c:	10000a1e 	bne	r2,zero,14a48 <alt_read_cfi_table+0x584>
   14a20:	00001206 	br	14a6c <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14a24:	e0bfff17 	ldw	r2,-4(fp)
   14a28:	10803417 	ldw	r2,208(r2)
   14a2c:	e0ffff17 	ldw	r3,-4(fp)
   14a30:	18c00a17 	ldw	r3,40(r3)
   14a34:	01803c04 	movi	r6,240
   14a38:	01401544 	movi	r5,85
   14a3c:	1809883a 	mov	r4,r3
   14a40:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   14a44:	00000b06 	br	14a74 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14a48:	e0bfff17 	ldw	r2,-4(fp)
   14a4c:	10803417 	ldw	r2,208(r2)
   14a50:	e0ffff17 	ldw	r3,-4(fp)
   14a54:	18c00a17 	ldw	r3,40(r3)
   14a58:	01803fc4 	movi	r6,255
   14a5c:	01401544 	movi	r5,85
   14a60:	1809883a 	mov	r4,r3
   14a64:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   14a68:	00000206 	br	14a74 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   14a6c:	00bffec4 	movi	r2,-5
   14a70:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   14a74:	e0bff717 	ldw	r2,-36(fp)
}
   14a78:	e037883a 	mov	sp,fp
   14a7c:	dfc00117 	ldw	ra,4(sp)
   14a80:	df000017 	ldw	fp,0(sp)
   14a84:	dec00204 	addi	sp,sp,8
   14a88:	f800283a 	ret

00014a8c <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   14a8c:	defff704 	addi	sp,sp,-36
   14a90:	dfc00815 	stw	ra,32(sp)
   14a94:	df000715 	stw	fp,28(sp)
   14a98:	df000704 	addi	fp,sp,28
   14a9c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   14aa0:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14aa4:	e0bfff17 	ldw	r2,-4(fp)
   14aa8:	10800a17 	ldw	r2,40(r2)
   14aac:	01802604 	movi	r6,152
   14ab0:	01401544 	movi	r5,85
   14ab4:	1009883a 	mov	r4,r2
   14ab8:	0013f480 	call	13f48 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   14abc:	e03ff915 	stw	zero,-28(fp)
   14ac0:	00000f06 	br	14b00 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   14ac4:	e0bfff17 	ldw	r2,-4(fp)
   14ac8:	10800a17 	ldw	r2,40(r2)
   14acc:	e0fff917 	ldw	r3,-28(fp)
   14ad0:	18c00404 	addi	r3,r3,16
   14ad4:	10c5883a 	add	r2,r2,r3
   14ad8:	10800023 	ldbuio	r2,0(r2)
   14adc:	10803fcc 	andi	r2,r2,255
   14ae0:	1009883a 	mov	r4,r2
   14ae4:	e0fffb84 	addi	r3,fp,-18
   14ae8:	e0bff917 	ldw	r2,-28(fp)
   14aec:	1885883a 	add	r2,r3,r2
   14af0:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   14af4:	e0bff917 	ldw	r2,-28(fp)
   14af8:	10800044 	addi	r2,r2,1
   14afc:	e0bff915 	stw	r2,-28(fp)
   14b00:	e0bff917 	ldw	r2,-28(fp)
   14b04:	108000d0 	cmplti	r2,r2,3
   14b08:	103fee1e 	bne	r2,zero,14ac4 <__alt_data_end+0xf0014ac4>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14b0c:	e0bffb83 	ldbu	r2,-18(fp)
   14b10:	10803fcc 	andi	r2,r2,255
   14b14:	10801458 	cmpnei	r2,r2,81
   14b18:	10001d1e 	bne	r2,zero,14b90 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   14b1c:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14b20:	10803fcc 	andi	r2,r2,255
   14b24:	10801498 	cmpnei	r2,r2,82
   14b28:	1000191e 	bne	r2,zero,14b90 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   14b2c:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   14b30:	10803fcc 	andi	r2,r2,255
   14b34:	10801658 	cmpnei	r2,r2,89
   14b38:	1000151e 	bne	r2,zero,14b90 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   14b3c:	e0bfff17 	ldw	r2,-4(fp)
   14b40:	00c00044 	movi	r3,1
   14b44:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   14b48:	e0bfff17 	ldw	r2,-4(fp)
   14b4c:	00c00044 	movi	r3,1
   14b50:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   14b54:	e0bfff17 	ldw	r2,-4(fp)
   14b58:	10800a17 	ldw	r2,40(r2)
   14b5c:	10800a04 	addi	r2,r2,40
   14b60:	1080002b 	ldhuio	r2,0(r2)
   14b64:	10bfffcc 	andi	r2,r2,65535
   14b68:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   14b6c:	e0bffb0b 	ldhu	r2,-20(fp)
   14b70:	10800044 	addi	r2,r2,1
   14b74:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   14b78:	e0bffb0b 	ldhu	r2,-20(fp)
   14b7c:	1080004c 	andi	r2,r2,1
   14b80:	1001981e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   14b84:	00bffb44 	movi	r2,-19
   14b88:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   14b8c:	00019506 	br	151e4 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14b90:	e0bfff17 	ldw	r2,-4(fp)
   14b94:	10800a17 	ldw	r2,40(r2)
   14b98:	01802604 	movi	r6,152
   14b9c:	01401544 	movi	r5,85
   14ba0:	1009883a 	mov	r4,r2
   14ba4:	0013f8c0 	call	13f8c <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   14ba8:	e03ff915 	stw	zero,-28(fp)
   14bac:	00000f06 	br	14bec <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14bb0:	e0bfff17 	ldw	r2,-4(fp)
   14bb4:	10800a17 	ldw	r2,40(r2)
   14bb8:	e0fff917 	ldw	r3,-28(fp)
   14bbc:	18c00804 	addi	r3,r3,32
   14bc0:	10c5883a 	add	r2,r2,r3
   14bc4:	10800023 	ldbuio	r2,0(r2)
   14bc8:	10803fcc 	andi	r2,r2,255
   14bcc:	1009883a 	mov	r4,r2
   14bd0:	e0fffb84 	addi	r3,fp,-18
   14bd4:	e0bff917 	ldw	r2,-28(fp)
   14bd8:	1885883a 	add	r2,r3,r2
   14bdc:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   14be0:	e0bff917 	ldw	r2,-28(fp)
   14be4:	10800044 	addi	r2,r2,1
   14be8:	e0bff915 	stw	r2,-28(fp)
   14bec:	e0bff917 	ldw	r2,-28(fp)
   14bf0:	10800190 	cmplti	r2,r2,6
   14bf4:	103fee1e 	bne	r2,zero,14bb0 <__alt_data_end+0xf0014bb0>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14bf8:	e0bffb83 	ldbu	r2,-18(fp)
   14bfc:	10803fcc 	andi	r2,r2,255
   14c00:	10801458 	cmpnei	r2,r2,81
   14c04:	1000291e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   14c08:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14c0c:	10803fcc 	andi	r2,r2,255
   14c10:	10801458 	cmpnei	r2,r2,81
   14c14:	1000251e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14c18:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   14c1c:	10803fcc 	andi	r2,r2,255
   14c20:	10801498 	cmpnei	r2,r2,82
   14c24:	1000211e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14c28:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14c2c:	10803fcc 	andi	r2,r2,255
   14c30:	10801498 	cmpnei	r2,r2,82
   14c34:	10001d1e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14c38:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14c3c:	10803fcc 	andi	r2,r2,255
   14c40:	10801658 	cmpnei	r2,r2,89
   14c44:	1000191e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   14c48:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14c4c:	10803fcc 	andi	r2,r2,255
   14c50:	10801658 	cmpnei	r2,r2,89
   14c54:	1000151e 	bne	r2,zero,14cac <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   14c58:	e0bfff17 	ldw	r2,-4(fp)
   14c5c:	00c00044 	movi	r3,1
   14c60:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   14c64:	e0bfff17 	ldw	r2,-4(fp)
   14c68:	00c00084 	movi	r3,2
   14c6c:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14c70:	e0bfff17 	ldw	r2,-4(fp)
   14c74:	10800a17 	ldw	r2,40(r2)
   14c78:	10801404 	addi	r2,r2,80
   14c7c:	1080002b 	ldhuio	r2,0(r2)
   14c80:	10bfffcc 	andi	r2,r2,65535
   14c84:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   14c88:	e0bffb0b 	ldhu	r2,-20(fp)
   14c8c:	10800044 	addi	r2,r2,1
   14c90:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   14c94:	e0bffb0b 	ldhu	r2,-20(fp)
   14c98:	1080004c 	andi	r2,r2,1
   14c9c:	1001511e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   14ca0:	00bffb44 	movi	r2,-19
   14ca4:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   14ca8:	00014e06 	br	151e4 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14cac:	e0bfff17 	ldw	r2,-4(fp)
   14cb0:	10800a17 	ldw	r2,40(r2)
   14cb4:	01802604 	movi	r6,152
   14cb8:	01401544 	movi	r5,85
   14cbc:	1009883a 	mov	r4,r2
   14cc0:	00140540 	call	14054 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   14cc4:	e03ff915 	stw	zero,-28(fp)
   14cc8:	00000f06 	br	14d08 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14ccc:	e0bfff17 	ldw	r2,-4(fp)
   14cd0:	10800a17 	ldw	r2,40(r2)
   14cd4:	e0fff917 	ldw	r3,-28(fp)
   14cd8:	18c00804 	addi	r3,r3,32
   14cdc:	10c5883a 	add	r2,r2,r3
   14ce0:	10800023 	ldbuio	r2,0(r2)
   14ce4:	10803fcc 	andi	r2,r2,255
   14ce8:	1009883a 	mov	r4,r2
   14cec:	e0fffb84 	addi	r3,fp,-18
   14cf0:	e0bff917 	ldw	r2,-28(fp)
   14cf4:	1885883a 	add	r2,r3,r2
   14cf8:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   14cfc:	e0bff917 	ldw	r2,-28(fp)
   14d00:	10800044 	addi	r2,r2,1
   14d04:	e0bff915 	stw	r2,-28(fp)
   14d08:	e0bff917 	ldw	r2,-28(fp)
   14d0c:	10800190 	cmplti	r2,r2,6
   14d10:	103fee1e 	bne	r2,zero,14ccc <__alt_data_end+0xf0014ccc>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14d14:	e0bffb83 	ldbu	r2,-18(fp)
   14d18:	10803fcc 	andi	r2,r2,255
   14d1c:	10801458 	cmpnei	r2,r2,81
   14d20:	1000261e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   14d24:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14d28:	10803fcc 	andi	r2,r2,255
   14d2c:	1000231e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14d30:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   14d34:	10803fcc 	andi	r2,r2,255
   14d38:	10801498 	cmpnei	r2,r2,82
   14d3c:	10001f1e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14d40:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14d44:	10803fcc 	andi	r2,r2,255
   14d48:	10001c1e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   14d4c:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14d50:	10803fcc 	andi	r2,r2,255
   14d54:	10801658 	cmpnei	r2,r2,89
   14d58:	1000181e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   14d5c:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   14d60:	10803fcc 	andi	r2,r2,255
   14d64:	1000151e 	bne	r2,zero,14dbc <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   14d68:	e0bfff17 	ldw	r2,-4(fp)
   14d6c:	00c00084 	movi	r3,2
   14d70:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   14d74:	e0bfff17 	ldw	r2,-4(fp)
   14d78:	00c00084 	movi	r3,2
   14d7c:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14d80:	e0bfff17 	ldw	r2,-4(fp)
   14d84:	10800a17 	ldw	r2,40(r2)
   14d88:	10801404 	addi	r2,r2,80
   14d8c:	1080002b 	ldhuio	r2,0(r2)
   14d90:	10bfffcc 	andi	r2,r2,65535
   14d94:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   14d98:	e0bffb0b 	ldhu	r2,-20(fp)
   14d9c:	10800044 	addi	r2,r2,1
   14da0:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   14da4:	e0bffb0b 	ldhu	r2,-20(fp)
   14da8:	1080008c 	andi	r2,r2,2
   14dac:	10010d1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   14db0:	00bffb44 	movi	r2,-19
   14db4:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   14db8:	00010a06 	br	151e4 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14dbc:	e0bfff17 	ldw	r2,-4(fp)
   14dc0:	10800a17 	ldw	r2,40(r2)
   14dc4:	01802604 	movi	r6,152
   14dc8:	01401544 	movi	r5,85
   14dcc:	1009883a 	mov	r4,r2
   14dd0:	00140f00 	call	140f0 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   14dd4:	e03ff915 	stw	zero,-28(fp)
   14dd8:	00000f06 	br	14e18 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14ddc:	e0bfff17 	ldw	r2,-4(fp)
   14de0:	10800a17 	ldw	r2,40(r2)
   14de4:	e0fff917 	ldw	r3,-28(fp)
   14de8:	18c01004 	addi	r3,r3,64
   14dec:	10c5883a 	add	r2,r2,r3
   14df0:	10800023 	ldbuio	r2,0(r2)
   14df4:	10803fcc 	andi	r2,r2,255
   14df8:	1009883a 	mov	r4,r2
   14dfc:	e0fffb84 	addi	r3,fp,-18
   14e00:	e0bff917 	ldw	r2,-28(fp)
   14e04:	1885883a 	add	r2,r3,r2
   14e08:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   14e0c:	e0bff917 	ldw	r2,-28(fp)
   14e10:	10800044 	addi	r2,r2,1
   14e14:	e0bff915 	stw	r2,-28(fp)
   14e18:	e0bff917 	ldw	r2,-28(fp)
   14e1c:	10800310 	cmplti	r2,r2,12
   14e20:	103fee1e 	bne	r2,zero,14ddc <__alt_data_end+0xf0014ddc>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14e24:	e0bffb83 	ldbu	r2,-18(fp)
   14e28:	10803fcc 	andi	r2,r2,255
   14e2c:	10801458 	cmpnei	r2,r2,81
   14e30:	1000371e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   14e34:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14e38:	10803fcc 	andi	r2,r2,255
   14e3c:	1000341e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14e40:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   14e44:	10803fcc 	andi	r2,r2,255
   14e48:	1000311e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14e4c:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14e50:	10803fcc 	andi	r2,r2,255
   14e54:	10002e1e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14e58:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14e5c:	10803fcc 	andi	r2,r2,255
   14e60:	10801498 	cmpnei	r2,r2,82
   14e64:	10002a1e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14e68:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14e6c:	10803fcc 	andi	r2,r2,255
   14e70:	1000271e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14e74:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14e78:	10803fcc 	andi	r2,r2,255
   14e7c:	1000241e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14e80:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14e84:	10803fcc 	andi	r2,r2,255
   14e88:	1000211e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14e8c:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14e90:	10803fcc 	andi	r2,r2,255
   14e94:	10801658 	cmpnei	r2,r2,89
   14e98:	10001d1e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14e9c:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14ea0:	10803fcc 	andi	r2,r2,255
   14ea4:	10001a1e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14ea8:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14eac:	10803fcc 	andi	r2,r2,255
   14eb0:	1000171e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   14eb4:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14eb8:	10803fcc 	andi	r2,r2,255
   14ebc:	1000141e 	bne	r2,zero,14f10 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   14ec0:	e0bfff17 	ldw	r2,-4(fp)
   14ec4:	00c00104 	movi	r3,4
   14ec8:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   14ecc:	e0bfff17 	ldw	r2,-4(fp)
   14ed0:	00c00104 	movi	r3,4
   14ed4:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14ed8:	e0bfff17 	ldw	r2,-4(fp)
   14edc:	10800a17 	ldw	r2,40(r2)
   14ee0:	10802804 	addi	r2,r2,160
   14ee4:	10800037 	ldwio	r2,0(r2)
   14ee8:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   14eec:	e0bffb0b 	ldhu	r2,-20(fp)
   14ef0:	10800044 	addi	r2,r2,1
   14ef4:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   14ef8:	e0bffb0b 	ldhu	r2,-20(fp)
   14efc:	1080010c 	andi	r2,r2,4
   14f00:	1000b81e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   14f04:	00bffb44 	movi	r2,-19
   14f08:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   14f0c:	0000b506 	br	151e4 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14f10:	e0bfff17 	ldw	r2,-4(fp)
   14f14:	10800a17 	ldw	r2,40(r2)
   14f18:	01802604 	movi	r6,152
   14f1c:	01401544 	movi	r5,85
   14f20:	1009883a 	mov	r4,r2
   14f24:	00140a00 	call	140a0 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   14f28:	e03ff915 	stw	zero,-28(fp)
   14f2c:	00000f06 	br	14f6c <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14f30:	e0bfff17 	ldw	r2,-4(fp)
   14f34:	10800a17 	ldw	r2,40(r2)
   14f38:	e0fff917 	ldw	r3,-28(fp)
   14f3c:	18c01004 	addi	r3,r3,64
   14f40:	10c5883a 	add	r2,r2,r3
   14f44:	10800023 	ldbuio	r2,0(r2)
   14f48:	10803fcc 	andi	r2,r2,255
   14f4c:	1009883a 	mov	r4,r2
   14f50:	e0fffb84 	addi	r3,fp,-18
   14f54:	e0bff917 	ldw	r2,-28(fp)
   14f58:	1885883a 	add	r2,r3,r2
   14f5c:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   14f60:	e0bff917 	ldw	r2,-28(fp)
   14f64:	10800044 	addi	r2,r2,1
   14f68:	e0bff915 	stw	r2,-28(fp)
   14f6c:	e0bff917 	ldw	r2,-28(fp)
   14f70:	10800310 	cmplti	r2,r2,12
   14f74:	103fee1e 	bne	r2,zero,14f30 <__alt_data_end+0xf0014f30>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14f78:	e0bffb83 	ldbu	r2,-18(fp)
   14f7c:	10803fcc 	andi	r2,r2,255
   14f80:	10801458 	cmpnei	r2,r2,81
   14f84:	10003a1e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   14f88:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14f8c:	10803fcc 	andi	r2,r2,255
   14f90:	1000371e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14f94:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   14f98:	10803fcc 	andi	r2,r2,255
   14f9c:	10801458 	cmpnei	r2,r2,81
   14fa0:	1000331e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14fa4:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14fa8:	10803fcc 	andi	r2,r2,255
   14fac:	1000301e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14fb0:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14fb4:	10803fcc 	andi	r2,r2,255
   14fb8:	10801498 	cmpnei	r2,r2,82
   14fbc:	10002c1e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14fc0:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14fc4:	10803fcc 	andi	r2,r2,255
   14fc8:	1000291e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14fcc:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14fd0:	10803fcc 	andi	r2,r2,255
   14fd4:	10801498 	cmpnei	r2,r2,82
   14fd8:	1000251e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14fdc:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14fe0:	10803fcc 	andi	r2,r2,255
   14fe4:	1000221e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14fe8:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14fec:	10803fcc 	andi	r2,r2,255
   14ff0:	10801658 	cmpnei	r2,r2,89
   14ff4:	10001e1e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   14ff8:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14ffc:	10803fcc 	andi	r2,r2,255
   15000:	10001b1e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15004:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15008:	10803fcc 	andi	r2,r2,255
   1500c:	10801658 	cmpnei	r2,r2,89
   15010:	1000171e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   15014:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15018:	10803fcc 	andi	r2,r2,255
   1501c:	1000141e 	bne	r2,zero,15070 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   15020:	e0bfff17 	ldw	r2,-4(fp)
   15024:	00c00084 	movi	r3,2
   15028:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   1502c:	e0bfff17 	ldw	r2,-4(fp)
   15030:	00c00104 	movi	r3,4
   15034:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15038:	e0bfff17 	ldw	r2,-4(fp)
   1503c:	10800a17 	ldw	r2,40(r2)
   15040:	10802804 	addi	r2,r2,160
   15044:	10800037 	ldwio	r2,0(r2)
   15048:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   1504c:	e0bffb0b 	ldhu	r2,-20(fp)
   15050:	10800044 	addi	r2,r2,1
   15054:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   15058:	e0bffb0b 	ldhu	r2,-20(fp)
   1505c:	1080010c 	andi	r2,r2,4
   15060:	1000601e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   15064:	00bffb44 	movi	r2,-19
   15068:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   1506c:	00005d06 	br	151e4 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15070:	e0bfff17 	ldw	r2,-4(fp)
   15074:	10800a17 	ldw	r2,40(r2)
   15078:	01802604 	movi	r6,152
   1507c:	01401544 	movi	r5,85
   15080:	1009883a 	mov	r4,r2
   15084:	00140040 	call	14004 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15088:	e03ff915 	stw	zero,-28(fp)
   1508c:	00000f06 	br	150cc <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15090:	e0bfff17 	ldw	r2,-4(fp)
   15094:	10800a17 	ldw	r2,40(r2)
   15098:	e0fff917 	ldw	r3,-28(fp)
   1509c:	18c01004 	addi	r3,r3,64
   150a0:	10c5883a 	add	r2,r2,r3
   150a4:	10800023 	ldbuio	r2,0(r2)
   150a8:	10803fcc 	andi	r2,r2,255
   150ac:	1009883a 	mov	r4,r2
   150b0:	e0fffb84 	addi	r3,fp,-18
   150b4:	e0bff917 	ldw	r2,-28(fp)
   150b8:	1885883a 	add	r2,r3,r2
   150bc:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   150c0:	e0bff917 	ldw	r2,-28(fp)
   150c4:	10800044 	addi	r2,r2,1
   150c8:	e0bff915 	stw	r2,-28(fp)
   150cc:	e0bff917 	ldw	r2,-28(fp)
   150d0:	10800310 	cmplti	r2,r2,12
   150d4:	103fee1e 	bne	r2,zero,15090 <__alt_data_end+0xf0015090>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   150d8:	e0bffb83 	ldbu	r2,-18(fp)
   150dc:	10803fcc 	andi	r2,r2,255
   150e0:	10801458 	cmpnei	r2,r2,81
   150e4:	10003f1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   150e8:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   150ec:	10803fcc 	andi	r2,r2,255
   150f0:	10801458 	cmpnei	r2,r2,81
   150f4:	10003b1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   150f8:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   150fc:	10803fcc 	andi	r2,r2,255
   15100:	10801458 	cmpnei	r2,r2,81
   15104:	1000371e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15108:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   1510c:	10803fcc 	andi	r2,r2,255
   15110:	10801458 	cmpnei	r2,r2,81
   15114:	1000331e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15118:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   1511c:	10803fcc 	andi	r2,r2,255
   15120:	10801498 	cmpnei	r2,r2,82
   15124:	10002f1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15128:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   1512c:	10803fcc 	andi	r2,r2,255
   15130:	10801498 	cmpnei	r2,r2,82
   15134:	10002b1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15138:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   1513c:	10803fcc 	andi	r2,r2,255
   15140:	10801498 	cmpnei	r2,r2,82
   15144:	1000271e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15148:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   1514c:	10803fcc 	andi	r2,r2,255
   15150:	10801498 	cmpnei	r2,r2,82
   15154:	1000231e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15158:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   1515c:	10803fcc 	andi	r2,r2,255
   15160:	10801658 	cmpnei	r2,r2,89
   15164:	10001f1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15168:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   1516c:	10803fcc 	andi	r2,r2,255
   15170:	10801658 	cmpnei	r2,r2,89
   15174:	10001b1e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15178:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   1517c:	10803fcc 	andi	r2,r2,255
   15180:	10801658 	cmpnei	r2,r2,89
   15184:	1000171e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15188:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   1518c:	10803fcc 	andi	r2,r2,255
   15190:	10801658 	cmpnei	r2,r2,89
   15194:	1000131e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15198:	e0bfff17 	ldw	r2,-4(fp)
   1519c:	00c00044 	movi	r3,1
   151a0:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   151a4:	e0bfff17 	ldw	r2,-4(fp)
   151a8:	00c00104 	movi	r3,4
   151ac:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   151b0:	e0bfff17 	ldw	r2,-4(fp)
   151b4:	10800a17 	ldw	r2,40(r2)
   151b8:	10802804 	addi	r2,r2,160
   151bc:	10800037 	ldwio	r2,0(r2)
   151c0:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   151c4:	e0bffb0b 	ldhu	r2,-20(fp)
   151c8:	10800044 	addi	r2,r2,1
   151cc:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   151d0:	e0bffb0b 	ldhu	r2,-20(fp)
   151d4:	1080010c 	andi	r2,r2,4
   151d8:	1000021e 	bne	r2,zero,151e4 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   151dc:	00bffb44 	movi	r2,-19
   151e0:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   151e4:	e0bffa17 	ldw	r2,-24(fp)
}
   151e8:	e037883a 	mov	sp,fp
   151ec:	dfc00117 	ldw	ra,4(sp)
   151f0:	df000017 	ldw	fp,0(sp)
   151f4:	dec00204 	addi	sp,sp,8
   151f8:	f800283a 	ret

000151fc <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   151fc:	defffa04 	addi	sp,sp,-24
   15200:	dfc00515 	stw	ra,20(sp)
   15204:	df000415 	stw	fp,16(sp)
   15208:	df000404 	addi	fp,sp,16
   1520c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15210:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   15214:	01400544 	movi	r5,21
   15218:	e13fff17 	ldw	r4,-4(fp)
   1521c:	00144440 	call	14444 <alt_read_16bit_query_entry>
   15220:	10ffffcc 	andi	r3,r2,65535
   15224:	e0bfff17 	ldw	r2,-4(fp)
   15228:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1522c:	e03ffc15 	stw	zero,-16(fp)
   15230:	00001106 	br	15278 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   15234:	e0bfff17 	ldw	r2,-4(fp)
   15238:	10803517 	ldw	r2,212(r2)
   1523c:	e0ffff17 	ldw	r3,-4(fp)
   15240:	19003317 	ldw	r4,204(r3)
   15244:	e0fffc17 	ldw	r3,-16(fp)
   15248:	20c7883a 	add	r3,r4,r3
   1524c:	180b883a 	mov	r5,r3
   15250:	e13fff17 	ldw	r4,-4(fp)
   15254:	103ee83a 	callr	r2
   15258:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   1525c:	e0fffe04 	addi	r3,fp,-8
   15260:	e0bffc17 	ldw	r2,-16(fp)
   15264:	1885883a 	add	r2,r3,r2
   15268:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1526c:	e0bffc17 	ldw	r2,-16(fp)
   15270:	10800044 	addi	r2,r2,1
   15274:	e0bffc15 	stw	r2,-16(fp)
   15278:	e0bffc17 	ldw	r2,-16(fp)
   1527c:	108000d0 	cmplti	r2,r2,3
   15280:	103fec1e 	bne	r2,zero,15234 <__alt_data_end+0xf0015234>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15284:	e0bffe03 	ldbu	r2,-8(fp)
   15288:	10803fcc 	andi	r2,r2,255
   1528c:	10801418 	cmpnei	r2,r2,80
   15290:	1000081e 	bne	r2,zero,152b4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   15294:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15298:	10803fcc 	andi	r2,r2,255
   1529c:	10801498 	cmpnei	r2,r2,82
   152a0:	1000041e 	bne	r2,zero,152b4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   152a4:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   152a8:	10803fcc 	andi	r2,r2,255
   152ac:	10801260 	cmpeqi	r2,r2,73
   152b0:	1000021e 	bne	r2,zero,152bc <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   152b4:	00bffb44 	movi	r2,-19
   152b8:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   152bc:	e0bffd17 	ldw	r2,-12(fp)
}
   152c0:	e037883a 	mov	sp,fp
   152c4:	dfc00117 	ldw	ra,4(sp)
   152c8:	df000017 	ldw	fp,0(sp)
   152cc:	dec00204 	addi	sp,sp,8
   152d0:	f800283a 	ret

000152d4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   152d4:	defffa04 	addi	sp,sp,-24
   152d8:	dfc00515 	stw	ra,20(sp)
   152dc:	df000415 	stw	fp,16(sp)
   152e0:	df000404 	addi	fp,sp,16
   152e4:	e13ffd15 	stw	r4,-12(fp)
   152e8:	e17ffe15 	stw	r5,-8(fp)
   152ec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   152f0:	e0bffd17 	ldw	r2,-12(fp)
   152f4:	10800017 	ldw	r2,0(r2)
   152f8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   152fc:	e0bffc17 	ldw	r2,-16(fp)
   15300:	10c00a04 	addi	r3,r2,40
   15304:	e0bffd17 	ldw	r2,-12(fp)
   15308:	10800217 	ldw	r2,8(r2)
   1530c:	100f883a 	mov	r7,r2
   15310:	e1bfff17 	ldw	r6,-4(fp)
   15314:	e17ffe17 	ldw	r5,-8(fp)
   15318:	1809883a 	mov	r4,r3
   1531c:	00158f40 	call	158f4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15320:	e037883a 	mov	sp,fp
   15324:	dfc00117 	ldw	ra,4(sp)
   15328:	df000017 	ldw	fp,0(sp)
   1532c:	dec00204 	addi	sp,sp,8
   15330:	f800283a 	ret

00015334 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15334:	defffa04 	addi	sp,sp,-24
   15338:	dfc00515 	stw	ra,20(sp)
   1533c:	df000415 	stw	fp,16(sp)
   15340:	df000404 	addi	fp,sp,16
   15344:	e13ffd15 	stw	r4,-12(fp)
   15348:	e17ffe15 	stw	r5,-8(fp)
   1534c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15350:	e0bffd17 	ldw	r2,-12(fp)
   15354:	10800017 	ldw	r2,0(r2)
   15358:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   1535c:	e0bffc17 	ldw	r2,-16(fp)
   15360:	10c00a04 	addi	r3,r2,40
   15364:	e0bffd17 	ldw	r2,-12(fp)
   15368:	10800217 	ldw	r2,8(r2)
   1536c:	100f883a 	mov	r7,r2
   15370:	e1bfff17 	ldw	r6,-4(fp)
   15374:	e17ffe17 	ldw	r5,-8(fp)
   15378:	1809883a 	mov	r4,r3
   1537c:	0015b100 	call	15b10 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15380:	e037883a 	mov	sp,fp
   15384:	dfc00117 	ldw	ra,4(sp)
   15388:	df000017 	ldw	fp,0(sp)
   1538c:	dec00204 	addi	sp,sp,8
   15390:	f800283a 	ret

00015394 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   15394:	defffc04 	addi	sp,sp,-16
   15398:	dfc00315 	stw	ra,12(sp)
   1539c:	df000215 	stw	fp,8(sp)
   153a0:	df000204 	addi	fp,sp,8
   153a4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   153a8:	e0bfff17 	ldw	r2,-4(fp)
   153ac:	10800017 	ldw	r2,0(r2)
   153b0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   153b4:	e0bffe17 	ldw	r2,-8(fp)
   153b8:	10c00a04 	addi	r3,r2,40
   153bc:	e0bfff17 	ldw	r2,-4(fp)
   153c0:	10800217 	ldw	r2,8(r2)
   153c4:	100b883a 	mov	r5,r2
   153c8:	1809883a 	mov	r4,r3
   153cc:	001579c0 	call	1579c <altera_avalon_jtag_uart_close>
}
   153d0:	e037883a 	mov	sp,fp
   153d4:	dfc00117 	ldw	ra,4(sp)
   153d8:	df000017 	ldw	fp,0(sp)
   153dc:	dec00204 	addi	sp,sp,8
   153e0:	f800283a 	ret

000153e4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   153e4:	defffa04 	addi	sp,sp,-24
   153e8:	dfc00515 	stw	ra,20(sp)
   153ec:	df000415 	stw	fp,16(sp)
   153f0:	df000404 	addi	fp,sp,16
   153f4:	e13ffd15 	stw	r4,-12(fp)
   153f8:	e17ffe15 	stw	r5,-8(fp)
   153fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15400:	e0bffd17 	ldw	r2,-12(fp)
   15404:	10800017 	ldw	r2,0(r2)
   15408:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1540c:	e0bffc17 	ldw	r2,-16(fp)
   15410:	10800a04 	addi	r2,r2,40
   15414:	e1bfff17 	ldw	r6,-4(fp)
   15418:	e17ffe17 	ldw	r5,-8(fp)
   1541c:	1009883a 	mov	r4,r2
   15420:	00158040 	call	15804 <altera_avalon_jtag_uart_ioctl>
}
   15424:	e037883a 	mov	sp,fp
   15428:	dfc00117 	ldw	ra,4(sp)
   1542c:	df000017 	ldw	fp,0(sp)
   15430:	dec00204 	addi	sp,sp,8
   15434:	f800283a 	ret

00015438 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15438:	defffb04 	addi	sp,sp,-20
   1543c:	dfc00415 	stw	ra,16(sp)
   15440:	df000315 	stw	fp,12(sp)
   15444:	df000304 	addi	fp,sp,12
   15448:	e13ffd15 	stw	r4,-12(fp)
   1544c:	e17ffe15 	stw	r5,-8(fp)
   15450:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15454:	e0bffd17 	ldw	r2,-12(fp)
   15458:	00c00044 	movi	r3,1
   1545c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15460:	e0bffd17 	ldw	r2,-12(fp)
   15464:	10800017 	ldw	r2,0(r2)
   15468:	10800104 	addi	r2,r2,4
   1546c:	1007883a 	mov	r3,r2
   15470:	e0bffd17 	ldw	r2,-12(fp)
   15474:	10800817 	ldw	r2,32(r2)
   15478:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   1547c:	e0bfff17 	ldw	r2,-4(fp)
   15480:	01800074 	movhi	r6,1
   15484:	31953b04 	addi	r6,r6,21740
   15488:	e17ffd17 	ldw	r5,-12(fp)
   1548c:	1009883a 	mov	r4,r2
   15490:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   15494:	e0bffd17 	ldw	r2,-12(fp)
   15498:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   1549c:	e0bffd17 	ldw	r2,-12(fp)
   154a0:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   154a4:	d0e04f17 	ldw	r3,-32452(gp)
   154a8:	e1fffd17 	ldw	r7,-12(fp)
   154ac:	01800074 	movhi	r6,1
   154b0:	3195bf04 	addi	r6,r6,22268
   154b4:	180b883a 	mov	r5,r3
   154b8:	1009883a 	mov	r4,r2
   154bc:	0018e140 	call	18e14 <alt_alarm_start>
   154c0:	1000040e 	bge	r2,zero,154d4 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   154c4:	e0fffd17 	ldw	r3,-12(fp)
   154c8:	00a00034 	movhi	r2,32768
   154cc:	10bfffc4 	addi	r2,r2,-1
   154d0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   154d4:	0001883a 	nop
   154d8:	e037883a 	mov	sp,fp
   154dc:	dfc00117 	ldw	ra,4(sp)
   154e0:	df000017 	ldw	fp,0(sp)
   154e4:	dec00204 	addi	sp,sp,8
   154e8:	f800283a 	ret

000154ec <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   154ec:	defff704 	addi	sp,sp,-36
   154f0:	df000815 	stw	fp,32(sp)
   154f4:	df000804 	addi	fp,sp,32
   154f8:	e13ffe15 	stw	r4,-8(fp)
   154fc:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15500:	e0bffe17 	ldw	r2,-8(fp)
   15504:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15508:	e0bffa17 	ldw	r2,-24(fp)
   1550c:	10800017 	ldw	r2,0(r2)
   15510:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15514:	e0bffb17 	ldw	r2,-20(fp)
   15518:	10800104 	addi	r2,r2,4
   1551c:	10800037 	ldwio	r2,0(r2)
   15520:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   15524:	e0bffc17 	ldw	r2,-16(fp)
   15528:	1080c00c 	andi	r2,r2,768
   1552c:	10006d26 	beq	r2,zero,156e4 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15530:	e0bffc17 	ldw	r2,-16(fp)
   15534:	1080400c 	andi	r2,r2,256
   15538:	10003526 	beq	r2,zero,15610 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   1553c:	00800074 	movhi	r2,1
   15540:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15544:	e0bffa17 	ldw	r2,-24(fp)
   15548:	10800a17 	ldw	r2,40(r2)
   1554c:	10800044 	addi	r2,r2,1
   15550:	1081ffcc 	andi	r2,r2,2047
   15554:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   15558:	e0bffa17 	ldw	r2,-24(fp)
   1555c:	10c00b17 	ldw	r3,44(r2)
   15560:	e0bffd17 	ldw	r2,-12(fp)
   15564:	18801526 	beq	r3,r2,155bc <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   15568:	e0bffb17 	ldw	r2,-20(fp)
   1556c:	10800037 	ldwio	r2,0(r2)
   15570:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   15574:	e0bff817 	ldw	r2,-32(fp)
   15578:	10a0000c 	andi	r2,r2,32768
   1557c:	10001126 	beq	r2,zero,155c4 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   15580:	e0bffa17 	ldw	r2,-24(fp)
   15584:	10800a17 	ldw	r2,40(r2)
   15588:	e0fff817 	ldw	r3,-32(fp)
   1558c:	1809883a 	mov	r4,r3
   15590:	e0fffa17 	ldw	r3,-24(fp)
   15594:	1885883a 	add	r2,r3,r2
   15598:	10800e04 	addi	r2,r2,56
   1559c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   155a0:	e0bffa17 	ldw	r2,-24(fp)
   155a4:	10800a17 	ldw	r2,40(r2)
   155a8:	10800044 	addi	r2,r2,1
   155ac:	10c1ffcc 	andi	r3,r2,2047
   155b0:	e0bffa17 	ldw	r2,-24(fp)
   155b4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   155b8:	003fe206 	br	15544 <__alt_data_end+0xf0015544>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   155bc:	0001883a 	nop
   155c0:	00000106 	br	155c8 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   155c4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   155c8:	e0bff817 	ldw	r2,-32(fp)
   155cc:	10bfffec 	andhi	r2,r2,65535
   155d0:	10000f26 	beq	r2,zero,15610 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   155d4:	e0bffa17 	ldw	r2,-24(fp)
   155d8:	10c00817 	ldw	r3,32(r2)
   155dc:	00bfff84 	movi	r2,-2
   155e0:	1886703a 	and	r3,r3,r2
   155e4:	e0bffa17 	ldw	r2,-24(fp)
   155e8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   155ec:	e0bffb17 	ldw	r2,-20(fp)
   155f0:	10800104 	addi	r2,r2,4
   155f4:	1007883a 	mov	r3,r2
   155f8:	e0bffa17 	ldw	r2,-24(fp)
   155fc:	10800817 	ldw	r2,32(r2)
   15600:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15604:	e0bffb17 	ldw	r2,-20(fp)
   15608:	10800104 	addi	r2,r2,4
   1560c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15610:	e0bffc17 	ldw	r2,-16(fp)
   15614:	1080800c 	andi	r2,r2,512
   15618:	103fbe26 	beq	r2,zero,15514 <__alt_data_end+0xf0015514>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   1561c:	e0bffc17 	ldw	r2,-16(fp)
   15620:	1004d43a 	srli	r2,r2,16
   15624:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15628:	00001406 	br	1567c <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   1562c:	e0bffb17 	ldw	r2,-20(fp)
   15630:	e0fffa17 	ldw	r3,-24(fp)
   15634:	18c00d17 	ldw	r3,52(r3)
   15638:	e13ffa17 	ldw	r4,-24(fp)
   1563c:	20c7883a 	add	r3,r4,r3
   15640:	18c20e04 	addi	r3,r3,2104
   15644:	18c00003 	ldbu	r3,0(r3)
   15648:	18c03fcc 	andi	r3,r3,255
   1564c:	18c0201c 	xori	r3,r3,128
   15650:	18ffe004 	addi	r3,r3,-128
   15654:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15658:	e0bffa17 	ldw	r2,-24(fp)
   1565c:	10800d17 	ldw	r2,52(r2)
   15660:	10800044 	addi	r2,r2,1
   15664:	10c1ffcc 	andi	r3,r2,2047
   15668:	e0bffa17 	ldw	r2,-24(fp)
   1566c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   15670:	e0bff917 	ldw	r2,-28(fp)
   15674:	10bfffc4 	addi	r2,r2,-1
   15678:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   1567c:	e0bff917 	ldw	r2,-28(fp)
   15680:	10000526 	beq	r2,zero,15698 <altera_avalon_jtag_uart_irq+0x1ac>
   15684:	e0bffa17 	ldw	r2,-24(fp)
   15688:	10c00d17 	ldw	r3,52(r2)
   1568c:	e0bffa17 	ldw	r2,-24(fp)
   15690:	10800c17 	ldw	r2,48(r2)
   15694:	18bfe51e 	bne	r3,r2,1562c <__alt_data_end+0xf001562c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   15698:	e0bff917 	ldw	r2,-28(fp)
   1569c:	103f9d26 	beq	r2,zero,15514 <__alt_data_end+0xf0015514>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   156a0:	e0bffa17 	ldw	r2,-24(fp)
   156a4:	10c00817 	ldw	r3,32(r2)
   156a8:	00bfff44 	movi	r2,-3
   156ac:	1886703a 	and	r3,r3,r2
   156b0:	e0bffa17 	ldw	r2,-24(fp)
   156b4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   156b8:	e0bffa17 	ldw	r2,-24(fp)
   156bc:	10800017 	ldw	r2,0(r2)
   156c0:	10800104 	addi	r2,r2,4
   156c4:	1007883a 	mov	r3,r2
   156c8:	e0bffa17 	ldw	r2,-24(fp)
   156cc:	10800817 	ldw	r2,32(r2)
   156d0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   156d4:	e0bffb17 	ldw	r2,-20(fp)
   156d8:	10800104 	addi	r2,r2,4
   156dc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   156e0:	003f8c06 	br	15514 <__alt_data_end+0xf0015514>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   156e4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   156e8:	0001883a 	nop
   156ec:	e037883a 	mov	sp,fp
   156f0:	df000017 	ldw	fp,0(sp)
   156f4:	dec00104 	addi	sp,sp,4
   156f8:	f800283a 	ret

000156fc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   156fc:	defff804 	addi	sp,sp,-32
   15700:	df000715 	stw	fp,28(sp)
   15704:	df000704 	addi	fp,sp,28
   15708:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   1570c:	e0bffb17 	ldw	r2,-20(fp)
   15710:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   15714:	e0bff917 	ldw	r2,-28(fp)
   15718:	10800017 	ldw	r2,0(r2)
   1571c:	10800104 	addi	r2,r2,4
   15720:	10800037 	ldwio	r2,0(r2)
   15724:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   15728:	e0bffa17 	ldw	r2,-24(fp)
   1572c:	1081000c 	andi	r2,r2,1024
   15730:	10000b26 	beq	r2,zero,15760 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   15734:	e0bff917 	ldw	r2,-28(fp)
   15738:	10800017 	ldw	r2,0(r2)
   1573c:	10800104 	addi	r2,r2,4
   15740:	1007883a 	mov	r3,r2
   15744:	e0bff917 	ldw	r2,-28(fp)
   15748:	10800817 	ldw	r2,32(r2)
   1574c:	10810014 	ori	r2,r2,1024
   15750:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   15754:	e0bff917 	ldw	r2,-28(fp)
   15758:	10000915 	stw	zero,36(r2)
   1575c:	00000a06 	br	15788 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   15760:	e0bff917 	ldw	r2,-28(fp)
   15764:	10c00917 	ldw	r3,36(r2)
   15768:	00a00034 	movhi	r2,32768
   1576c:	10bfff04 	addi	r2,r2,-4
   15770:	10c00536 	bltu	r2,r3,15788 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   15774:	e0bff917 	ldw	r2,-28(fp)
   15778:	10800917 	ldw	r2,36(r2)
   1577c:	10c00044 	addi	r3,r2,1
   15780:	e0bff917 	ldw	r2,-28(fp)
   15784:	10c00915 	stw	r3,36(r2)
   15788:	d0a04f17 	ldw	r2,-32452(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   1578c:	e037883a 	mov	sp,fp
   15790:	df000017 	ldw	fp,0(sp)
   15794:	dec00104 	addi	sp,sp,4
   15798:	f800283a 	ret

0001579c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   1579c:	defffd04 	addi	sp,sp,-12
   157a0:	df000215 	stw	fp,8(sp)
   157a4:	df000204 	addi	fp,sp,8
   157a8:	e13ffe15 	stw	r4,-8(fp)
   157ac:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   157b0:	00000506 	br	157c8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   157b4:	e0bfff17 	ldw	r2,-4(fp)
   157b8:	1090000c 	andi	r2,r2,16384
   157bc:	10000226 	beq	r2,zero,157c8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   157c0:	00bffd44 	movi	r2,-11
   157c4:	00000b06 	br	157f4 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   157c8:	e0bffe17 	ldw	r2,-8(fp)
   157cc:	10c00d17 	ldw	r3,52(r2)
   157d0:	e0bffe17 	ldw	r2,-8(fp)
   157d4:	10800c17 	ldw	r2,48(r2)
   157d8:	18800526 	beq	r3,r2,157f0 <altera_avalon_jtag_uart_close+0x54>
   157dc:	e0bffe17 	ldw	r2,-8(fp)
   157e0:	10c00917 	ldw	r3,36(r2)
   157e4:	e0bffe17 	ldw	r2,-8(fp)
   157e8:	10800117 	ldw	r2,4(r2)
   157ec:	18bff136 	bltu	r3,r2,157b4 <__alt_data_end+0xf00157b4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   157f0:	0005883a 	mov	r2,zero
}
   157f4:	e037883a 	mov	sp,fp
   157f8:	df000017 	ldw	fp,0(sp)
   157fc:	dec00104 	addi	sp,sp,4
   15800:	f800283a 	ret

00015804 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   15804:	defffa04 	addi	sp,sp,-24
   15808:	df000515 	stw	fp,20(sp)
   1580c:	df000504 	addi	fp,sp,20
   15810:	e13ffd15 	stw	r4,-12(fp)
   15814:	e17ffe15 	stw	r5,-8(fp)
   15818:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   1581c:	00bff9c4 	movi	r2,-25
   15820:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   15824:	e0bffe17 	ldw	r2,-8(fp)
   15828:	10da8060 	cmpeqi	r3,r2,27137
   1582c:	1800031e 	bne	r3,zero,1583c <altera_avalon_jtag_uart_ioctl+0x38>
   15830:	109a80a0 	cmpeqi	r2,r2,27138
   15834:	1000181e 	bne	r2,zero,15898 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   15838:	00002906 	br	158e0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   1583c:	e0bffd17 	ldw	r2,-12(fp)
   15840:	10c00117 	ldw	r3,4(r2)
   15844:	00a00034 	movhi	r2,32768
   15848:	10bfffc4 	addi	r2,r2,-1
   1584c:	18802126 	beq	r3,r2,158d4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   15850:	e0bfff17 	ldw	r2,-4(fp)
   15854:	10800017 	ldw	r2,0(r2)
   15858:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   1585c:	e0bffc17 	ldw	r2,-16(fp)
   15860:	10800090 	cmplti	r2,r2,2
   15864:	1000061e 	bne	r2,zero,15880 <altera_avalon_jtag_uart_ioctl+0x7c>
   15868:	e0fffc17 	ldw	r3,-16(fp)
   1586c:	00a00034 	movhi	r2,32768
   15870:	10bfffc4 	addi	r2,r2,-1
   15874:	18800226 	beq	r3,r2,15880 <altera_avalon_jtag_uart_ioctl+0x7c>
   15878:	e0bffc17 	ldw	r2,-16(fp)
   1587c:	00000206 	br	15888 <altera_avalon_jtag_uart_ioctl+0x84>
   15880:	00a00034 	movhi	r2,32768
   15884:	10bfff84 	addi	r2,r2,-2
   15888:	e0fffd17 	ldw	r3,-12(fp)
   1588c:	18800115 	stw	r2,4(r3)
      rc = 0;
   15890:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   15894:	00000f06 	br	158d4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   15898:	e0bffd17 	ldw	r2,-12(fp)
   1589c:	10c00117 	ldw	r3,4(r2)
   158a0:	00a00034 	movhi	r2,32768
   158a4:	10bfffc4 	addi	r2,r2,-1
   158a8:	18800c26 	beq	r3,r2,158dc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   158ac:	e0bffd17 	ldw	r2,-12(fp)
   158b0:	10c00917 	ldw	r3,36(r2)
   158b4:	e0bffd17 	ldw	r2,-12(fp)
   158b8:	10800117 	ldw	r2,4(r2)
   158bc:	1885803a 	cmpltu	r2,r3,r2
   158c0:	10c03fcc 	andi	r3,r2,255
   158c4:	e0bfff17 	ldw	r2,-4(fp)
   158c8:	10c00015 	stw	r3,0(r2)
      rc = 0;
   158cc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   158d0:	00000206 	br	158dc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   158d4:	0001883a 	nop
   158d8:	00000106 	br	158e0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   158dc:	0001883a 	nop

  default:
    break;
  }

  return rc;
   158e0:	e0bffb17 	ldw	r2,-20(fp)
}
   158e4:	e037883a 	mov	sp,fp
   158e8:	df000017 	ldw	fp,0(sp)
   158ec:	dec00104 	addi	sp,sp,4
   158f0:	f800283a 	ret

000158f4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   158f4:	defff304 	addi	sp,sp,-52
   158f8:	dfc00c15 	stw	ra,48(sp)
   158fc:	df000b15 	stw	fp,44(sp)
   15900:	df000b04 	addi	fp,sp,44
   15904:	e13ffc15 	stw	r4,-16(fp)
   15908:	e17ffd15 	stw	r5,-12(fp)
   1590c:	e1bffe15 	stw	r6,-8(fp)
   15910:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   15914:	e0bffd17 	ldw	r2,-12(fp)
   15918:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   1591c:	00004706 	br	15a3c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   15920:	e0bffc17 	ldw	r2,-16(fp)
   15924:	10800a17 	ldw	r2,40(r2)
   15928:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   1592c:	e0bffc17 	ldw	r2,-16(fp)
   15930:	10800b17 	ldw	r2,44(r2)
   15934:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   15938:	e0fff717 	ldw	r3,-36(fp)
   1593c:	e0bff817 	ldw	r2,-32(fp)
   15940:	18800536 	bltu	r3,r2,15958 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   15944:	e0fff717 	ldw	r3,-36(fp)
   15948:	e0bff817 	ldw	r2,-32(fp)
   1594c:	1885c83a 	sub	r2,r3,r2
   15950:	e0bff615 	stw	r2,-40(fp)
   15954:	00000406 	br	15968 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   15958:	00c20004 	movi	r3,2048
   1595c:	e0bff817 	ldw	r2,-32(fp)
   15960:	1885c83a 	sub	r2,r3,r2
   15964:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15968:	e0bff617 	ldw	r2,-40(fp)
   1596c:	10001e26 	beq	r2,zero,159e8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   15970:	e0fffe17 	ldw	r3,-8(fp)
   15974:	e0bff617 	ldw	r2,-40(fp)
   15978:	1880022e 	bgeu	r3,r2,15984 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   1597c:	e0bffe17 	ldw	r2,-8(fp)
   15980:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   15984:	e0bffc17 	ldw	r2,-16(fp)
   15988:	10c00e04 	addi	r3,r2,56
   1598c:	e0bff817 	ldw	r2,-32(fp)
   15990:	1885883a 	add	r2,r3,r2
   15994:	e1bff617 	ldw	r6,-40(fp)
   15998:	100b883a 	mov	r5,r2
   1599c:	e13ff517 	ldw	r4,-44(fp)
   159a0:	00086b40 	call	86b4 <memcpy>
      ptr   += n;
   159a4:	e0fff517 	ldw	r3,-44(fp)
   159a8:	e0bff617 	ldw	r2,-40(fp)
   159ac:	1885883a 	add	r2,r3,r2
   159b0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   159b4:	e0fffe17 	ldw	r3,-8(fp)
   159b8:	e0bff617 	ldw	r2,-40(fp)
   159bc:	1885c83a 	sub	r2,r3,r2
   159c0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   159c4:	e0fff817 	ldw	r3,-32(fp)
   159c8:	e0bff617 	ldw	r2,-40(fp)
   159cc:	1885883a 	add	r2,r3,r2
   159d0:	10c1ffcc 	andi	r3,r2,2047
   159d4:	e0bffc17 	ldw	r2,-16(fp)
   159d8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   159dc:	e0bffe17 	ldw	r2,-8(fp)
   159e0:	00bfcf16 	blt	zero,r2,15920 <__alt_data_end+0xf0015920>
   159e4:	00000106 	br	159ec <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   159e8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   159ec:	e0fff517 	ldw	r3,-44(fp)
   159f0:	e0bffd17 	ldw	r2,-12(fp)
   159f4:	1880141e 	bne	r3,r2,15a48 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   159f8:	e0bfff17 	ldw	r2,-4(fp)
   159fc:	1090000c 	andi	r2,r2,16384
   15a00:	1000131e 	bne	r2,zero,15a50 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   15a04:	0001883a 	nop
   15a08:	e0bffc17 	ldw	r2,-16(fp)
   15a0c:	10c00a17 	ldw	r3,40(r2)
   15a10:	e0bff717 	ldw	r2,-36(fp)
   15a14:	1880051e 	bne	r3,r2,15a2c <altera_avalon_jtag_uart_read+0x138>
   15a18:	e0bffc17 	ldw	r2,-16(fp)
   15a1c:	10c00917 	ldw	r3,36(r2)
   15a20:	e0bffc17 	ldw	r2,-16(fp)
   15a24:	10800117 	ldw	r2,4(r2)
   15a28:	18bff736 	bltu	r3,r2,15a08 <__alt_data_end+0xf0015a08>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   15a2c:	e0bffc17 	ldw	r2,-16(fp)
   15a30:	10c00a17 	ldw	r3,40(r2)
   15a34:	e0bff717 	ldw	r2,-36(fp)
   15a38:	18800726 	beq	r3,r2,15a58 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15a3c:	e0bffe17 	ldw	r2,-8(fp)
   15a40:	00bfb716 	blt	zero,r2,15920 <__alt_data_end+0xf0015920>
   15a44:	00000506 	br	15a5c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   15a48:	0001883a 	nop
   15a4c:	00000306 	br	15a5c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   15a50:	0001883a 	nop
   15a54:	00000106 	br	15a5c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   15a58:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   15a5c:	e0fff517 	ldw	r3,-44(fp)
   15a60:	e0bffd17 	ldw	r2,-12(fp)
   15a64:	18801826 	beq	r3,r2,15ac8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15a68:	0005303a 	rdctl	r2,status
   15a6c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15a70:	e0fffb17 	ldw	r3,-20(fp)
   15a74:	00bfff84 	movi	r2,-2
   15a78:	1884703a 	and	r2,r3,r2
   15a7c:	1001703a 	wrctl	status,r2
  
  return context;
   15a80:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   15a84:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15a88:	e0bffc17 	ldw	r2,-16(fp)
   15a8c:	10800817 	ldw	r2,32(r2)
   15a90:	10c00054 	ori	r3,r2,1
   15a94:	e0bffc17 	ldw	r2,-16(fp)
   15a98:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15a9c:	e0bffc17 	ldw	r2,-16(fp)
   15aa0:	10800017 	ldw	r2,0(r2)
   15aa4:	10800104 	addi	r2,r2,4
   15aa8:	1007883a 	mov	r3,r2
   15aac:	e0bffc17 	ldw	r2,-16(fp)
   15ab0:	10800817 	ldw	r2,32(r2)
   15ab4:	18800035 	stwio	r2,0(r3)
   15ab8:	e0bffa17 	ldw	r2,-24(fp)
   15abc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15ac0:	e0bff917 	ldw	r2,-28(fp)
   15ac4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   15ac8:	e0fff517 	ldw	r3,-44(fp)
   15acc:	e0bffd17 	ldw	r2,-12(fp)
   15ad0:	18800426 	beq	r3,r2,15ae4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   15ad4:	e0fff517 	ldw	r3,-44(fp)
   15ad8:	e0bffd17 	ldw	r2,-12(fp)
   15adc:	1885c83a 	sub	r2,r3,r2
   15ae0:	00000606 	br	15afc <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   15ae4:	e0bfff17 	ldw	r2,-4(fp)
   15ae8:	1090000c 	andi	r2,r2,16384
   15aec:	10000226 	beq	r2,zero,15af8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   15af0:	00bffd44 	movi	r2,-11
   15af4:	00000106 	br	15afc <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   15af8:	00bffec4 	movi	r2,-5
}
   15afc:	e037883a 	mov	sp,fp
   15b00:	dfc00117 	ldw	ra,4(sp)
   15b04:	df000017 	ldw	fp,0(sp)
   15b08:	dec00204 	addi	sp,sp,8
   15b0c:	f800283a 	ret

00015b10 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   15b10:	defff304 	addi	sp,sp,-52
   15b14:	dfc00c15 	stw	ra,48(sp)
   15b18:	df000b15 	stw	fp,44(sp)
   15b1c:	df000b04 	addi	fp,sp,44
   15b20:	e13ffc15 	stw	r4,-16(fp)
   15b24:	e17ffd15 	stw	r5,-12(fp)
   15b28:	e1bffe15 	stw	r6,-8(fp)
   15b2c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   15b30:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   15b34:	e0bffd17 	ldw	r2,-12(fp)
   15b38:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15b3c:	00003706 	br	15c1c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   15b40:	e0bffc17 	ldw	r2,-16(fp)
   15b44:	10800c17 	ldw	r2,48(r2)
   15b48:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   15b4c:	e0bffc17 	ldw	r2,-16(fp)
   15b50:	10800d17 	ldw	r2,52(r2)
   15b54:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   15b58:	e0fff917 	ldw	r3,-28(fp)
   15b5c:	e0bff517 	ldw	r2,-44(fp)
   15b60:	1880062e 	bgeu	r3,r2,15b7c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   15b64:	e0fff517 	ldw	r3,-44(fp)
   15b68:	e0bff917 	ldw	r2,-28(fp)
   15b6c:	1885c83a 	sub	r2,r3,r2
   15b70:	10bfffc4 	addi	r2,r2,-1
   15b74:	e0bff615 	stw	r2,-40(fp)
   15b78:	00000b06 	br	15ba8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   15b7c:	e0bff517 	ldw	r2,-44(fp)
   15b80:	10000526 	beq	r2,zero,15b98 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   15b84:	00c20004 	movi	r3,2048
   15b88:	e0bff917 	ldw	r2,-28(fp)
   15b8c:	1885c83a 	sub	r2,r3,r2
   15b90:	e0bff615 	stw	r2,-40(fp)
   15b94:	00000406 	br	15ba8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   15b98:	00c1ffc4 	movi	r3,2047
   15b9c:	e0bff917 	ldw	r2,-28(fp)
   15ba0:	1885c83a 	sub	r2,r3,r2
   15ba4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15ba8:	e0bff617 	ldw	r2,-40(fp)
   15bac:	10001e26 	beq	r2,zero,15c28 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   15bb0:	e0fffe17 	ldw	r3,-8(fp)
   15bb4:	e0bff617 	ldw	r2,-40(fp)
   15bb8:	1880022e 	bgeu	r3,r2,15bc4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   15bbc:	e0bffe17 	ldw	r2,-8(fp)
   15bc0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   15bc4:	e0bffc17 	ldw	r2,-16(fp)
   15bc8:	10c20e04 	addi	r3,r2,2104
   15bcc:	e0bff917 	ldw	r2,-28(fp)
   15bd0:	1885883a 	add	r2,r3,r2
   15bd4:	e1bff617 	ldw	r6,-40(fp)
   15bd8:	e17ffd17 	ldw	r5,-12(fp)
   15bdc:	1009883a 	mov	r4,r2
   15be0:	00086b40 	call	86b4 <memcpy>
      ptr   += n;
   15be4:	e0fffd17 	ldw	r3,-12(fp)
   15be8:	e0bff617 	ldw	r2,-40(fp)
   15bec:	1885883a 	add	r2,r3,r2
   15bf0:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   15bf4:	e0fffe17 	ldw	r3,-8(fp)
   15bf8:	e0bff617 	ldw	r2,-40(fp)
   15bfc:	1885c83a 	sub	r2,r3,r2
   15c00:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15c04:	e0fff917 	ldw	r3,-28(fp)
   15c08:	e0bff617 	ldw	r2,-40(fp)
   15c0c:	1885883a 	add	r2,r3,r2
   15c10:	10c1ffcc 	andi	r3,r2,2047
   15c14:	e0bffc17 	ldw	r2,-16(fp)
   15c18:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15c1c:	e0bffe17 	ldw	r2,-8(fp)
   15c20:	00bfc716 	blt	zero,r2,15b40 <__alt_data_end+0xf0015b40>
   15c24:	00000106 	br	15c2c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   15c28:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15c2c:	0005303a 	rdctl	r2,status
   15c30:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15c34:	e0fffb17 	ldw	r3,-20(fp)
   15c38:	00bfff84 	movi	r2,-2
   15c3c:	1884703a 	and	r2,r3,r2
   15c40:	1001703a 	wrctl	status,r2
  
  return context;
   15c44:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   15c48:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   15c4c:	e0bffc17 	ldw	r2,-16(fp)
   15c50:	10800817 	ldw	r2,32(r2)
   15c54:	10c00094 	ori	r3,r2,2
   15c58:	e0bffc17 	ldw	r2,-16(fp)
   15c5c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15c60:	e0bffc17 	ldw	r2,-16(fp)
   15c64:	10800017 	ldw	r2,0(r2)
   15c68:	10800104 	addi	r2,r2,4
   15c6c:	1007883a 	mov	r3,r2
   15c70:	e0bffc17 	ldw	r2,-16(fp)
   15c74:	10800817 	ldw	r2,32(r2)
   15c78:	18800035 	stwio	r2,0(r3)
   15c7c:	e0bffa17 	ldw	r2,-24(fp)
   15c80:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15c84:	e0bff817 	ldw	r2,-32(fp)
   15c88:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   15c8c:	e0bffe17 	ldw	r2,-8(fp)
   15c90:	0080100e 	bge	zero,r2,15cd4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   15c94:	e0bfff17 	ldw	r2,-4(fp)
   15c98:	1090000c 	andi	r2,r2,16384
   15c9c:	1000101e 	bne	r2,zero,15ce0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   15ca0:	0001883a 	nop
   15ca4:	e0bffc17 	ldw	r2,-16(fp)
   15ca8:	10c00d17 	ldw	r3,52(r2)
   15cac:	e0bff517 	ldw	r2,-44(fp)
   15cb0:	1880051e 	bne	r3,r2,15cc8 <altera_avalon_jtag_uart_write+0x1b8>
   15cb4:	e0bffc17 	ldw	r2,-16(fp)
   15cb8:	10c00917 	ldw	r3,36(r2)
   15cbc:	e0bffc17 	ldw	r2,-16(fp)
   15cc0:	10800117 	ldw	r2,4(r2)
   15cc4:	18bff736 	bltu	r3,r2,15ca4 <__alt_data_end+0xf0015ca4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   15cc8:	e0bffc17 	ldw	r2,-16(fp)
   15ccc:	10800917 	ldw	r2,36(r2)
   15cd0:	1000051e 	bne	r2,zero,15ce8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   15cd4:	e0bffe17 	ldw	r2,-8(fp)
   15cd8:	00bfd016 	blt	zero,r2,15c1c <__alt_data_end+0xf0015c1c>
   15cdc:	00000306 	br	15cec <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   15ce0:	0001883a 	nop
   15ce4:	00000106 	br	15cec <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   15ce8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   15cec:	e0fffd17 	ldw	r3,-12(fp)
   15cf0:	e0bff717 	ldw	r2,-36(fp)
   15cf4:	18800426 	beq	r3,r2,15d08 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   15cf8:	e0fffd17 	ldw	r3,-12(fp)
   15cfc:	e0bff717 	ldw	r2,-36(fp)
   15d00:	1885c83a 	sub	r2,r3,r2
   15d04:	00000606 	br	15d20 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   15d08:	e0bfff17 	ldw	r2,-4(fp)
   15d0c:	1090000c 	andi	r2,r2,16384
   15d10:	10000226 	beq	r2,zero,15d1c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   15d14:	00bffd44 	movi	r2,-11
   15d18:	00000106 	br	15d20 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   15d1c:	00bffec4 	movi	r2,-5
}
   15d20:	e037883a 	mov	sp,fp
   15d24:	dfc00117 	ldw	ra,4(sp)
   15d28:	df000017 	ldw	fp,0(sp)
   15d2c:	dec00204 	addi	sp,sp,8
   15d30:	f800283a 	ret

00015d34 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   15d34:	defffa04 	addi	sp,sp,-24
   15d38:	dfc00515 	stw	ra,20(sp)
   15d3c:	df000415 	stw	fp,16(sp)
   15d40:	df000404 	addi	fp,sp,16
   15d44:	e13ffe15 	stw	r4,-8(fp)
   15d48:	2805883a 	mov	r2,r5
   15d4c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15d50:	e0bffe17 	ldw	r2,-8(fp)
   15d54:	10800017 	ldw	r2,0(r2)
   15d58:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15d5c:	008003f4 	movhi	r2,15
   15d60:	10909004 	addi	r2,r2,16960
   15d64:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15d68:	e0bffe17 	ldw	r2,-8(fp)
   15d6c:	10800803 	ldbu	r2,32(r2)
   15d70:	10803fcc 	andi	r2,r2,255
   15d74:	1080201c 	xori	r2,r2,128
   15d78:	10bfe004 	addi	r2,r2,-128
   15d7c:	1000151e 	bne	r2,zero,15dd4 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15d80:	00000906 	br	15da8 <lcd_write_command+0x74>
    if (--i == 0)
   15d84:	e0bffc17 	ldw	r2,-16(fp)
   15d88:	10bfffc4 	addi	r2,r2,-1
   15d8c:	e0bffc15 	stw	r2,-16(fp)
   15d90:	e0bffc17 	ldw	r2,-16(fp)
   15d94:	1000041e 	bne	r2,zero,15da8 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   15d98:	e0bffe17 	ldw	r2,-8(fp)
   15d9c:	00c00044 	movi	r3,1
   15da0:	10c00805 	stb	r3,32(r2)
      return;
   15da4:	00000c06 	br	15dd8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15da8:	e0bffd17 	ldw	r2,-12(fp)
   15dac:	10800104 	addi	r2,r2,4
   15db0:	10800037 	ldwio	r2,0(r2)
   15db4:	1080200c 	andi	r2,r2,128
   15db8:	103ff21e 	bne	r2,zero,15d84 <__alt_data_end+0xf0015d84>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15dbc:	01001904 	movi	r4,100
   15dc0:	00197dc0 	call	197dc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   15dc4:	e0bffd17 	ldw	r2,-12(fp)
   15dc8:	e0ffff03 	ldbu	r3,-4(fp)
   15dcc:	10c00035 	stwio	r3,0(r2)
   15dd0:	00000106 	br	15dd8 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15dd4:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   15dd8:	e037883a 	mov	sp,fp
   15ddc:	dfc00117 	ldw	ra,4(sp)
   15de0:	df000017 	ldw	fp,0(sp)
   15de4:	dec00204 	addi	sp,sp,8
   15de8:	f800283a 	ret

00015dec <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   15dec:	defffa04 	addi	sp,sp,-24
   15df0:	dfc00515 	stw	ra,20(sp)
   15df4:	df000415 	stw	fp,16(sp)
   15df8:	df000404 	addi	fp,sp,16
   15dfc:	e13ffe15 	stw	r4,-8(fp)
   15e00:	2805883a 	mov	r2,r5
   15e04:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15e08:	e0bffe17 	ldw	r2,-8(fp)
   15e0c:	10800017 	ldw	r2,0(r2)
   15e10:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15e14:	008003f4 	movhi	r2,15
   15e18:	10909004 	addi	r2,r2,16960
   15e1c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15e20:	e0bffe17 	ldw	r2,-8(fp)
   15e24:	10800803 	ldbu	r2,32(r2)
   15e28:	10803fcc 	andi	r2,r2,255
   15e2c:	1080201c 	xori	r2,r2,128
   15e30:	10bfe004 	addi	r2,r2,-128
   15e34:	10001d1e 	bne	r2,zero,15eac <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15e38:	00000906 	br	15e60 <lcd_write_data+0x74>
    if (--i == 0)
   15e3c:	e0bffc17 	ldw	r2,-16(fp)
   15e40:	10bfffc4 	addi	r2,r2,-1
   15e44:	e0bffc15 	stw	r2,-16(fp)
   15e48:	e0bffc17 	ldw	r2,-16(fp)
   15e4c:	1000041e 	bne	r2,zero,15e60 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   15e50:	e0bffe17 	ldw	r2,-8(fp)
   15e54:	00c00044 	movi	r3,1
   15e58:	10c00805 	stb	r3,32(r2)
      return;
   15e5c:	00001406 	br	15eb0 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15e60:	e0bffd17 	ldw	r2,-12(fp)
   15e64:	10800104 	addi	r2,r2,4
   15e68:	10800037 	ldwio	r2,0(r2)
   15e6c:	1080200c 	andi	r2,r2,128
   15e70:	103ff21e 	bne	r2,zero,15e3c <__alt_data_end+0xf0015e3c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15e74:	01001904 	movi	r4,100
   15e78:	00197dc0 	call	197dc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   15e7c:	e0bffd17 	ldw	r2,-12(fp)
   15e80:	10800204 	addi	r2,r2,8
   15e84:	1007883a 	mov	r3,r2
   15e88:	e0bfff03 	ldbu	r2,-4(fp)
   15e8c:	18800035 	stwio	r2,0(r3)

  sp->address++;
   15e90:	e0bffe17 	ldw	r2,-8(fp)
   15e94:	108008c3 	ldbu	r2,35(r2)
   15e98:	10800044 	addi	r2,r2,1
   15e9c:	1007883a 	mov	r3,r2
   15ea0:	e0bffe17 	ldw	r2,-8(fp)
   15ea4:	10c008c5 	stb	r3,35(r2)
   15ea8:	00000106 	br	15eb0 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15eac:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   15eb0:	e037883a 	mov	sp,fp
   15eb4:	dfc00117 	ldw	ra,4(sp)
   15eb8:	df000017 	ldw	fp,0(sp)
   15ebc:	dec00204 	addi	sp,sp,8
   15ec0:	f800283a 	ret

00015ec4 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   15ec4:	defffc04 	addi	sp,sp,-16
   15ec8:	dfc00315 	stw	ra,12(sp)
   15ecc:	df000215 	stw	fp,8(sp)
   15ed0:	df000204 	addi	fp,sp,8
   15ed4:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   15ed8:	01400044 	movi	r5,1
   15edc:	e13fff17 	ldw	r4,-4(fp)
   15ee0:	0015d340 	call	15d34 <lcd_write_command>

  sp->x = 0;
   15ee4:	e0bfff17 	ldw	r2,-4(fp)
   15ee8:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   15eec:	e0bfff17 	ldw	r2,-4(fp)
   15ef0:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   15ef4:	e0bfff17 	ldw	r2,-4(fp)
   15ef8:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15efc:	e03ffe15 	stw	zero,-8(fp)
   15f00:	00001b06 	br	15f70 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   15f04:	e0bffe17 	ldw	r2,-8(fp)
   15f08:	108018e4 	muli	r2,r2,99
   15f0c:	10801004 	addi	r2,r2,64
   15f10:	e0ffff17 	ldw	r3,-4(fp)
   15f14:	1885883a 	add	r2,r3,r2
   15f18:	01801444 	movi	r6,81
   15f1c:	01400804 	movi	r5,32
   15f20:	1009883a 	mov	r4,r2
   15f24:	00087fc0 	call	87fc <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   15f28:	e0bffe17 	ldw	r2,-8(fp)
   15f2c:	108018e4 	muli	r2,r2,99
   15f30:	10800c04 	addi	r2,r2,48
   15f34:	e0ffff17 	ldw	r3,-4(fp)
   15f38:	1885883a 	add	r2,r3,r2
   15f3c:	01800404 	movi	r6,16
   15f40:	01400804 	movi	r5,32
   15f44:	1009883a 	mov	r4,r2
   15f48:	00087fc0 	call	87fc <memset>
    sp->line[y].width = 0;
   15f4c:	e0ffff17 	ldw	r3,-4(fp)
   15f50:	e0bffe17 	ldw	r2,-8(fp)
   15f54:	108018e4 	muli	r2,r2,99
   15f58:	1885883a 	add	r2,r3,r2
   15f5c:	10802444 	addi	r2,r2,145
   15f60:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15f64:	e0bffe17 	ldw	r2,-8(fp)
   15f68:	10800044 	addi	r2,r2,1
   15f6c:	e0bffe15 	stw	r2,-8(fp)
   15f70:	e0bffe17 	ldw	r2,-8(fp)
   15f74:	10800090 	cmplti	r2,r2,2
   15f78:	103fe21e 	bne	r2,zero,15f04 <__alt_data_end+0xf0015f04>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   15f7c:	0001883a 	nop
   15f80:	e037883a 	mov	sp,fp
   15f84:	dfc00117 	ldw	ra,4(sp)
   15f88:	df000017 	ldw	fp,0(sp)
   15f8c:	dec00204 	addi	sp,sp,8
   15f90:	f800283a 	ret

00015f94 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   15f94:	defff704 	addi	sp,sp,-36
   15f98:	dfc00815 	stw	ra,32(sp)
   15f9c:	df000715 	stw	fp,28(sp)
   15fa0:	df000704 	addi	fp,sp,28
   15fa4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   15fa8:	e0bfff17 	ldw	r2,-4(fp)
   15fac:	10800943 	ldbu	r2,37(r2)
   15fb0:	10803fcc 	andi	r2,r2,255
   15fb4:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15fb8:	e03ff915 	stw	zero,-28(fp)
   15fbc:	00006806 	br	16160 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   15fc0:	e0ffff17 	ldw	r3,-4(fp)
   15fc4:	e0bff917 	ldw	r2,-28(fp)
   15fc8:	108018e4 	muli	r2,r2,99
   15fcc:	1885883a 	add	r2,r3,r2
   15fd0:	10802444 	addi	r2,r2,145
   15fd4:	10800003 	ldbu	r2,0(r2)
   15fd8:	10803fcc 	andi	r2,r2,255
   15fdc:	1080201c 	xori	r2,r2,128
   15fe0:	10bfe004 	addi	r2,r2,-128
   15fe4:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   15fe8:	e0ffff17 	ldw	r3,-4(fp)
   15fec:	e0bff917 	ldw	r2,-28(fp)
   15ff0:	108018e4 	muli	r2,r2,99
   15ff4:	1885883a 	add	r2,r3,r2
   15ff8:	10802484 	addi	r2,r2,146
   15ffc:	10800003 	ldbu	r2,0(r2)
   16000:	10c03fcc 	andi	r3,r2,255
   16004:	e0bffc17 	ldw	r2,-16(fp)
   16008:	1885383a 	mul	r2,r3,r2
   1600c:	1005d23a 	srai	r2,r2,8
   16010:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   16014:	e0fffb17 	ldw	r3,-20(fp)
   16018:	e0bffd17 	ldw	r2,-12(fp)
   1601c:	18800116 	blt	r3,r2,16024 <lcd_repaint_screen+0x90>
      offset = 0;
   16020:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16024:	e03ffa15 	stw	zero,-24(fp)
   16028:	00004706 	br	16148 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   1602c:	e0fffa17 	ldw	r3,-24(fp)
   16030:	e0bffb17 	ldw	r2,-20(fp)
   16034:	1885883a 	add	r2,r3,r2
   16038:	e0fffd17 	ldw	r3,-12(fp)
   1603c:	10c9283a 	div	r4,r2,r3
   16040:	e0fffd17 	ldw	r3,-12(fp)
   16044:	20c7383a 	mul	r3,r4,r3
   16048:	10c5c83a 	sub	r2,r2,r3
   1604c:	e13fff17 	ldw	r4,-4(fp)
   16050:	e0fff917 	ldw	r3,-28(fp)
   16054:	18c018e4 	muli	r3,r3,99
   16058:	20c7883a 	add	r3,r4,r3
   1605c:	1885883a 	add	r2,r3,r2
   16060:	10801004 	addi	r2,r2,64
   16064:	10800003 	ldbu	r2,0(r2)
   16068:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   1606c:	e0ffff17 	ldw	r3,-4(fp)
   16070:	e0bff917 	ldw	r2,-28(fp)
   16074:	108018e4 	muli	r2,r2,99
   16078:	1887883a 	add	r3,r3,r2
   1607c:	e0bffa17 	ldw	r2,-24(fp)
   16080:	1885883a 	add	r2,r3,r2
   16084:	10800c04 	addi	r2,r2,48
   16088:	10800003 	ldbu	r2,0(r2)
   1608c:	10c03fcc 	andi	r3,r2,255
   16090:	18c0201c 	xori	r3,r3,128
   16094:	18ffe004 	addi	r3,r3,-128
   16098:	e0bffe07 	ldb	r2,-8(fp)
   1609c:	18802726 	beq	r3,r2,1613c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   160a0:	e0fff917 	ldw	r3,-28(fp)
   160a4:	d0a01604 	addi	r2,gp,-32680
   160a8:	1885883a 	add	r2,r3,r2
   160ac:	10800003 	ldbu	r2,0(r2)
   160b0:	1007883a 	mov	r3,r2
   160b4:	e0bffa17 	ldw	r2,-24(fp)
   160b8:	1885883a 	add	r2,r3,r2
   160bc:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   160c0:	e0fffe43 	ldbu	r3,-7(fp)
   160c4:	e0bfff17 	ldw	r2,-4(fp)
   160c8:	108008c3 	ldbu	r2,35(r2)
   160cc:	10803fcc 	andi	r2,r2,255
   160d0:	1080201c 	xori	r2,r2,128
   160d4:	10bfe004 	addi	r2,r2,-128
   160d8:	18800a26 	beq	r3,r2,16104 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   160dc:	e0fffe43 	ldbu	r3,-7(fp)
   160e0:	00bfe004 	movi	r2,-128
   160e4:	1884b03a 	or	r2,r3,r2
   160e8:	10803fcc 	andi	r2,r2,255
   160ec:	100b883a 	mov	r5,r2
   160f0:	e13fff17 	ldw	r4,-4(fp)
   160f4:	0015d340 	call	15d34 <lcd_write_command>
          sp->address = address;
   160f8:	e0fffe43 	ldbu	r3,-7(fp)
   160fc:	e0bfff17 	ldw	r2,-4(fp)
   16100:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   16104:	e0bffe03 	ldbu	r2,-8(fp)
   16108:	10803fcc 	andi	r2,r2,255
   1610c:	100b883a 	mov	r5,r2
   16110:	e13fff17 	ldw	r4,-4(fp)
   16114:	0015dec0 	call	15dec <lcd_write_data>
        sp->line[y].visible[x] = c;
   16118:	e0ffff17 	ldw	r3,-4(fp)
   1611c:	e0bff917 	ldw	r2,-28(fp)
   16120:	108018e4 	muli	r2,r2,99
   16124:	1887883a 	add	r3,r3,r2
   16128:	e0bffa17 	ldw	r2,-24(fp)
   1612c:	1885883a 	add	r2,r3,r2
   16130:	10800c04 	addi	r2,r2,48
   16134:	e0fffe03 	ldbu	r3,-8(fp)
   16138:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1613c:	e0bffa17 	ldw	r2,-24(fp)
   16140:	10800044 	addi	r2,r2,1
   16144:	e0bffa15 	stw	r2,-24(fp)
   16148:	e0bffa17 	ldw	r2,-24(fp)
   1614c:	10800410 	cmplti	r2,r2,16
   16150:	103fb61e 	bne	r2,zero,1602c <__alt_data_end+0xf001602c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16154:	e0bff917 	ldw	r2,-28(fp)
   16158:	10800044 	addi	r2,r2,1
   1615c:	e0bff915 	stw	r2,-28(fp)
   16160:	e0bff917 	ldw	r2,-28(fp)
   16164:	10800090 	cmplti	r2,r2,2
   16168:	103f951e 	bne	r2,zero,15fc0 <__alt_data_end+0xf0015fc0>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   1616c:	0001883a 	nop
   16170:	e037883a 	mov	sp,fp
   16174:	dfc00117 	ldw	ra,4(sp)
   16178:	df000017 	ldw	fp,0(sp)
   1617c:	dec00204 	addi	sp,sp,8
   16180:	f800283a 	ret

00016184 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   16184:	defffc04 	addi	sp,sp,-16
   16188:	dfc00315 	stw	ra,12(sp)
   1618c:	df000215 	stw	fp,8(sp)
   16190:	df000204 	addi	fp,sp,8
   16194:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16198:	e03ffe15 	stw	zero,-8(fp)
   1619c:	00001d06 	br	16214 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   161a0:	e0bffe17 	ldw	r2,-8(fp)
   161a4:	00800f16 	blt	zero,r2,161e4 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   161a8:	e0bffe17 	ldw	r2,-8(fp)
   161ac:	108018e4 	muli	r2,r2,99
   161b0:	10801004 	addi	r2,r2,64
   161b4:	e0ffff17 	ldw	r3,-4(fp)
   161b8:	1889883a 	add	r4,r3,r2
   161bc:	e0bffe17 	ldw	r2,-8(fp)
   161c0:	10800044 	addi	r2,r2,1
   161c4:	108018e4 	muli	r2,r2,99
   161c8:	10801004 	addi	r2,r2,64
   161cc:	e0ffff17 	ldw	r3,-4(fp)
   161d0:	1885883a 	add	r2,r3,r2
   161d4:	01801404 	movi	r6,80
   161d8:	100b883a 	mov	r5,r2
   161dc:	00086b40 	call	86b4 <memcpy>
   161e0:	00000906 	br	16208 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   161e4:	e0bffe17 	ldw	r2,-8(fp)
   161e8:	108018e4 	muli	r2,r2,99
   161ec:	10801004 	addi	r2,r2,64
   161f0:	e0ffff17 	ldw	r3,-4(fp)
   161f4:	1885883a 	add	r2,r3,r2
   161f8:	01801404 	movi	r6,80
   161fc:	01400804 	movi	r5,32
   16200:	1009883a 	mov	r4,r2
   16204:	00087fc0 	call	87fc <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16208:	e0bffe17 	ldw	r2,-8(fp)
   1620c:	10800044 	addi	r2,r2,1
   16210:	e0bffe15 	stw	r2,-8(fp)
   16214:	e0bffe17 	ldw	r2,-8(fp)
   16218:	10800090 	cmplti	r2,r2,2
   1621c:	103fe01e 	bne	r2,zero,161a0 <__alt_data_end+0xf00161a0>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16220:	e0bfff17 	ldw	r2,-4(fp)
   16224:	10800883 	ldbu	r2,34(r2)
   16228:	10bfffc4 	addi	r2,r2,-1
   1622c:	1007883a 	mov	r3,r2
   16230:	e0bfff17 	ldw	r2,-4(fp)
   16234:	10c00885 	stb	r3,34(r2)
}
   16238:	0001883a 	nop
   1623c:	e037883a 	mov	sp,fp
   16240:	dfc00117 	ldw	ra,4(sp)
   16244:	df000017 	ldw	fp,0(sp)
   16248:	dec00204 	addi	sp,sp,8
   1624c:	f800283a 	ret

00016250 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16250:	defff904 	addi	sp,sp,-28
   16254:	dfc00615 	stw	ra,24(sp)
   16258:	df000515 	stw	fp,20(sp)
   1625c:	df000504 	addi	fp,sp,20
   16260:	e13ffe15 	stw	r4,-8(fp)
   16264:	2805883a 	mov	r2,r5
   16268:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   1626c:	e03ffb15 	stw	zero,-20(fp)
   16270:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   16274:	e0bffe17 	ldw	r2,-8(fp)
   16278:	10800a03 	ldbu	r2,40(r2)
   1627c:	10803fcc 	andi	r2,r2,255
   16280:	1080201c 	xori	r2,r2,128
   16284:	10bfe004 	addi	r2,r2,-128
   16288:	108016d8 	cmpnei	r2,r2,91
   1628c:	1000411e 	bne	r2,zero,16394 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16290:	e0bffe17 	ldw	r2,-8(fp)
   16294:	10800a04 	addi	r2,r2,40
   16298:	10800044 	addi	r2,r2,1
   1629c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   162a0:	00000c06 	br	162d4 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   162a4:	e0bffb17 	ldw	r2,-20(fp)
   162a8:	10c002a4 	muli	r3,r2,10
   162ac:	e0bffd17 	ldw	r2,-12(fp)
   162b0:	11000044 	addi	r4,r2,1
   162b4:	e13ffd15 	stw	r4,-12(fp)
   162b8:	10800003 	ldbu	r2,0(r2)
   162bc:	10803fcc 	andi	r2,r2,255
   162c0:	1080201c 	xori	r2,r2,128
   162c4:	10bfe004 	addi	r2,r2,-128
   162c8:	10bff404 	addi	r2,r2,-48
   162cc:	1885883a 	add	r2,r3,r2
   162d0:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   162d4:	d0e01b17 	ldw	r3,-32660(gp)
   162d8:	e0bffd17 	ldw	r2,-12(fp)
   162dc:	10800003 	ldbu	r2,0(r2)
   162e0:	10803fcc 	andi	r2,r2,255
   162e4:	1080201c 	xori	r2,r2,128
   162e8:	10bfe004 	addi	r2,r2,-128
   162ec:	10800044 	addi	r2,r2,1
   162f0:	1885883a 	add	r2,r3,r2
   162f4:	10800003 	ldbu	r2,0(r2)
   162f8:	10803fcc 	andi	r2,r2,255
   162fc:	1080010c 	andi	r2,r2,4
   16300:	103fe81e 	bne	r2,zero,162a4 <__alt_data_end+0xf00162a4>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   16304:	e0bffd17 	ldw	r2,-12(fp)
   16308:	10800003 	ldbu	r2,0(r2)
   1630c:	10803fcc 	andi	r2,r2,255
   16310:	1080201c 	xori	r2,r2,128
   16314:	10bfe004 	addi	r2,r2,-128
   16318:	10800ed8 	cmpnei	r2,r2,59
   1631c:	10001f1e 	bne	r2,zero,1639c <lcd_handle_escape+0x14c>
    {
      ptr++;
   16320:	e0bffd17 	ldw	r2,-12(fp)
   16324:	10800044 	addi	r2,r2,1
   16328:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   1632c:	00000c06 	br	16360 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16330:	e0bffc17 	ldw	r2,-16(fp)
   16334:	10c002a4 	muli	r3,r2,10
   16338:	e0bffd17 	ldw	r2,-12(fp)
   1633c:	11000044 	addi	r4,r2,1
   16340:	e13ffd15 	stw	r4,-12(fp)
   16344:	10800003 	ldbu	r2,0(r2)
   16348:	10803fcc 	andi	r2,r2,255
   1634c:	1080201c 	xori	r2,r2,128
   16350:	10bfe004 	addi	r2,r2,-128
   16354:	10bff404 	addi	r2,r2,-48
   16358:	1885883a 	add	r2,r3,r2
   1635c:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16360:	d0e01b17 	ldw	r3,-32660(gp)
   16364:	e0bffd17 	ldw	r2,-12(fp)
   16368:	10800003 	ldbu	r2,0(r2)
   1636c:	10803fcc 	andi	r2,r2,255
   16370:	1080201c 	xori	r2,r2,128
   16374:	10bfe004 	addi	r2,r2,-128
   16378:	10800044 	addi	r2,r2,1
   1637c:	1885883a 	add	r2,r3,r2
   16380:	10800003 	ldbu	r2,0(r2)
   16384:	10803fcc 	andi	r2,r2,255
   16388:	1080010c 	andi	r2,r2,4
   1638c:	103fe81e 	bne	r2,zero,16330 <__alt_data_end+0xf0016330>
   16390:	00000206 	br	1639c <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   16394:	00bfffc4 	movi	r2,-1
   16398:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   1639c:	e0bfff07 	ldb	r2,-4(fp)
   163a0:	10c012a0 	cmpeqi	r3,r2,74
   163a4:	1800291e 	bne	r3,zero,1644c <lcd_handle_escape+0x1fc>
   163a8:	10c012c8 	cmpgei	r3,r2,75
   163ac:	1800031e 	bne	r3,zero,163bc <lcd_handle_escape+0x16c>
   163b0:	10801220 	cmpeqi	r2,r2,72
   163b4:	1000061e 	bne	r2,zero,163d0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   163b8:	00004a06 	br	164e4 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   163bc:	10c012e0 	cmpeqi	r3,r2,75
   163c0:	1800281e 	bne	r3,zero,16464 <lcd_handle_escape+0x214>
   163c4:	108019a0 	cmpeqi	r2,r2,102
   163c8:	1000011e 	bne	r2,zero,163d0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   163cc:	00004506 	br	164e4 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   163d0:	e0bffc17 	ldw	r2,-16(fp)
   163d4:	0080050e 	bge	zero,r2,163ec <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   163d8:	e0bffc17 	ldw	r2,-16(fp)
   163dc:	10bfffc4 	addi	r2,r2,-1
   163e0:	1007883a 	mov	r3,r2
   163e4:	e0bffe17 	ldw	r2,-8(fp)
   163e8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   163ec:	e0bffb17 	ldw	r2,-20(fp)
   163f0:	0080370e 	bge	zero,r2,164d0 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   163f4:	e0bffb17 	ldw	r2,-20(fp)
   163f8:	10bfffc4 	addi	r2,r2,-1
   163fc:	1007883a 	mov	r3,r2
   16400:	e0bffe17 	ldw	r2,-8(fp)
   16404:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16408:	e0bffe17 	ldw	r2,-8(fp)
   1640c:	10800883 	ldbu	r2,34(r2)
   16410:	10803fcc 	andi	r2,r2,255
   16414:	10800170 	cmpltui	r2,r2,5
   16418:	1000061e 	bne	r2,zero,16434 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1641c:	e0bffe17 	ldw	r2,-8(fp)
   16420:	00c00104 	movi	r3,4
   16424:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16428:	00000206 	br	16434 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1642c:	e13ffe17 	ldw	r4,-8(fp)
   16430:	00161840 	call	16184 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   16434:	e0bffe17 	ldw	r2,-8(fp)
   16438:	10800883 	ldbu	r2,34(r2)
   1643c:	10803fcc 	andi	r2,r2,255
   16440:	108000e8 	cmpgeui	r2,r2,3
   16444:	103ff91e 	bne	r2,zero,1642c <__alt_data_end+0xf001642c>
        lcd_scroll_up(sp);
    }
    break;
   16448:	00002106 	br	164d0 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   1644c:	e0bffb17 	ldw	r2,-20(fp)
   16450:	10800098 	cmpnei	r2,r2,2
   16454:	1000201e 	bne	r2,zero,164d8 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16458:	e13ffe17 	ldw	r4,-8(fp)
   1645c:	0015ec40 	call	15ec4 <lcd_clear_screen>
    break;
   16460:	00001d06 	br	164d8 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   16464:	e0bffb17 	ldw	r2,-20(fp)
   16468:	00801d16 	blt	zero,r2,164e0 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1646c:	e0bffe17 	ldw	r2,-8(fp)
   16470:	10800843 	ldbu	r2,33(r2)
   16474:	10803fcc 	andi	r2,r2,255
   16478:	10801428 	cmpgeui	r2,r2,80
   1647c:	1000181e 	bne	r2,zero,164e0 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16480:	e0bffe17 	ldw	r2,-8(fp)
   16484:	10800883 	ldbu	r2,34(r2)
   16488:	10803fcc 	andi	r2,r2,255
   1648c:	108018e4 	muli	r2,r2,99
   16490:	10801004 	addi	r2,r2,64
   16494:	e0fffe17 	ldw	r3,-8(fp)
   16498:	1887883a 	add	r3,r3,r2
   1649c:	e0bffe17 	ldw	r2,-8(fp)
   164a0:	10800843 	ldbu	r2,33(r2)
   164a4:	10803fcc 	andi	r2,r2,255
   164a8:	1889883a 	add	r4,r3,r2
   164ac:	e0bffe17 	ldw	r2,-8(fp)
   164b0:	10800843 	ldbu	r2,33(r2)
   164b4:	10803fcc 	andi	r2,r2,255
   164b8:	00c01404 	movi	r3,80
   164bc:	1885c83a 	sub	r2,r3,r2
   164c0:	100d883a 	mov	r6,r2
   164c4:	01400804 	movi	r5,32
   164c8:	00087fc0 	call	87fc <memset>
    }
    break;
   164cc:	00000406 	br	164e0 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   164d0:	0001883a 	nop
   164d4:	00000306 	br	164e4 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   164d8:	0001883a 	nop
   164dc:	00000106 	br	164e4 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   164e0:	0001883a 	nop
  }
}
   164e4:	0001883a 	nop
   164e8:	e037883a 	mov	sp,fp
   164ec:	dfc00117 	ldw	ra,4(sp)
   164f0:	df000017 	ldw	fp,0(sp)
   164f4:	dec00204 	addi	sp,sp,8
   164f8:	f800283a 	ret

000164fc <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   164fc:	defff304 	addi	sp,sp,-52
   16500:	dfc00c15 	stw	ra,48(sp)
   16504:	df000b15 	stw	fp,44(sp)
   16508:	df000b04 	addi	fp,sp,44
   1650c:	e13ffc15 	stw	r4,-16(fp)
   16510:	e17ffd15 	stw	r5,-12(fp)
   16514:	e1bffe15 	stw	r6,-8(fp)
   16518:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1651c:	e0bffe17 	ldw	r2,-8(fp)
   16520:	e0fffd17 	ldw	r3,-12(fp)
   16524:	1885883a 	add	r2,r3,r2
   16528:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1652c:	e0bffc17 	ldw	r2,-16(fp)
   16530:	00c00044 	movi	r3,1
   16534:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16538:	00009906 	br	167a0 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   1653c:	e0bffd17 	ldw	r2,-12(fp)
   16540:	10800003 	ldbu	r2,0(r2)
   16544:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16548:	e0bffc17 	ldw	r2,-16(fp)
   1654c:	10800903 	ldbu	r2,36(r2)
   16550:	10803fcc 	andi	r2,r2,255
   16554:	1080201c 	xori	r2,r2,128
   16558:	10bfe004 	addi	r2,r2,-128
   1655c:	10003716 	blt	r2,zero,1663c <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   16560:	e0bffc17 	ldw	r2,-16(fp)
   16564:	10800903 	ldbu	r2,36(r2)
   16568:	10803fcc 	andi	r2,r2,255
   1656c:	1080201c 	xori	r2,r2,128
   16570:	10bfe004 	addi	r2,r2,-128
   16574:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16578:	e0bffa17 	ldw	r2,-24(fp)
   1657c:	1000031e 	bne	r2,zero,1658c <altera_avalon_lcd_16207_write+0x90>
   16580:	e0bff907 	ldb	r2,-28(fp)
   16584:	108016d8 	cmpnei	r2,r2,91
   16588:	10000d1e 	bne	r2,zero,165c0 <altera_avalon_lcd_16207_write+0xc4>
   1658c:	e0bffa17 	ldw	r2,-24(fp)
   16590:	10001826 	beq	r2,zero,165f4 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   16594:	d0e01b17 	ldw	r3,-32660(gp)
   16598:	e0bff907 	ldb	r2,-28(fp)
   1659c:	10800044 	addi	r2,r2,1
   165a0:	1885883a 	add	r2,r3,r2
   165a4:	10800003 	ldbu	r2,0(r2)
   165a8:	10803fcc 	andi	r2,r2,255
   165ac:	1080010c 	andi	r2,r2,4
   165b0:	1000101e 	bne	r2,zero,165f4 <altera_avalon_lcd_16207_write+0xf8>
   165b4:	e0bff907 	ldb	r2,-28(fp)
   165b8:	10800ee0 	cmpeqi	r2,r2,59
   165bc:	10000d1e 	bne	r2,zero,165f4 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   165c0:	e0fffc17 	ldw	r3,-16(fp)
   165c4:	e0bffa17 	ldw	r2,-24(fp)
   165c8:	1885883a 	add	r2,r3,r2
   165cc:	10800a04 	addi	r2,r2,40
   165d0:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   165d4:	e0bff907 	ldb	r2,-28(fp)
   165d8:	100b883a 	mov	r5,r2
   165dc:	e13ffc17 	ldw	r4,-16(fp)
   165e0:	00162500 	call	16250 <lcd_handle_escape>

        sp->esccount = -1;
   165e4:	e0bffc17 	ldw	r2,-16(fp)
   165e8:	00ffffc4 	movi	r3,-1
   165ec:	10c00905 	stb	r3,36(r2)
   165f0:	00006806 	br	16794 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   165f4:	e0bffc17 	ldw	r2,-16(fp)
   165f8:	10800903 	ldbu	r2,36(r2)
   165fc:	10803fcc 	andi	r2,r2,255
   16600:	108001e8 	cmpgeui	r2,r2,7
   16604:	1000631e 	bne	r2,zero,16794 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16608:	e0fffc17 	ldw	r3,-16(fp)
   1660c:	e0bffa17 	ldw	r2,-24(fp)
   16610:	1885883a 	add	r2,r3,r2
   16614:	10800a04 	addi	r2,r2,40
   16618:	e0fff903 	ldbu	r3,-28(fp)
   1661c:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16620:	e0bffc17 	ldw	r2,-16(fp)
   16624:	10800903 	ldbu	r2,36(r2)
   16628:	10800044 	addi	r2,r2,1
   1662c:	1007883a 	mov	r3,r2
   16630:	e0bffc17 	ldw	r2,-16(fp)
   16634:	10c00905 	stb	r3,36(r2)
   16638:	00005606 	br	16794 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   1663c:	e0bff907 	ldb	r2,-28(fp)
   16640:	108006d8 	cmpnei	r2,r2,27
   16644:	1000031e 	bne	r2,zero,16654 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16648:	e0bffc17 	ldw	r2,-16(fp)
   1664c:	10000905 	stb	zero,36(r2)
   16650:	00005006 	br	16794 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   16654:	e0bff907 	ldb	r2,-28(fp)
   16658:	10800358 	cmpnei	r2,r2,13
   1665c:	1000031e 	bne	r2,zero,1666c <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16660:	e0bffc17 	ldw	r2,-16(fp)
   16664:	10000845 	stb	zero,33(r2)
   16668:	00004a06 	br	16794 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   1666c:	e0bff907 	ldb	r2,-28(fp)
   16670:	10800298 	cmpnei	r2,r2,10
   16674:	1000101e 	bne	r2,zero,166b8 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   16678:	e0bffc17 	ldw	r2,-16(fp)
   1667c:	10000845 	stb	zero,33(r2)
      sp->y++;
   16680:	e0bffc17 	ldw	r2,-16(fp)
   16684:	10800883 	ldbu	r2,34(r2)
   16688:	10800044 	addi	r2,r2,1
   1668c:	1007883a 	mov	r3,r2
   16690:	e0bffc17 	ldw	r2,-16(fp)
   16694:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   16698:	e0bffc17 	ldw	r2,-16(fp)
   1669c:	10800883 	ldbu	r2,34(r2)
   166a0:	10803fcc 	andi	r2,r2,255
   166a4:	108000f0 	cmpltui	r2,r2,3
   166a8:	10003a1e 	bne	r2,zero,16794 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   166ac:	e13ffc17 	ldw	r4,-16(fp)
   166b0:	00161840 	call	16184 <lcd_scroll_up>
   166b4:	00003706 	br	16794 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   166b8:	e0bff907 	ldb	r2,-28(fp)
   166bc:	10800218 	cmpnei	r2,r2,8
   166c0:	10000b1e 	bne	r2,zero,166f0 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   166c4:	e0bffc17 	ldw	r2,-16(fp)
   166c8:	10800843 	ldbu	r2,33(r2)
   166cc:	10803fcc 	andi	r2,r2,255
   166d0:	10003026 	beq	r2,zero,16794 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   166d4:	e0bffc17 	ldw	r2,-16(fp)
   166d8:	10800843 	ldbu	r2,33(r2)
   166dc:	10bfffc4 	addi	r2,r2,-1
   166e0:	1007883a 	mov	r3,r2
   166e4:	e0bffc17 	ldw	r2,-16(fp)
   166e8:	10c00845 	stb	r3,33(r2)
   166ec:	00002906 	br	16794 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   166f0:	d0e01b17 	ldw	r3,-32660(gp)
   166f4:	e0bff907 	ldb	r2,-28(fp)
   166f8:	10800044 	addi	r2,r2,1
   166fc:	1885883a 	add	r2,r3,r2
   16700:	10800003 	ldbu	r2,0(r2)
   16704:	10803fcc 	andi	r2,r2,255
   16708:	1080201c 	xori	r2,r2,128
   1670c:	10bfe004 	addi	r2,r2,-128
   16710:	108025cc 	andi	r2,r2,151
   16714:	10001f26 	beq	r2,zero,16794 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   16718:	e0bffc17 	ldw	r2,-16(fp)
   1671c:	10800883 	ldbu	r2,34(r2)
   16720:	10803fcc 	andi	r2,r2,255
   16724:	108000b0 	cmpltui	r2,r2,2
   16728:	1000021e 	bne	r2,zero,16734 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   1672c:	e13ffc17 	ldw	r4,-16(fp)
   16730:	00161840 	call	16184 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16734:	e0bffc17 	ldw	r2,-16(fp)
   16738:	10800843 	ldbu	r2,33(r2)
   1673c:	10803fcc 	andi	r2,r2,255
   16740:	10801428 	cmpgeui	r2,r2,80
   16744:	10000d1e 	bne	r2,zero,1677c <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   16748:	e0bffc17 	ldw	r2,-16(fp)
   1674c:	10800883 	ldbu	r2,34(r2)
   16750:	10c03fcc 	andi	r3,r2,255
   16754:	e0bffc17 	ldw	r2,-16(fp)
   16758:	10800843 	ldbu	r2,33(r2)
   1675c:	10803fcc 	andi	r2,r2,255
   16760:	e13ffc17 	ldw	r4,-16(fp)
   16764:	18c018e4 	muli	r3,r3,99
   16768:	20c7883a 	add	r3,r4,r3
   1676c:	1885883a 	add	r2,r3,r2
   16770:	10801004 	addi	r2,r2,64
   16774:	e0fff903 	ldbu	r3,-28(fp)
   16778:	10c00005 	stb	r3,0(r2)

      sp->x++;
   1677c:	e0bffc17 	ldw	r2,-16(fp)
   16780:	10800843 	ldbu	r2,33(r2)
   16784:	10800044 	addi	r2,r2,1
   16788:	1007883a 	mov	r3,r2
   1678c:	e0bffc17 	ldw	r2,-16(fp)
   16790:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   16794:	e0bffd17 	ldw	r2,-12(fp)
   16798:	10800044 	addi	r2,r2,1
   1679c:	e0bffd15 	stw	r2,-12(fp)
   167a0:	e0fffd17 	ldw	r3,-12(fp)
   167a4:	e0bff817 	ldw	r2,-32(fp)
   167a8:	18bf6436 	bltu	r3,r2,1653c <__alt_data_end+0xf001653c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   167ac:	00800404 	movi	r2,16
   167b0:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   167b4:	e03ff515 	stw	zero,-44(fp)
   167b8:	00003706 	br	16898 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   167bc:	00801404 	movi	r2,80
   167c0:	e0bff715 	stw	r2,-36(fp)
   167c4:	00001106 	br	1680c <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   167c8:	e0bff717 	ldw	r2,-36(fp)
   167cc:	10bfffc4 	addi	r2,r2,-1
   167d0:	e13ffc17 	ldw	r4,-16(fp)
   167d4:	e0fff517 	ldw	r3,-44(fp)
   167d8:	18c018e4 	muli	r3,r3,99
   167dc:	20c7883a 	add	r3,r4,r3
   167e0:	1885883a 	add	r2,r3,r2
   167e4:	10801004 	addi	r2,r2,64
   167e8:	10800003 	ldbu	r2,0(r2)
   167ec:	10803fcc 	andi	r2,r2,255
   167f0:	1080201c 	xori	r2,r2,128
   167f4:	10bfe004 	addi	r2,r2,-128
   167f8:	10800820 	cmpeqi	r2,r2,32
   167fc:	10000626 	beq	r2,zero,16818 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16800:	e0bff717 	ldw	r2,-36(fp)
   16804:	10bfffc4 	addi	r2,r2,-1
   16808:	e0bff715 	stw	r2,-36(fp)
   1680c:	e0bff717 	ldw	r2,-36(fp)
   16810:	00bfed16 	blt	zero,r2,167c8 <__alt_data_end+0xf00167c8>
   16814:	00000106 	br	1681c <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   16818:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   1681c:	e0bff717 	ldw	r2,-36(fp)
   16820:	10800448 	cmpgei	r2,r2,17
   16824:	1000031e 	bne	r2,zero,16834 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   16828:	00800404 	movi	r2,16
   1682c:	e0bff715 	stw	r2,-36(fp)
   16830:	00000306 	br	16840 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   16834:	e0bff717 	ldw	r2,-36(fp)
   16838:	10800044 	addi	r2,r2,1
   1683c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   16840:	e0bff717 	ldw	r2,-36(fp)
   16844:	1009883a 	mov	r4,r2
   16848:	e0fffc17 	ldw	r3,-16(fp)
   1684c:	e0bff517 	ldw	r2,-44(fp)
   16850:	108018e4 	muli	r2,r2,99
   16854:	1885883a 	add	r2,r3,r2
   16858:	10802444 	addi	r2,r2,145
   1685c:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   16860:	e0fff617 	ldw	r3,-40(fp)
   16864:	e0bff717 	ldw	r2,-36(fp)
   16868:	1880020e 	bge	r3,r2,16874 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   1686c:	e0bff717 	ldw	r2,-36(fp)
   16870:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   16874:	e0fffc17 	ldw	r3,-16(fp)
   16878:	e0bff517 	ldw	r2,-44(fp)
   1687c:	108018e4 	muli	r2,r2,99
   16880:	1885883a 	add	r2,r3,r2
   16884:	10802484 	addi	r2,r2,146
   16888:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1688c:	e0bff517 	ldw	r2,-44(fp)
   16890:	10800044 	addi	r2,r2,1
   16894:	e0bff515 	stw	r2,-44(fp)
   16898:	e0bff517 	ldw	r2,-44(fp)
   1689c:	10800090 	cmplti	r2,r2,2
   168a0:	103fc61e 	bne	r2,zero,167bc <__alt_data_end+0xf00167bc>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   168a4:	e0bff617 	ldw	r2,-40(fp)
   168a8:	10800448 	cmpgei	r2,r2,17
   168ac:	1000031e 	bne	r2,zero,168bc <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   168b0:	e0bffc17 	ldw	r2,-16(fp)
   168b4:	10000985 	stb	zero,38(r2)
   168b8:	00002d06 	br	16970 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   168bc:	e0bff617 	ldw	r2,-40(fp)
   168c0:	1085883a 	add	r2,r2,r2
   168c4:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   168c8:	e0bff617 	ldw	r2,-40(fp)
   168cc:	1007883a 	mov	r3,r2
   168d0:	e0bffc17 	ldw	r2,-16(fp)
   168d4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   168d8:	e03ff515 	stw	zero,-44(fp)
   168dc:	00002106 	br	16964 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   168e0:	e0fffc17 	ldw	r3,-16(fp)
   168e4:	e0bff517 	ldw	r2,-44(fp)
   168e8:	108018e4 	muli	r2,r2,99
   168ec:	1885883a 	add	r2,r3,r2
   168f0:	10802444 	addi	r2,r2,145
   168f4:	10800003 	ldbu	r2,0(r2)
   168f8:	10803fcc 	andi	r2,r2,255
   168fc:	1080201c 	xori	r2,r2,128
   16900:	10bfe004 	addi	r2,r2,-128
   16904:	10800450 	cmplti	r2,r2,17
   16908:	1000131e 	bne	r2,zero,16958 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   1690c:	e0fffc17 	ldw	r3,-16(fp)
   16910:	e0bff517 	ldw	r2,-44(fp)
   16914:	108018e4 	muli	r2,r2,99
   16918:	1885883a 	add	r2,r3,r2
   1691c:	10802444 	addi	r2,r2,145
   16920:	10800003 	ldbu	r2,0(r2)
   16924:	10803fcc 	andi	r2,r2,255
   16928:	1080201c 	xori	r2,r2,128
   1692c:	10bfe004 	addi	r2,r2,-128
   16930:	1006923a 	slli	r3,r2,8
   16934:	e0bff617 	ldw	r2,-40(fp)
   16938:	1885283a 	div	r2,r3,r2
   1693c:	1009883a 	mov	r4,r2
   16940:	e0fffc17 	ldw	r3,-16(fp)
   16944:	e0bff517 	ldw	r2,-44(fp)
   16948:	108018e4 	muli	r2,r2,99
   1694c:	1885883a 	add	r2,r3,r2
   16950:	10802484 	addi	r2,r2,146
   16954:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16958:	e0bff517 	ldw	r2,-44(fp)
   1695c:	10800044 	addi	r2,r2,1
   16960:	e0bff515 	stw	r2,-44(fp)
   16964:	e0bff517 	ldw	r2,-44(fp)
   16968:	10800090 	cmplti	r2,r2,2
   1696c:	103fdc1e 	bne	r2,zero,168e0 <__alt_data_end+0xf00168e0>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   16970:	e0bffc17 	ldw	r2,-16(fp)
   16974:	10800943 	ldbu	r2,37(r2)
   16978:	10803fcc 	andi	r2,r2,255
   1697c:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   16980:	e13ffc17 	ldw	r4,-16(fp)
   16984:	0015f940 	call	15f94 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   16988:	e0bffc17 	ldw	r2,-16(fp)
   1698c:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   16990:	e0bffc17 	ldw	r2,-16(fp)
   16994:	10800943 	ldbu	r2,37(r2)
   16998:	10c03fcc 	andi	r3,r2,255
   1699c:	e0bffb17 	ldw	r2,-20(fp)
   169a0:	18800426 	beq	r3,r2,169b4 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   169a4:	e0bffc17 	ldw	r2,-16(fp)
   169a8:	00c00044 	movi	r3,1
   169ac:	10c009c5 	stb	r3,39(r2)
  }
   169b0:	003fef06 	br	16970 <__alt_data_end+0xf0016970>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   169b4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   169b8:	e0bffe17 	ldw	r2,-8(fp)
}
   169bc:	e037883a 	mov	sp,fp
   169c0:	dfc00117 	ldw	ra,4(sp)
   169c4:	df000017 	ldw	fp,0(sp)
   169c8:	dec00204 	addi	sp,sp,8
   169cc:	f800283a 	ret

000169d0 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   169d0:	defffc04 	addi	sp,sp,-16
   169d4:	dfc00315 	stw	ra,12(sp)
   169d8:	df000215 	stw	fp,8(sp)
   169dc:	df000204 	addi	fp,sp,8
   169e0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   169e4:	e0bfff17 	ldw	r2,-4(fp)
   169e8:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   169ec:	e0bffe17 	ldw	r2,-8(fp)
   169f0:	10800943 	ldbu	r2,37(r2)
   169f4:	10803fcc 	andi	r2,r2,255
   169f8:	10c00044 	addi	r3,r2,1
   169fc:	e0bffe17 	ldw	r2,-8(fp)
   16a00:	10800983 	ldbu	r2,38(r2)
   16a04:	10803fcc 	andi	r2,r2,255
   16a08:	18800316 	blt	r3,r2,16a18 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   16a0c:	e0bffe17 	ldw	r2,-8(fp)
   16a10:	10000945 	stb	zero,37(r2)
   16a14:	00000606 	br	16a30 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   16a18:	e0bffe17 	ldw	r2,-8(fp)
   16a1c:	10800943 	ldbu	r2,37(r2)
   16a20:	10800044 	addi	r2,r2,1
   16a24:	1007883a 	mov	r3,r2
   16a28:	e0bffe17 	ldw	r2,-8(fp)
   16a2c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   16a30:	e0bffe17 	ldw	r2,-8(fp)
   16a34:	10800983 	ldbu	r2,38(r2)
   16a38:	10803fcc 	andi	r2,r2,255
   16a3c:	10000826 	beq	r2,zero,16a60 <alt_lcd_16207_timeout+0x90>
   16a40:	e0bffe17 	ldw	r2,-8(fp)
   16a44:	108009c3 	ldbu	r2,39(r2)
   16a48:	10803fcc 	andi	r2,r2,255
   16a4c:	1080201c 	xori	r2,r2,128
   16a50:	10bfe004 	addi	r2,r2,-128
   16a54:	1000021e 	bne	r2,zero,16a60 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   16a58:	e13ffe17 	ldw	r4,-8(fp)
   16a5c:	0015f940 	call	15f94 <lcd_repaint_screen>

  return sp->period;
   16a60:	e0bffe17 	ldw	r2,-8(fp)
   16a64:	10800717 	ldw	r2,28(r2)
}
   16a68:	e037883a 	mov	sp,fp
   16a6c:	dfc00117 	ldw	ra,4(sp)
   16a70:	df000017 	ldw	fp,0(sp)
   16a74:	dec00204 	addi	sp,sp,8
   16a78:	f800283a 	ret

00016a7c <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   16a7c:	defffc04 	addi	sp,sp,-16
   16a80:	dfc00315 	stw	ra,12(sp)
   16a84:	df000215 	stw	fp,8(sp)
   16a88:	df000204 	addi	fp,sp,8
   16a8c:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   16a90:	e0bfff17 	ldw	r2,-4(fp)
   16a94:	10800017 	ldw	r2,0(r2)
   16a98:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   16a9c:	e0bfff17 	ldw	r2,-4(fp)
   16aa0:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   16aa4:	010ea604 	movi	r4,15000
   16aa8:	00197dc0 	call	197dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16aac:	e0bffe17 	ldw	r2,-8(fp)
   16ab0:	00c00c04 	movi	r3,48
   16ab4:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   16ab8:	01040104 	movi	r4,4100
   16abc:	00197dc0 	call	197dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16ac0:	e0bffe17 	ldw	r2,-8(fp)
   16ac4:	00c00c04 	movi	r3,48
   16ac8:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   16acc:	0100fa04 	movi	r4,1000
   16ad0:	00197dc0 	call	197dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16ad4:	e0bffe17 	ldw	r2,-8(fp)
   16ad8:	00c00c04 	movi	r3,48
   16adc:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   16ae0:	01400e04 	movi	r5,56
   16ae4:	e13fff17 	ldw	r4,-4(fp)
   16ae8:	0015d340 	call	15d34 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   16aec:	01400204 	movi	r5,8
   16af0:	e13fff17 	ldw	r4,-4(fp)
   16af4:	0015d340 	call	15d34 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   16af8:	e13fff17 	ldw	r4,-4(fp)
   16afc:	0015ec40 	call	15ec4 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   16b00:	01400184 	movi	r5,6
   16b04:	e13fff17 	ldw	r4,-4(fp)
   16b08:	0015d340 	call	15d34 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   16b0c:	01400304 	movi	r5,12
   16b10:	e13fff17 	ldw	r4,-4(fp)
   16b14:	0015d340 	call	15d34 <lcd_write_command>

  sp->esccount = -1;
   16b18:	e0bfff17 	ldw	r2,-4(fp)
   16b1c:	00ffffc4 	movi	r3,-1
   16b20:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   16b24:	e0bfff17 	ldw	r2,-4(fp)
   16b28:	10800a04 	addi	r2,r2,40
   16b2c:	01800204 	movi	r6,8
   16b30:	000b883a 	mov	r5,zero
   16b34:	1009883a 	mov	r4,r2
   16b38:	00087fc0 	call	87fc <memset>

  sp->scrollpos = 0;
   16b3c:	e0bfff17 	ldw	r2,-4(fp)
   16b40:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   16b44:	e0bfff17 	ldw	r2,-4(fp)
   16b48:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   16b4c:	e0bfff17 	ldw	r2,-4(fp)
   16b50:	100009c5 	stb	zero,39(r2)
   16b54:	d0e04f17 	ldw	r3,-32452(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   16b58:	00800284 	movi	r2,10
   16b5c:	1885203a 	divu	r2,r3,r2
   16b60:	1007883a 	mov	r3,r2
   16b64:	e0bfff17 	ldw	r2,-4(fp)
   16b68:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   16b6c:	e0bfff17 	ldw	r2,-4(fp)
   16b70:	10c00104 	addi	r3,r2,4
   16b74:	e0bfff17 	ldw	r2,-4(fp)
   16b78:	10800717 	ldw	r2,28(r2)
   16b7c:	e1ffff17 	ldw	r7,-4(fp)
   16b80:	01800074 	movhi	r6,1
   16b84:	319a7404 	addi	r6,r6,27088
   16b88:	100b883a 	mov	r5,r2
   16b8c:	1809883a 	mov	r4,r3
   16b90:	0018e140 	call	18e14 <alt_alarm_start>
}
   16b94:	0001883a 	nop
   16b98:	e037883a 	mov	sp,fp
   16b9c:	dfc00117 	ldw	ra,4(sp)
   16ba0:	df000017 	ldw	fp,0(sp)
   16ba4:	dec00204 	addi	sp,sp,8
   16ba8:	f800283a 	ret

00016bac <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16bac:	defffa04 	addi	sp,sp,-24
   16bb0:	dfc00515 	stw	ra,20(sp)
   16bb4:	df000415 	stw	fp,16(sp)
   16bb8:	df000404 	addi	fp,sp,16
   16bbc:	e13ffd15 	stw	r4,-12(fp)
   16bc0:	e17ffe15 	stw	r5,-8(fp)
   16bc4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   16bc8:	e0bffd17 	ldw	r2,-12(fp)
   16bcc:	10800017 	ldw	r2,0(r2)
   16bd0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   16bd4:	e0bffc17 	ldw	r2,-16(fp)
   16bd8:	10c00a04 	addi	r3,r2,40
   16bdc:	e0bffd17 	ldw	r2,-12(fp)
   16be0:	10800217 	ldw	r2,8(r2)
   16be4:	100f883a 	mov	r7,r2
   16be8:	e1bfff17 	ldw	r6,-4(fp)
   16bec:	e17ffe17 	ldw	r5,-8(fp)
   16bf0:	1809883a 	mov	r4,r3
   16bf4:	00164fc0 	call	164fc <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   16bf8:	e037883a 	mov	sp,fp
   16bfc:	dfc00117 	ldw	ra,4(sp)
   16c00:	df000017 	ldw	fp,0(sp)
   16c04:	dec00204 	addi	sp,sp,8
   16c08:	f800283a 	ret

00016c0c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   16c0c:	defff904 	addi	sp,sp,-28
   16c10:	dfc00615 	stw	ra,24(sp)
   16c14:	df000515 	stw	fp,20(sp)
   16c18:	df000504 	addi	fp,sp,20
   16c1c:	e13ffe15 	stw	r4,-8(fp)
   16c20:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   16c24:	0007883a 	mov	r3,zero
   16c28:	e0bffe17 	ldw	r2,-8(fp)
   16c2c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   16c30:	e0bffe17 	ldw	r2,-8(fp)
   16c34:	10800104 	addi	r2,r2,4
   16c38:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16c3c:	0005303a 	rdctl	r2,status
   16c40:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16c44:	e0fffc17 	ldw	r3,-16(fp)
   16c48:	00bfff84 	movi	r2,-2
   16c4c:	1884703a 	and	r2,r3,r2
   16c50:	1001703a 	wrctl	status,r2
  
  return context;
   16c54:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   16c58:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   16c5c:	00196d40 	call	196d4 <alt_tick>
   16c60:	e0bffb17 	ldw	r2,-20(fp)
   16c64:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16c68:	e0bffd17 	ldw	r2,-12(fp)
   16c6c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   16c70:	0001883a 	nop
   16c74:	e037883a 	mov	sp,fp
   16c78:	dfc00117 	ldw	ra,4(sp)
   16c7c:	df000017 	ldw	fp,0(sp)
   16c80:	dec00204 	addi	sp,sp,8
   16c84:	f800283a 	ret

00016c88 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   16c88:	defff904 	addi	sp,sp,-28
   16c8c:	dfc00615 	stw	ra,24(sp)
   16c90:	df000515 	stw	fp,20(sp)
   16c94:	df000504 	addi	fp,sp,20
   16c98:	e13ffc15 	stw	r4,-16(fp)
   16c9c:	e17ffd15 	stw	r5,-12(fp)
   16ca0:	e1bffe15 	stw	r6,-8(fp)
   16ca4:	e1ffff15 	stw	r7,-4(fp)
   16ca8:	e0bfff17 	ldw	r2,-4(fp)
   16cac:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   16cb0:	d0a04f17 	ldw	r2,-32452(gp)
   16cb4:	1000021e 	bne	r2,zero,16cc0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   16cb8:	e0bffb17 	ldw	r2,-20(fp)
   16cbc:	d0a04f15 	stw	r2,-32452(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   16cc0:	e0bffc17 	ldw	r2,-16(fp)
   16cc4:	10800104 	addi	r2,r2,4
   16cc8:	00c001c4 	movi	r3,7
   16ccc:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   16cd0:	01800074 	movhi	r6,1
   16cd4:	319b0304 	addi	r6,r6,27660
   16cd8:	e17ffc17 	ldw	r5,-16(fp)
   16cdc:	e13ffe17 	ldw	r4,-8(fp)
   16ce0:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   16ce4:	0001883a 	nop
   16ce8:	e037883a 	mov	sp,fp
   16cec:	dfc00117 	ldw	ra,4(sp)
   16cf0:	df000017 	ldw	fp,0(sp)
   16cf4:	dec00204 	addi	sp,sp,8
   16cf8:	f800283a 	ret

00016cfc <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16cfc:	defffa04 	addi	sp,sp,-24
   16d00:	dfc00515 	stw	ra,20(sp)
   16d04:	df000415 	stw	fp,16(sp)
   16d08:	df000404 	addi	fp,sp,16
   16d0c:	e13ffd15 	stw	r4,-12(fp)
   16d10:	e17ffe15 	stw	r5,-8(fp)
   16d14:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16d18:	e0bffd17 	ldw	r2,-12(fp)
   16d1c:	10800017 	ldw	r2,0(r2)
   16d20:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   16d24:	e0bffc17 	ldw	r2,-16(fp)
   16d28:	10c00a04 	addi	r3,r2,40
   16d2c:	e0bffd17 	ldw	r2,-12(fp)
   16d30:	10800217 	ldw	r2,8(r2)
   16d34:	100f883a 	mov	r7,r2
   16d38:	e1bfff17 	ldw	r6,-4(fp)
   16d3c:	e17ffe17 	ldw	r5,-8(fp)
   16d40:	1809883a 	mov	r4,r3
   16d44:	001720c0 	call	1720c <altera_avalon_uart_read>
      fd->fd_flags);
}
   16d48:	e037883a 	mov	sp,fp
   16d4c:	dfc00117 	ldw	ra,4(sp)
   16d50:	df000017 	ldw	fp,0(sp)
   16d54:	dec00204 	addi	sp,sp,8
   16d58:	f800283a 	ret

00016d5c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16d5c:	defffa04 	addi	sp,sp,-24
   16d60:	dfc00515 	stw	ra,20(sp)
   16d64:	df000415 	stw	fp,16(sp)
   16d68:	df000404 	addi	fp,sp,16
   16d6c:	e13ffd15 	stw	r4,-12(fp)
   16d70:	e17ffe15 	stw	r5,-8(fp)
   16d74:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16d78:	e0bffd17 	ldw	r2,-12(fp)
   16d7c:	10800017 	ldw	r2,0(r2)
   16d80:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   16d84:	e0bffc17 	ldw	r2,-16(fp)
   16d88:	10c00a04 	addi	r3,r2,40
   16d8c:	e0bffd17 	ldw	r2,-12(fp)
   16d90:	10800217 	ldw	r2,8(r2)
   16d94:	100f883a 	mov	r7,r2
   16d98:	e1bfff17 	ldw	r6,-4(fp)
   16d9c:	e17ffe17 	ldw	r5,-8(fp)
   16da0:	1809883a 	mov	r4,r3
   16da4:	00174240 	call	17424 <altera_avalon_uart_write>
      fd->fd_flags);
}
   16da8:	e037883a 	mov	sp,fp
   16dac:	dfc00117 	ldw	ra,4(sp)
   16db0:	df000017 	ldw	fp,0(sp)
   16db4:	dec00204 	addi	sp,sp,8
   16db8:	f800283a 	ret

00016dbc <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   16dbc:	defffc04 	addi	sp,sp,-16
   16dc0:	dfc00315 	stw	ra,12(sp)
   16dc4:	df000215 	stw	fp,8(sp)
   16dc8:	df000204 	addi	fp,sp,8
   16dcc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16dd0:	e0bfff17 	ldw	r2,-4(fp)
   16dd4:	10800017 	ldw	r2,0(r2)
   16dd8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   16ddc:	e0bffe17 	ldw	r2,-8(fp)
   16de0:	10c00a04 	addi	r3,r2,40
   16de4:	e0bfff17 	ldw	r2,-4(fp)
   16de8:	10800217 	ldw	r2,8(r2)
   16dec:	100b883a 	mov	r5,r2
   16df0:	1809883a 	mov	r4,r3
   16df4:	001717c0 	call	1717c <altera_avalon_uart_close>
}
   16df8:	e037883a 	mov	sp,fp
   16dfc:	dfc00117 	ldw	ra,4(sp)
   16e00:	df000017 	ldw	fp,0(sp)
   16e04:	dec00204 	addi	sp,sp,8
   16e08:	f800283a 	ret

00016e0c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   16e0c:	defff904 	addi	sp,sp,-28
   16e10:	dfc00615 	stw	ra,24(sp)
   16e14:	df000515 	stw	fp,20(sp)
   16e18:	df000504 	addi	fp,sp,20
   16e1c:	e13ffd15 	stw	r4,-12(fp)
   16e20:	e17ffe15 	stw	r5,-8(fp)
   16e24:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   16e28:	e0bffd17 	ldw	r2,-12(fp)
   16e2c:	10800017 	ldw	r2,0(r2)
   16e30:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   16e34:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16e38:	1000041e 	bne	r2,zero,16e4c <altera_avalon_uart_init+0x40>
   16e3c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16e40:	1000021e 	bne	r2,zero,16e4c <altera_avalon_uart_init+0x40>
   16e44:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16e48:	10000226 	beq	r2,zero,16e54 <altera_avalon_uart_init+0x48>
   16e4c:	00800044 	movi	r2,1
   16e50:	00000106 	br	16e58 <altera_avalon_uart_init+0x4c>
   16e54:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16e58:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   16e5c:	e0bffc17 	ldw	r2,-16(fp)
   16e60:	10000d1e 	bne	r2,zero,16e98 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   16e64:	e0bffd17 	ldw	r2,-12(fp)
   16e68:	00c32004 	movi	r3,3200
   16e6c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   16e70:	e0bffb17 	ldw	r2,-20(fp)
   16e74:	10800304 	addi	r2,r2,12
   16e78:	e0fffd17 	ldw	r3,-12(fp)
   16e7c:	18c00117 	ldw	r3,4(r3)
   16e80:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   16e84:	01800074 	movhi	r6,1
   16e88:	319bac04 	addi	r6,r6,28336
   16e8c:	e17ffd17 	ldw	r5,-12(fp)
   16e90:	e13fff17 	ldw	r4,-4(fp)
   16e94:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   16e98:	0001883a 	nop
   16e9c:	e037883a 	mov	sp,fp
   16ea0:	dfc00117 	ldw	ra,4(sp)
   16ea4:	df000017 	ldw	fp,0(sp)
   16ea8:	dec00204 	addi	sp,sp,8
   16eac:	f800283a 	ret

00016eb0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   16eb0:	defff904 	addi	sp,sp,-28
   16eb4:	dfc00615 	stw	ra,24(sp)
   16eb8:	df000515 	stw	fp,20(sp)
   16ebc:	df000504 	addi	fp,sp,20
   16ec0:	e13ffe15 	stw	r4,-8(fp)
   16ec4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   16ec8:	e0bffe17 	ldw	r2,-8(fp)
   16ecc:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   16ed0:	e0bffb17 	ldw	r2,-20(fp)
   16ed4:	10800017 	ldw	r2,0(r2)
   16ed8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   16edc:	e0bffc17 	ldw	r2,-16(fp)
   16ee0:	10800204 	addi	r2,r2,8
   16ee4:	10800037 	ldwio	r2,0(r2)
   16ee8:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   16eec:	e0bffc17 	ldw	r2,-16(fp)
   16ef0:	10800204 	addi	r2,r2,8
   16ef4:	0007883a 	mov	r3,zero
   16ef8:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   16efc:	e0bffc17 	ldw	r2,-16(fp)
   16f00:	10800204 	addi	r2,r2,8
   16f04:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   16f08:	e0bffd17 	ldw	r2,-12(fp)
   16f0c:	1080200c 	andi	r2,r2,128
   16f10:	10000326 	beq	r2,zero,16f20 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   16f14:	e17ffd17 	ldw	r5,-12(fp)
   16f18:	e13ffb17 	ldw	r4,-20(fp)
   16f1c:	0016f500 	call	16f50 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   16f20:	e0bffd17 	ldw	r2,-12(fp)
   16f24:	1081100c 	andi	r2,r2,1088
   16f28:	10000326 	beq	r2,zero,16f38 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   16f2c:	e17ffd17 	ldw	r5,-12(fp)
   16f30:	e13ffb17 	ldw	r4,-20(fp)
   16f34:	00170340 	call	17034 <altera_avalon_uart_txirq>
  }
  

}
   16f38:	0001883a 	nop
   16f3c:	e037883a 	mov	sp,fp
   16f40:	dfc00117 	ldw	ra,4(sp)
   16f44:	df000017 	ldw	fp,0(sp)
   16f48:	dec00204 	addi	sp,sp,8
   16f4c:	f800283a 	ret

00016f50 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16f50:	defffc04 	addi	sp,sp,-16
   16f54:	df000315 	stw	fp,12(sp)
   16f58:	df000304 	addi	fp,sp,12
   16f5c:	e13ffe15 	stw	r4,-8(fp)
   16f60:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   16f64:	e0bfff17 	ldw	r2,-4(fp)
   16f68:	108000cc 	andi	r2,r2,3
   16f6c:	10002c1e 	bne	r2,zero,17020 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   16f70:	e0bffe17 	ldw	r2,-8(fp)
   16f74:	10800317 	ldw	r2,12(r2)
   16f78:	e0bffe17 	ldw	r2,-8(fp)
   16f7c:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16f80:	e0bffe17 	ldw	r2,-8(fp)
   16f84:	10800317 	ldw	r2,12(r2)
   16f88:	10800044 	addi	r2,r2,1
   16f8c:	10800fcc 	andi	r2,r2,63
   16f90:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   16f94:	e0bffe17 	ldw	r2,-8(fp)
   16f98:	10800317 	ldw	r2,12(r2)
   16f9c:	e0fffe17 	ldw	r3,-8(fp)
   16fa0:	18c00017 	ldw	r3,0(r3)
   16fa4:	18c00037 	ldwio	r3,0(r3)
   16fa8:	1809883a 	mov	r4,r3
   16fac:	e0fffe17 	ldw	r3,-8(fp)
   16fb0:	1885883a 	add	r2,r3,r2
   16fb4:	10800704 	addi	r2,r2,28
   16fb8:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   16fbc:	e0bffe17 	ldw	r2,-8(fp)
   16fc0:	e0fffd17 	ldw	r3,-12(fp)
   16fc4:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16fc8:	e0bffe17 	ldw	r2,-8(fp)
   16fcc:	10800317 	ldw	r2,12(r2)
   16fd0:	10800044 	addi	r2,r2,1
   16fd4:	10800fcc 	andi	r2,r2,63
   16fd8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   16fdc:	e0bffe17 	ldw	r2,-8(fp)
   16fe0:	10c00217 	ldw	r3,8(r2)
   16fe4:	e0bffd17 	ldw	r2,-12(fp)
   16fe8:	18800e1e 	bne	r3,r2,17024 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16fec:	e0bffe17 	ldw	r2,-8(fp)
   16ff0:	10c00117 	ldw	r3,4(r2)
   16ff4:	00bfdfc4 	movi	r2,-129
   16ff8:	1886703a 	and	r3,r3,r2
   16ffc:	e0bffe17 	ldw	r2,-8(fp)
   17000:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   17004:	e0bffe17 	ldw	r2,-8(fp)
   17008:	10800017 	ldw	r2,0(r2)
   1700c:	10800304 	addi	r2,r2,12
   17010:	e0fffe17 	ldw	r3,-8(fp)
   17014:	18c00117 	ldw	r3,4(r3)
   17018:	10c00035 	stwio	r3,0(r2)
   1701c:	00000106 	br	17024 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   17020:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   17024:	e037883a 	mov	sp,fp
   17028:	df000017 	ldw	fp,0(sp)
   1702c:	dec00104 	addi	sp,sp,4
   17030:	f800283a 	ret

00017034 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17034:	defffb04 	addi	sp,sp,-20
   17038:	df000415 	stw	fp,16(sp)
   1703c:	df000404 	addi	fp,sp,16
   17040:	e13ffc15 	stw	r4,-16(fp)
   17044:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   17048:	e0bffc17 	ldw	r2,-16(fp)
   1704c:	10c00417 	ldw	r3,16(r2)
   17050:	e0bffc17 	ldw	r2,-16(fp)
   17054:	10800517 	ldw	r2,20(r2)
   17058:	18803226 	beq	r3,r2,17124 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1705c:	e0bffc17 	ldw	r2,-16(fp)
   17060:	10800617 	ldw	r2,24(r2)
   17064:	1080008c 	andi	r2,r2,2
   17068:	10000326 	beq	r2,zero,17078 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1706c:	e0bffd17 	ldw	r2,-12(fp)
   17070:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17074:	10001d26 	beq	r2,zero,170ec <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17078:	e0bffc17 	ldw	r2,-16(fp)
   1707c:	10800417 	ldw	r2,16(r2)
   17080:	e0bffc17 	ldw	r2,-16(fp)
   17084:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17088:	e0bffc17 	ldw	r2,-16(fp)
   1708c:	10800017 	ldw	r2,0(r2)
   17090:	10800104 	addi	r2,r2,4
   17094:	e0fffc17 	ldw	r3,-16(fp)
   17098:	18c00417 	ldw	r3,16(r3)
   1709c:	e13ffc17 	ldw	r4,-16(fp)
   170a0:	20c7883a 	add	r3,r4,r3
   170a4:	18c01704 	addi	r3,r3,92
   170a8:	18c00003 	ldbu	r3,0(r3)
   170ac:	18c03fcc 	andi	r3,r3,255
   170b0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   170b4:	e0bffc17 	ldw	r2,-16(fp)
   170b8:	10800417 	ldw	r2,16(r2)
   170bc:	10800044 	addi	r2,r2,1
   170c0:	e0fffc17 	ldw	r3,-16(fp)
   170c4:	18800415 	stw	r2,16(r3)
   170c8:	10c00fcc 	andi	r3,r2,63
   170cc:	e0bffc17 	ldw	r2,-16(fp)
   170d0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   170d4:	e0bffc17 	ldw	r2,-16(fp)
   170d8:	10800117 	ldw	r2,4(r2)
   170dc:	10c01014 	ori	r3,r2,64
   170e0:	e0bffc17 	ldw	r2,-16(fp)
   170e4:	10c00115 	stw	r3,4(r2)
   170e8:	00000e06 	br	17124 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   170ec:	e0bffc17 	ldw	r2,-16(fp)
   170f0:	10800017 	ldw	r2,0(r2)
   170f4:	10800204 	addi	r2,r2,8
   170f8:	10800037 	ldwio	r2,0(r2)
   170fc:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17100:	e0bffd17 	ldw	r2,-12(fp)
   17104:	1082000c 	andi	r2,r2,2048
   17108:	1000061e 	bne	r2,zero,17124 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1710c:	e0bffc17 	ldw	r2,-16(fp)
   17110:	10c00117 	ldw	r3,4(r2)
   17114:	00bfefc4 	movi	r2,-65
   17118:	1886703a 	and	r3,r3,r2
   1711c:	e0bffc17 	ldw	r2,-16(fp)
   17120:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10c00417 	ldw	r3,16(r2)
   1712c:	e0bffc17 	ldw	r2,-16(fp)
   17130:	10800517 	ldw	r2,20(r2)
   17134:	1880061e 	bne	r3,r2,17150 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17138:	e0bffc17 	ldw	r2,-16(fp)
   1713c:	10c00117 	ldw	r3,4(r2)
   17140:	00beefc4 	movi	r2,-1089
   17144:	1886703a 	and	r3,r3,r2
   17148:	e0bffc17 	ldw	r2,-16(fp)
   1714c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17150:	e0bffc17 	ldw	r2,-16(fp)
   17154:	10800017 	ldw	r2,0(r2)
   17158:	10800304 	addi	r2,r2,12
   1715c:	e0fffc17 	ldw	r3,-16(fp)
   17160:	18c00117 	ldw	r3,4(r3)
   17164:	10c00035 	stwio	r3,0(r2)
}
   17168:	0001883a 	nop
   1716c:	e037883a 	mov	sp,fp
   17170:	df000017 	ldw	fp,0(sp)
   17174:	dec00104 	addi	sp,sp,4
   17178:	f800283a 	ret

0001717c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   1717c:	defffd04 	addi	sp,sp,-12
   17180:	df000215 	stw	fp,8(sp)
   17184:	df000204 	addi	fp,sp,8
   17188:	e13ffe15 	stw	r4,-8(fp)
   1718c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17190:	00000506 	br	171a8 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   17194:	e0bfff17 	ldw	r2,-4(fp)
   17198:	1090000c 	andi	r2,r2,16384
   1719c:	10000226 	beq	r2,zero,171a8 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   171a0:	00bffd44 	movi	r2,-11
   171a4:	00000606 	br	171c0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   171a8:	e0bffe17 	ldw	r2,-8(fp)
   171ac:	10c00417 	ldw	r3,16(r2)
   171b0:	e0bffe17 	ldw	r2,-8(fp)
   171b4:	10800517 	ldw	r2,20(r2)
   171b8:	18bff61e 	bne	r3,r2,17194 <__alt_data_end+0xf0017194>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   171bc:	0005883a 	mov	r2,zero
}
   171c0:	e037883a 	mov	sp,fp
   171c4:	df000017 	ldw	fp,0(sp)
   171c8:	dec00104 	addi	sp,sp,4
   171cc:	f800283a 	ret

000171d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   171d0:	defffe04 	addi	sp,sp,-8
   171d4:	dfc00115 	stw	ra,4(sp)
   171d8:	df000015 	stw	fp,0(sp)
   171dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   171e0:	d0a01317 	ldw	r2,-32692(gp)
   171e4:	10000326 	beq	r2,zero,171f4 <alt_get_errno+0x24>
   171e8:	d0a01317 	ldw	r2,-32692(gp)
   171ec:	103ee83a 	callr	r2
   171f0:	00000106 	br	171f8 <alt_get_errno+0x28>
   171f4:	d0a04a04 	addi	r2,gp,-32472
}
   171f8:	e037883a 	mov	sp,fp
   171fc:	dfc00117 	ldw	ra,4(sp)
   17200:	df000017 	ldw	fp,0(sp)
   17204:	dec00204 	addi	sp,sp,8
   17208:	f800283a 	ret

0001720c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1720c:	defff204 	addi	sp,sp,-56
   17210:	dfc00d15 	stw	ra,52(sp)
   17214:	df000c15 	stw	fp,48(sp)
   17218:	df000c04 	addi	fp,sp,48
   1721c:	e13ffc15 	stw	r4,-16(fp)
   17220:	e17ffd15 	stw	r5,-12(fp)
   17224:	e1bffe15 	stw	r6,-8(fp)
   17228:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   1722c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17230:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   17234:	e0bfff17 	ldw	r2,-4(fp)
   17238:	1090000c 	andi	r2,r2,16384
   1723c:	1005003a 	cmpeq	r2,r2,zero
   17240:	10803fcc 	andi	r2,r2,255
   17244:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17248:	00001306 	br	17298 <altera_avalon_uart_read+0x8c>
    {
      count++;
   1724c:	e0bff517 	ldw	r2,-44(fp)
   17250:	10800044 	addi	r2,r2,1
   17254:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17258:	e0bffd17 	ldw	r2,-12(fp)
   1725c:	10c00044 	addi	r3,r2,1
   17260:	e0fffd15 	stw	r3,-12(fp)
   17264:	e0fffc17 	ldw	r3,-16(fp)
   17268:	18c00217 	ldw	r3,8(r3)
   1726c:	e13ffc17 	ldw	r4,-16(fp)
   17270:	20c7883a 	add	r3,r4,r3
   17274:	18c00704 	addi	r3,r3,28
   17278:	18c00003 	ldbu	r3,0(r3)
   1727c:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17280:	e0bffc17 	ldw	r2,-16(fp)
   17284:	10800217 	ldw	r2,8(r2)
   17288:	10800044 	addi	r2,r2,1
   1728c:	10c00fcc 	andi	r3,r2,63
   17290:	e0bffc17 	ldw	r2,-16(fp)
   17294:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17298:	e0fff517 	ldw	r3,-44(fp)
   1729c:	e0bffe17 	ldw	r2,-8(fp)
   172a0:	1880050e 	bge	r3,r2,172b8 <altera_avalon_uart_read+0xac>
   172a4:	e0bffc17 	ldw	r2,-16(fp)
   172a8:	10c00217 	ldw	r3,8(r2)
   172ac:	e0bffc17 	ldw	r2,-16(fp)
   172b0:	10800317 	ldw	r2,12(r2)
   172b4:	18bfe51e 	bne	r3,r2,1724c <__alt_data_end+0xf001724c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   172b8:	e0bff517 	ldw	r2,-44(fp)
   172bc:	1000251e 	bne	r2,zero,17354 <altera_avalon_uart_read+0x148>
   172c0:	e0bffc17 	ldw	r2,-16(fp)
   172c4:	10c00217 	ldw	r3,8(r2)
   172c8:	e0bffc17 	ldw	r2,-16(fp)
   172cc:	10800317 	ldw	r2,12(r2)
   172d0:	1880201e 	bne	r3,r2,17354 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   172d4:	e0bff617 	ldw	r2,-40(fp)
   172d8:	1000071e 	bne	r2,zero,172f8 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   172dc:	00171d00 	call	171d0 <alt_get_errno>
   172e0:	1007883a 	mov	r3,r2
   172e4:	008002c4 	movi	r2,11
   172e8:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   172ec:	00800044 	movi	r2,1
   172f0:	e0bff405 	stb	r2,-48(fp)
        break;
   172f4:	00001b06 	br	17364 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   172f8:	0005303a 	rdctl	r2,status
   172fc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17300:	e0fff917 	ldw	r3,-28(fp)
   17304:	00bfff84 	movi	r2,-2
   17308:	1884703a 	and	r2,r3,r2
   1730c:	1001703a 	wrctl	status,r2
  
  return context;
   17310:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   17314:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17318:	e0bffc17 	ldw	r2,-16(fp)
   1731c:	10800117 	ldw	r2,4(r2)
   17320:	10c02014 	ori	r3,r2,128
   17324:	e0bffc17 	ldw	r2,-16(fp)
   17328:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1732c:	e0bffc17 	ldw	r2,-16(fp)
   17330:	10800017 	ldw	r2,0(r2)
   17334:	10800304 	addi	r2,r2,12
   17338:	e0fffc17 	ldw	r3,-16(fp)
   1733c:	18c00117 	ldw	r3,4(r3)
   17340:	10c00035 	stwio	r3,0(r2)
   17344:	e0bff817 	ldw	r2,-32(fp)
   17348:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1734c:	e0bffa17 	ldw	r2,-24(fp)
   17350:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   17354:	e0bff517 	ldw	r2,-44(fp)
   17358:	1000021e 	bne	r2,zero,17364 <altera_avalon_uart_read+0x158>
   1735c:	e0bffe17 	ldw	r2,-8(fp)
   17360:	103fcd1e 	bne	r2,zero,17298 <__alt_data_end+0xf0017298>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17364:	0005303a 	rdctl	r2,status
   17368:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1736c:	e0fffb17 	ldw	r3,-20(fp)
   17370:	00bfff84 	movi	r2,-2
   17374:	1884703a 	and	r2,r3,r2
   17378:	1001703a 	wrctl	status,r2
  
  return context;
   1737c:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17380:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17384:	e0bffc17 	ldw	r2,-16(fp)
   17388:	10800117 	ldw	r2,4(r2)
   1738c:	10c02014 	ori	r3,r2,128
   17390:	e0bffc17 	ldw	r2,-16(fp)
   17394:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17398:	e0bffc17 	ldw	r2,-16(fp)
   1739c:	10800017 	ldw	r2,0(r2)
   173a0:	10800304 	addi	r2,r2,12
   173a4:	e0fffc17 	ldw	r3,-16(fp)
   173a8:	18c00117 	ldw	r3,4(r3)
   173ac:	10c00035 	stwio	r3,0(r2)
   173b0:	e0bff817 	ldw	r2,-32(fp)
   173b4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   173b8:	e0bff717 	ldw	r2,-36(fp)
   173bc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   173c0:	e0bff403 	ldbu	r2,-48(fp)
   173c4:	10000226 	beq	r2,zero,173d0 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   173c8:	00bffd44 	movi	r2,-11
   173cc:	00000106 	br	173d4 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   173d0:	e0bff517 	ldw	r2,-44(fp)
  }
}
   173d4:	e037883a 	mov	sp,fp
   173d8:	dfc00117 	ldw	ra,4(sp)
   173dc:	df000017 	ldw	fp,0(sp)
   173e0:	dec00204 	addi	sp,sp,8
   173e4:	f800283a 	ret

000173e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   173e8:	defffe04 	addi	sp,sp,-8
   173ec:	dfc00115 	stw	ra,4(sp)
   173f0:	df000015 	stw	fp,0(sp)
   173f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   173f8:	d0a01317 	ldw	r2,-32692(gp)
   173fc:	10000326 	beq	r2,zero,1740c <alt_get_errno+0x24>
   17400:	d0a01317 	ldw	r2,-32692(gp)
   17404:	103ee83a 	callr	r2
   17408:	00000106 	br	17410 <alt_get_errno+0x28>
   1740c:	d0a04a04 	addi	r2,gp,-32472
}
   17410:	e037883a 	mov	sp,fp
   17414:	dfc00117 	ldw	ra,4(sp)
   17418:	df000017 	ldw	fp,0(sp)
   1741c:	dec00204 	addi	sp,sp,8
   17420:	f800283a 	ret

00017424 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   17424:	defff204 	addi	sp,sp,-56
   17428:	dfc00d15 	stw	ra,52(sp)
   1742c:	df000c15 	stw	fp,48(sp)
   17430:	df000c04 	addi	fp,sp,48
   17434:	e13ffc15 	stw	r4,-16(fp)
   17438:	e17ffd15 	stw	r5,-12(fp)
   1743c:	e1bffe15 	stw	r6,-8(fp)
   17440:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   17444:	e0bffe17 	ldw	r2,-8(fp)
   17448:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   1744c:	e0bfff17 	ldw	r2,-4(fp)
   17450:	1090000c 	andi	r2,r2,16384
   17454:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17458:	00003c06 	br	1754c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1745c:	e0bffc17 	ldw	r2,-16(fp)
   17460:	10800517 	ldw	r2,20(r2)
   17464:	10800044 	addi	r2,r2,1
   17468:	10800fcc 	andi	r2,r2,63
   1746c:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17470:	e0bffc17 	ldw	r2,-16(fp)
   17474:	10c00417 	ldw	r3,16(r2)
   17478:	e0bff717 	ldw	r2,-36(fp)
   1747c:	1880221e 	bne	r3,r2,17508 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17480:	e0bff517 	ldw	r2,-44(fp)
   17484:	10000526 	beq	r2,zero,1749c <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   17488:	00173e80 	call	173e8 <alt_get_errno>
   1748c:	1007883a 	mov	r3,r2
   17490:	008002c4 	movi	r2,11
   17494:	18800015 	stw	r2,0(r3)
        break;
   17498:	00002e06 	br	17554 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1749c:	0005303a 	rdctl	r2,status
   174a0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   174a4:	e0fff917 	ldw	r3,-28(fp)
   174a8:	00bfff84 	movi	r2,-2
   174ac:	1884703a 	and	r2,r3,r2
   174b0:	1001703a 	wrctl	status,r2
  
  return context;
   174b4:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   174b8:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   174bc:	e0bffc17 	ldw	r2,-16(fp)
   174c0:	10800117 	ldw	r2,4(r2)
   174c4:	10c11014 	ori	r3,r2,1088
   174c8:	e0bffc17 	ldw	r2,-16(fp)
   174cc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   174d0:	e0bffc17 	ldw	r2,-16(fp)
   174d4:	10800017 	ldw	r2,0(r2)
   174d8:	10800304 	addi	r2,r2,12
   174dc:	e0fffc17 	ldw	r3,-16(fp)
   174e0:	18c00117 	ldw	r3,4(r3)
   174e4:	10c00035 	stwio	r3,0(r2)
   174e8:	e0bff817 	ldw	r2,-32(fp)
   174ec:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   174f0:	e0bff617 	ldw	r2,-40(fp)
   174f4:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   174f8:	e0bffc17 	ldw	r2,-16(fp)
   174fc:	10c00417 	ldw	r3,16(r2)
   17500:	e0bff717 	ldw	r2,-36(fp)
   17504:	18bffc26 	beq	r3,r2,174f8 <__alt_data_end+0xf00174f8>
      }
    }

    count--;
   17508:	e0bff417 	ldw	r2,-48(fp)
   1750c:	10bfffc4 	addi	r2,r2,-1
   17510:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   17514:	e0bffc17 	ldw	r2,-16(fp)
   17518:	10c00517 	ldw	r3,20(r2)
   1751c:	e0bffd17 	ldw	r2,-12(fp)
   17520:	11000044 	addi	r4,r2,1
   17524:	e13ffd15 	stw	r4,-12(fp)
   17528:	10800003 	ldbu	r2,0(r2)
   1752c:	1009883a 	mov	r4,r2
   17530:	e0bffc17 	ldw	r2,-16(fp)
   17534:	10c5883a 	add	r2,r2,r3
   17538:	10801704 	addi	r2,r2,92
   1753c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17540:	e0bffc17 	ldw	r2,-16(fp)
   17544:	e0fff717 	ldw	r3,-36(fp)
   17548:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1754c:	e0bff417 	ldw	r2,-48(fp)
   17550:	103fc21e 	bne	r2,zero,1745c <__alt_data_end+0xf001745c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17554:	0005303a 	rdctl	r2,status
   17558:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1755c:	e0fffb17 	ldw	r3,-20(fp)
   17560:	00bfff84 	movi	r2,-2
   17564:	1884703a 	and	r2,r3,r2
   17568:	1001703a 	wrctl	status,r2
  
  return context;
   1756c:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   17570:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17574:	e0bffc17 	ldw	r2,-16(fp)
   17578:	10800117 	ldw	r2,4(r2)
   1757c:	10c11014 	ori	r3,r2,1088
   17580:	e0bffc17 	ldw	r2,-16(fp)
   17584:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17588:	e0bffc17 	ldw	r2,-16(fp)
   1758c:	10800017 	ldw	r2,0(r2)
   17590:	10800304 	addi	r2,r2,12
   17594:	e0fffc17 	ldw	r3,-16(fp)
   17598:	18c00117 	ldw	r3,4(r3)
   1759c:	10c00035 	stwio	r3,0(r2)
   175a0:	e0bff817 	ldw	r2,-32(fp)
   175a4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   175a8:	e0bffa17 	ldw	r2,-24(fp)
   175ac:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   175b0:	e0fffe17 	ldw	r3,-8(fp)
   175b4:	e0bff417 	ldw	r2,-48(fp)
   175b8:	1885c83a 	sub	r2,r3,r2
}
   175bc:	e037883a 	mov	sp,fp
   175c0:	dfc00117 	ldw	ra,4(sp)
   175c4:	df000017 	ldw	fp,0(sp)
   175c8:	dec00204 	addi	sp,sp,8
   175cc:	f800283a 	ret

000175d0 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   175d0:	defffd04 	addi	sp,sp,-12
   175d4:	df000215 	stw	fp,8(sp)
   175d8:	df000204 	addi	fp,sp,8
   175dc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   175e0:	e0bfff17 	ldw	r2,-4(fp)
   175e4:	1080400c 	andi	r2,r2,256
   175e8:	1004d23a 	srli	r2,r2,8
   175ec:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   175f0:	e0bffe03 	ldbu	r2,-8(fp)
}
   175f4:	e037883a 	mov	sp,fp
   175f8:	df000017 	ldw	fp,0(sp)
   175fc:	dec00104 	addi	sp,sp,4
   17600:	f800283a 	ret

00017604 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   17604:	defffd04 	addi	sp,sp,-12
   17608:	df000215 	stw	fp,8(sp)
   1760c:	df000204 	addi	fp,sp,8
   17610:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   17614:	e0bfff17 	ldw	r2,-4(fp)
   17618:	1080004c 	andi	r2,r2,1
   1761c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17620:	e0bffe03 	ldbu	r2,-8(fp)
}
   17624:	e037883a 	mov	sp,fp
   17628:	df000017 	ldw	fp,0(sp)
   1762c:	dec00104 	addi	sp,sp,4
   17630:	f800283a 	ret

00017634 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   17634:	defffd04 	addi	sp,sp,-12
   17638:	df000215 	stw	fp,8(sp)
   1763c:	df000204 	addi	fp,sp,8
   17640:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   17644:	e0bfff17 	ldw	r2,-4(fp)
   17648:	1081000c 	andi	r2,r2,1024
   1764c:	1004d2ba 	srli	r2,r2,10
   17650:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17654:	e0bffe03 	ldbu	r2,-8(fp)
}
   17658:	e037883a 	mov	sp,fp
   1765c:	df000017 	ldw	fp,0(sp)
   17660:	dec00104 	addi	sp,sp,4
   17664:	f800283a 	ret

00017668 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17668:	defffd04 	addi	sp,sp,-12
   1766c:	df000215 	stw	fp,8(sp)
   17670:	df000204 	addi	fp,sp,8
   17674:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   17678:	e0bfff17 	ldw	r2,-4(fp)
   1767c:	1004d43a 	srli	r2,r2,16
   17680:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   17684:	e0bffe0b 	ldhu	r2,-8(fp)
}
   17688:	e037883a 	mov	sp,fp
   1768c:	df000017 	ldw	fp,0(sp)
   17690:	dec00104 	addi	sp,sp,4
   17694:	f800283a 	ret

00017698 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   17698:	defffd04 	addi	sp,sp,-12
   1769c:	df000215 	stw	fp,8(sp)
   176a0:	df000204 	addi	fp,sp,8
   176a4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   176a8:	e0bfff17 	ldw	r2,-4(fp)
   176ac:	10a0000c 	andi	r2,r2,32768
   176b0:	1004d3fa 	srli	r2,r2,15
   176b4:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   176b8:	e0bffe03 	ldbu	r2,-8(fp)
}
   176bc:	e037883a 	mov	sp,fp
   176c0:	df000017 	ldw	fp,0(sp)
   176c4:	dec00104 	addi	sp,sp,4
   176c8:	f800283a 	ret

000176cc <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   176cc:	defffd04 	addi	sp,sp,-12
   176d0:	df000215 	stw	fp,8(sp)
   176d4:	df000204 	addi	fp,sp,8
   176d8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   176dc:	e0bfff17 	ldw	r2,-4(fp)
   176e0:	e0bffe05 	stb	r2,-8(fp)
	return data;
   176e4:	e0bffe03 	ldbu	r2,-8(fp)
}
   176e8:	e037883a 	mov	sp,fp
   176ec:	df000017 	ldw	fp,0(sp)
   176f0:	dec00104 	addi	sp,sp,4
   176f4:	f800283a 	ret

000176f8 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   176f8:	defffb04 	addi	sp,sp,-20
   176fc:	dfc00415 	stw	ra,16(sp)
   17700:	df000315 	stw	fp,12(sp)
   17704:	df000304 	addi	fp,sp,12
   17708:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   1770c:	01403fc4 	movi	r5,255
   17710:	e13fff17 	ldw	r4,-4(fp)
   17714:	00179580 	call	17958 <alt_up_ps2_write_data_byte_with_ack>
   17718:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   1771c:	e0bffd17 	ldw	r2,-12(fp)
   17720:	1000211e 	bne	r2,zero,177a8 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17724:	e0bffe04 	addi	r2,fp,-8
   17728:	100b883a 	mov	r5,r2
   1772c:	e13fff17 	ldw	r4,-4(fp)
   17730:	00179bc0 	call	179bc <alt_up_ps2_read_data_byte_timeout>
   17734:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   17738:	e0bffd17 	ldw	r2,-12(fp)
   1773c:	10001a1e 	bne	r2,zero,177a8 <alt_up_ps2_init+0xb0>
   17740:	e0bffe03 	ldbu	r2,-8(fp)
   17744:	10803fcc 	andi	r2,r2,255
   17748:	10802a98 	cmpnei	r2,r2,170
   1774c:	1000161e 	bne	r2,zero,177a8 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17750:	e0bffe04 	addi	r2,fp,-8
   17754:	100b883a 	mov	r5,r2
   17758:	e13fff17 	ldw	r4,-4(fp)
   1775c:	00179bc0 	call	179bc <alt_up_ps2_read_data_byte_timeout>
   17760:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   17764:	e0bffd17 	ldw	r2,-12(fp)
   17768:	10bfe318 	cmpnei	r2,r2,-116
   1776c:	1000041e 	bne	r2,zero,17780 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   17770:	e0bfff17 	ldw	r2,-4(fp)
   17774:	00c00044 	movi	r3,1
   17778:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   1777c:	00000a06 	br	177a8 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   17780:	e0bffd17 	ldw	r2,-12(fp)
   17784:	1000081e 	bne	r2,zero,177a8 <alt_up_ps2_init+0xb0>
   17788:	e0bffe03 	ldbu	r2,-8(fp)
   1778c:	10803fcc 	andi	r2,r2,255
   17790:	1000051e 	bne	r2,zero,177a8 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   17794:	e0bfff17 	ldw	r2,-4(fp)
   17798:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   1779c:	01403d04 	movi	r5,244
   177a0:	e13fff17 	ldw	r4,-4(fp)
   177a4:	001787c0 	call	1787c <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   177a8:	0001883a 	nop
   177ac:	e037883a 	mov	sp,fp
   177b0:	dfc00117 	ldw	ra,4(sp)
   177b4:	df000017 	ldw	fp,0(sp)
   177b8:	dec00204 	addi	sp,sp,8
   177bc:	f800283a 	ret

000177c0 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   177c0:	defffd04 	addi	sp,sp,-12
   177c4:	df000215 	stw	fp,8(sp)
   177c8:	df000204 	addi	fp,sp,8
   177cc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   177d0:	e0bfff17 	ldw	r2,-4(fp)
   177d4:	10800a17 	ldw	r2,40(r2)
   177d8:	10800104 	addi	r2,r2,4
   177dc:	10800037 	ldwio	r2,0(r2)
   177e0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   177e4:	e0bffe17 	ldw	r2,-8(fp)
   177e8:	10800054 	ori	r2,r2,1
   177ec:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   177f0:	e0bfff17 	ldw	r2,-4(fp)
   177f4:	10800a17 	ldw	r2,40(r2)
   177f8:	10800104 	addi	r2,r2,4
   177fc:	1007883a 	mov	r3,r2
   17800:	e0bffe17 	ldw	r2,-8(fp)
   17804:	18800035 	stwio	r2,0(r3)
}
   17808:	0001883a 	nop
   1780c:	e037883a 	mov	sp,fp
   17810:	df000017 	ldw	fp,0(sp)
   17814:	dec00104 	addi	sp,sp,4
   17818:	f800283a 	ret

0001781c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1781c:	defffd04 	addi	sp,sp,-12
   17820:	df000215 	stw	fp,8(sp)
   17824:	df000204 	addi	fp,sp,8
   17828:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1782c:	e0bfff17 	ldw	r2,-4(fp)
   17830:	10800a17 	ldw	r2,40(r2)
   17834:	10800104 	addi	r2,r2,4
   17838:	10800037 	ldwio	r2,0(r2)
   1783c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17840:	e0fffe17 	ldw	r3,-8(fp)
   17844:	00bfff84 	movi	r2,-2
   17848:	1884703a 	and	r2,r3,r2
   1784c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17850:	e0bfff17 	ldw	r2,-4(fp)
   17854:	10800a17 	ldw	r2,40(r2)
   17858:	10800104 	addi	r2,r2,4
   1785c:	1007883a 	mov	r3,r2
   17860:	e0bffe17 	ldw	r2,-8(fp)
   17864:	18800035 	stwio	r2,0(r3)
}
   17868:	0001883a 	nop
   1786c:	e037883a 	mov	sp,fp
   17870:	df000017 	ldw	fp,0(sp)
   17874:	dec00104 	addi	sp,sp,4
   17878:	f800283a 	ret

0001787c <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1787c:	defffb04 	addi	sp,sp,-20
   17880:	dfc00415 	stw	ra,16(sp)
   17884:	df000315 	stw	fp,12(sp)
   17888:	df000304 	addi	fp,sp,12
   1788c:	e13ffe15 	stw	r4,-8(fp)
   17890:	2805883a 	mov	r2,r5
   17894:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   17898:	e0bffe17 	ldw	r2,-8(fp)
   1789c:	10800a17 	ldw	r2,40(r2)
   178a0:	1007883a 	mov	r3,r2
   178a4:	e0bfff03 	ldbu	r2,-4(fp)
   178a8:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   178ac:	e0bffe17 	ldw	r2,-8(fp)
   178b0:	10800a17 	ldw	r2,40(r2)
   178b4:	10800104 	addi	r2,r2,4
   178b8:	10800037 	ldwio	r2,0(r2)
   178bc:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   178c0:	e13ffd17 	ldw	r4,-12(fp)
   178c4:	00176340 	call	17634 <read_CE_bit>
   178c8:	10803fcc 	andi	r2,r2,255
   178cc:	10000226 	beq	r2,zero,178d8 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   178d0:	00bffec4 	movi	r2,-5
   178d4:	00000106 	br	178dc <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   178d8:	0005883a 	mov	r2,zero
}
   178dc:	e037883a 	mov	sp,fp
   178e0:	dfc00117 	ldw	ra,4(sp)
   178e4:	df000017 	ldw	fp,0(sp)
   178e8:	dec00204 	addi	sp,sp,8
   178ec:	f800283a 	ret

000178f0 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   178f0:	defffc04 	addi	sp,sp,-16
   178f4:	dfc00315 	stw	ra,12(sp)
   178f8:	df000215 	stw	fp,8(sp)
   178fc:	df000204 	addi	fp,sp,8
   17900:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   17904:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   17908:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   1790c:	e0bffe44 	addi	r2,fp,-7
   17910:	100b883a 	mov	r5,r2
   17914:	e13fff17 	ldw	r4,-4(fp)
   17918:	00179bc0 	call	179bc <alt_up_ps2_read_data_byte_timeout>
   1791c:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   17920:	e0bffe03 	ldbu	r2,-8(fp)
   17924:	1000061e 	bne	r2,zero,17940 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   17928:	e0bffe43 	ldbu	r2,-7(fp)
   1792c:	10803fcc 	andi	r2,r2,255
   17930:	10803e98 	cmpnei	r2,r2,250
   17934:	103ff51e 	bne	r2,zero,1790c <__alt_data_end+0xf001790c>
				return 0;
   17938:	0005883a 	mov	r2,zero
   1793c:	00000106 	br	17944 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   17940:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   17944:	e037883a 	mov	sp,fp
   17948:	dfc00117 	ldw	ra,4(sp)
   1794c:	df000017 	ldw	fp,0(sp)
   17950:	dec00204 	addi	sp,sp,8
   17954:	f800283a 	ret

00017958 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17958:	defffa04 	addi	sp,sp,-24
   1795c:	dfc00515 	stw	ra,20(sp)
   17960:	df000415 	stw	fp,16(sp)
   17964:	df000404 	addi	fp,sp,16
   17968:	e13ffe15 	stw	r4,-8(fp)
   1796c:	2805883a 	mov	r2,r5
   17970:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   17974:	e0bfff03 	ldbu	r2,-4(fp)
   17978:	100b883a 	mov	r5,r2
   1797c:	e13ffe17 	ldw	r4,-8(fp)
   17980:	001787c0 	call	1787c <alt_up_ps2_write_data_byte>
   17984:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   17988:	e0bffc17 	ldw	r2,-16(fp)
   1798c:	10000226 	beq	r2,zero,17998 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   17990:	e0bffc17 	ldw	r2,-16(fp)
   17994:	00000406 	br	179a8 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   17998:	e13ffe17 	ldw	r4,-8(fp)
   1799c:	00178f00 	call	178f0 <alt_up_ps2_wait_for_ack>
   179a0:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   179a4:	e0bffd17 	ldw	r2,-12(fp)
}
   179a8:	e037883a 	mov	sp,fp
   179ac:	dfc00117 	ldw	ra,4(sp)
   179b0:	df000017 	ldw	fp,0(sp)
   179b4:	dec00204 	addi	sp,sp,8
   179b8:	f800283a 	ret

000179bc <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   179bc:	defffa04 	addi	sp,sp,-24
   179c0:	dfc00515 	stw	ra,20(sp)
   179c4:	df000415 	stw	fp,16(sp)
   179c8:	df000404 	addi	fp,sp,16
   179cc:	e13ffe15 	stw	r4,-8(fp)
   179d0:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   179d4:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   179d8:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   179dc:	e0bffc17 	ldw	r2,-16(fp)
   179e0:	10800044 	addi	r2,r2,1
   179e4:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   179e8:	e0bffe17 	ldw	r2,-8(fp)
   179ec:	10800a17 	ldw	r2,40(r2)
   179f0:	10800037 	ldwio	r2,0(r2)
   179f4:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   179f8:	e13ffd17 	ldw	r4,-12(fp)
   179fc:	00176980 	call	17698 <read_data_valid>
   17a00:	10803fcc 	andi	r2,r2,255
   17a04:	10000726 	beq	r2,zero,17a24 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   17a08:	e13ffd17 	ldw	r4,-12(fp)
   17a0c:	00176cc0 	call	176cc <read_data_byte>
   17a10:	1007883a 	mov	r3,r2
   17a14:	e0bfff17 	ldw	r2,-4(fp)
   17a18:	10c00005 	stb	r3,0(r2)
			return 0;
   17a1c:	0005883a 	mov	r2,zero
   17a20:	00000806 	br	17a44 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   17a24:	e0bffe17 	ldw	r2,-8(fp)
   17a28:	10800c17 	ldw	r2,48(r2)
   17a2c:	103feb26 	beq	r2,zero,179dc <__alt_data_end+0xf00179dc>
   17a30:	e0bffe17 	ldw	r2,-8(fp)
   17a34:	10c00c17 	ldw	r3,48(r2)
   17a38:	e0bffc17 	ldw	r2,-16(fp)
   17a3c:	18bfe72e 	bgeu	r3,r2,179dc <__alt_data_end+0xf00179dc>
		{
			return -ETIMEDOUT;
   17a40:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   17a44:	e037883a 	mov	sp,fp
   17a48:	dfc00117 	ldw	ra,4(sp)
   17a4c:	df000017 	ldw	fp,0(sp)
   17a50:	dec00204 	addi	sp,sp,8
   17a54:	f800283a 	ret

00017a58 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17a58:	defffb04 	addi	sp,sp,-20
   17a5c:	dfc00415 	stw	ra,16(sp)
   17a60:	df000315 	stw	fp,12(sp)
   17a64:	df000304 	addi	fp,sp,12
   17a68:	e13ffe15 	stw	r4,-8(fp)
   17a6c:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17a70:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17a74:	e0bffe17 	ldw	r2,-8(fp)
   17a78:	10800a17 	ldw	r2,40(r2)
   17a7c:	10800037 	ldwio	r2,0(r2)
   17a80:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   17a84:	e13ffd17 	ldw	r4,-12(fp)
   17a88:	00176980 	call	17698 <read_data_valid>
   17a8c:	10803fcc 	andi	r2,r2,255
   17a90:	10000726 	beq	r2,zero,17ab0 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   17a94:	e13ffd17 	ldw	r4,-12(fp)
   17a98:	00176cc0 	call	176cc <read_data_byte>
   17a9c:	1007883a 	mov	r3,r2
   17aa0:	e0bfff17 	ldw	r2,-4(fp)
   17aa4:	10c00005 	stb	r3,0(r2)
		return 0;
   17aa8:	0005883a 	mov	r2,zero
   17aac:	00000106 	br	17ab4 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   17ab0:	00bfffc4 	movi	r2,-1
}
   17ab4:	e037883a 	mov	sp,fp
   17ab8:	dfc00117 	ldw	ra,4(sp)
   17abc:	df000017 	ldw	fp,0(sp)
   17ac0:	dec00204 	addi	sp,sp,8
   17ac4:	f800283a 	ret

00017ac8 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   17ac8:	defffb04 	addi	sp,sp,-20
   17acc:	dfc00415 	stw	ra,16(sp)
   17ad0:	df000315 	stw	fp,12(sp)
   17ad4:	df000304 	addi	fp,sp,12
   17ad8:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   17adc:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   17ae0:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17ae4:	e0bfff17 	ldw	r2,-4(fp)
   17ae8:	10800a17 	ldw	r2,40(r2)
   17aec:	10800037 	ldwio	r2,0(r2)
   17af0:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   17af4:	e13ffe17 	ldw	r4,-8(fp)
   17af8:	00176680 	call	17668 <read_num_bytes_available>
   17afc:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   17b00:	e0bffd0b 	ldhu	r2,-12(fp)
   17b04:	103ff71e 	bne	r2,zero,17ae4 <__alt_data_end+0xf0017ae4>
}
   17b08:	0001883a 	nop
   17b0c:	e037883a 	mov	sp,fp
   17b10:	dfc00117 	ldw	ra,4(sp)
   17b14:	df000017 	ldw	fp,0(sp)
   17b18:	dec00204 	addi	sp,sp,8
   17b1c:	f800283a 	ret

00017b20 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   17b20:	defff804 	addi	sp,sp,-32
   17b24:	dfc00715 	stw	ra,28(sp)
   17b28:	df000615 	stw	fp,24(sp)
   17b2c:	df000604 	addi	fp,sp,24
   17b30:	e13ffd15 	stw	r4,-12(fp)
   17b34:	e17ffe15 	stw	r5,-8(fp)
   17b38:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17b3c:	e0bffd17 	ldw	r2,-12(fp)
   17b40:	10800017 	ldw	r2,0(r2)
   17b44:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   17b48:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   17b4c:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   17b50:	e0fffc17 	ldw	r3,-16(fp)
   17b54:	e0bfff17 	ldw	r2,-4(fp)
   17b58:	18bffd16 	blt	r3,r2,17b50 <__alt_data_end+0xf0017b50>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   17b5c:	e0bffe17 	ldw	r2,-8(fp)
   17b60:	10c00044 	addi	r3,r2,1
   17b64:	e0fffe15 	stw	r3,-8(fp)
   17b68:	100b883a 	mov	r5,r2
   17b6c:	e13ffa17 	ldw	r4,-24(fp)
   17b70:	00179bc0 	call	179bc <alt_up_ps2_read_data_byte_timeout>
   17b74:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   17b78:	e0bffb17 	ldw	r2,-20(fp)
   17b7c:	10000226 	beq	r2,zero,17b88 <alt_up_ps2_read_fd+0x68>
			return count;
   17b80:	e0bffc17 	ldw	r2,-16(fp)
   17b84:	00000406 	br	17b98 <alt_up_ps2_read_fd+0x78>
		count++;
   17b88:	e0bffc17 	ldw	r2,-16(fp)
   17b8c:	10800044 	addi	r2,r2,1
   17b90:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   17b94:	e0bffc17 	ldw	r2,-16(fp)
}
   17b98:	e037883a 	mov	sp,fp
   17b9c:	dfc00117 	ldw	ra,4(sp)
   17ba0:	df000017 	ldw	fp,0(sp)
   17ba4:	dec00204 	addi	sp,sp,8
   17ba8:	f800283a 	ret

00017bac <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   17bac:	defff804 	addi	sp,sp,-32
   17bb0:	dfc00715 	stw	ra,28(sp)
   17bb4:	df000615 	stw	fp,24(sp)
   17bb8:	df000604 	addi	fp,sp,24
   17bbc:	e13ffd15 	stw	r4,-12(fp)
   17bc0:	e17ffe15 	stw	r5,-8(fp)
   17bc4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17bc8:	e0bffd17 	ldw	r2,-12(fp)
   17bcc:	10800017 	ldw	r2,0(r2)
   17bd0:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   17bd4:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   17bd8:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   17bdc:	00001006 	br	17c20 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   17be0:	e0bffe17 	ldw	r2,-8(fp)
   17be4:	10c00044 	addi	r3,r2,1
   17be8:	e0fffe15 	stw	r3,-8(fp)
   17bec:	10800003 	ldbu	r2,0(r2)
   17bf0:	10803fcc 	andi	r2,r2,255
   17bf4:	100b883a 	mov	r5,r2
   17bf8:	e13ffb17 	ldw	r4,-20(fp)
   17bfc:	001787c0 	call	1787c <alt_up_ps2_write_data_byte>
   17c00:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   17c04:	e0bffc17 	ldw	r2,-16(fp)
   17c08:	10000226 	beq	r2,zero,17c14 <alt_up_ps2_write_fd+0x68>
			return count;
   17c0c:	e0bffa17 	ldw	r2,-24(fp)
   17c10:	00000706 	br	17c30 <alt_up_ps2_write_fd+0x84>
		count++;
   17c14:	e0bffa17 	ldw	r2,-24(fp)
   17c18:	10800044 	addi	r2,r2,1
   17c1c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   17c20:	e0fffa17 	ldw	r3,-24(fp)
   17c24:	e0bfff17 	ldw	r2,-4(fp)
   17c28:	18bfed16 	blt	r3,r2,17be0 <__alt_data_end+0xf0017be0>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   17c2c:	e0bffa17 	ldw	r2,-24(fp)
}
   17c30:	e037883a 	mov	sp,fp
   17c34:	dfc00117 	ldw	ra,4(sp)
   17c38:	df000017 	ldw	fp,0(sp)
   17c3c:	dec00204 	addi	sp,sp,8
   17c40:	f800283a 	ret

00017c44 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   17c44:	defffc04 	addi	sp,sp,-16
   17c48:	dfc00315 	stw	ra,12(sp)
   17c4c:	df000215 	stw	fp,8(sp)
   17c50:	df000204 	addi	fp,sp,8
   17c54:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   17c58:	d1601004 	addi	r5,gp,-32704
   17c5c:	e13fff17 	ldw	r4,-4(fp)
   17c60:	00191580 	call	19158 <alt_find_dev>
   17c64:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17c68:	e0bffe17 	ldw	r2,-8(fp)
}
   17c6c:	e037883a 	mov	sp,fp
   17c70:	dfc00117 	ldw	ra,4(sp)
   17c74:	df000017 	ldw	fp,0(sp)
   17c78:	dec00204 	addi	sp,sp,8
   17c7c:	f800283a 	ret

00017c80 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   17c80:	defffc04 	addi	sp,sp,-16
   17c84:	dfc00315 	stw	ra,12(sp)
   17c88:	df000215 	stw	fp,8(sp)
   17c8c:	df000204 	addi	fp,sp,8
   17c90:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   17c94:	e0bfff17 	ldw	r2,-4(fp)
   17c98:	10800217 	ldw	r2,8(r2)
   17c9c:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   17ca0:	00000b06 	br	17cd0 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   17ca4:	01420034 	movhi	r5,2048
   17ca8:	29414204 	addi	r5,r5,1288
   17cac:	e13ffe17 	ldw	r4,-8(fp)
   17cb0:	000fcb00 	call	fcb0 <strcmp>
   17cb4:	1000031e 	bne	r2,zero,17cc4 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   17cb8:	e0bffe17 	ldw	r2,-8(fp)
   17cbc:	10000005 	stb	zero,0(r2)
			break;
   17cc0:	00000906 	br	17ce8 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   17cc4:	e0bffe17 	ldw	r2,-8(fp)
   17cc8:	10800044 	addi	r2,r2,1
   17ccc:	e0bffe15 	stw	r2,-8(fp)
   17cd0:	e0bffe17 	ldw	r2,-8(fp)
   17cd4:	10800003 	ldbu	r2,0(r2)
   17cd8:	10803fcc 	andi	r2,r2,255
   17cdc:	1080201c 	xori	r2,r2,128
   17ce0:	10bfe004 	addi	r2,r2,-128
   17ce4:	103fef1e 	bne	r2,zero,17ca4 <__alt_data_end+0xf0017ca4>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   17ce8:	0001883a 	nop
}
   17cec:	e037883a 	mov	sp,fp
   17cf0:	dfc00117 	ldw	ra,4(sp)
   17cf4:	df000017 	ldw	fp,0(sp)
   17cf8:	dec00204 	addi	sp,sp,8
   17cfc:	f800283a 	ret

00017d00 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   17d00:	defffc04 	addi	sp,sp,-16
   17d04:	dfc00315 	stw	ra,12(sp)
   17d08:	df000215 	stw	fp,8(sp)
   17d0c:	df000204 	addi	fp,sp,8
   17d10:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   17d14:	d1601004 	addi	r5,gp,-32704
   17d18:	e13fff17 	ldw	r4,-4(fp)
   17d1c:	00191580 	call	19158 <alt_find_dev>
   17d20:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17d24:	e0bffe17 	ldw	r2,-8(fp)
}
   17d28:	e037883a 	mov	sp,fp
   17d2c:	dfc00117 	ldw	ra,4(sp)
   17d30:	df000017 	ldw	fp,0(sp)
   17d34:	dec00204 	addi	sp,sp,8
   17d38:	f800283a 	ret

00017d3c <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   17d3c:	defffa04 	addi	sp,sp,-24
   17d40:	df000515 	stw	fp,20(sp)
   17d44:	df000504 	addi	fp,sp,20
   17d48:	e13ffc15 	stw	r4,-16(fp)
   17d4c:	2805883a 	mov	r2,r5
   17d50:	e1bffe15 	stw	r6,-8(fp)
   17d54:	e1ffff15 	stw	r7,-4(fp)
   17d58:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17d5c:	e0bffc17 	ldw	r2,-16(fp)
   17d60:	10800c17 	ldw	r2,48(r2)
   17d64:	e0fffe17 	ldw	r3,-8(fp)
   17d68:	1880042e 	bgeu	r3,r2,17d7c <alt_up_char_buffer_draw+0x40>
   17d6c:	e0bffc17 	ldw	r2,-16(fp)
   17d70:	10800d17 	ldw	r2,52(r2)
   17d74:	e0ffff17 	ldw	r3,-4(fp)
   17d78:	18800236 	bltu	r3,r2,17d84 <alt_up_char_buffer_draw+0x48>
		return -1;
   17d7c:	00bfffc4 	movi	r2,-1
   17d80:	00001d06 	br	17df8 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   17d84:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   17d88:	e0bffc17 	ldw	r2,-16(fp)
   17d8c:	10c00f17 	ldw	r3,60(r2)
   17d90:	e0bffe17 	ldw	r2,-8(fp)
   17d94:	1886703a 	and	r3,r3,r2
   17d98:	e0bffc17 	ldw	r2,-16(fp)
   17d9c:	10800e17 	ldw	r2,56(r2)
   17da0:	1884983a 	sll	r2,r3,r2
   17da4:	e0fffb17 	ldw	r3,-20(fp)
   17da8:	1884b03a 	or	r2,r3,r2
   17dac:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   17db0:	e0bffc17 	ldw	r2,-16(fp)
   17db4:	10c01117 	ldw	r3,68(r2)
   17db8:	e0bfff17 	ldw	r2,-4(fp)
   17dbc:	1886703a 	and	r3,r3,r2
   17dc0:	e0bffc17 	ldw	r2,-16(fp)
   17dc4:	10801017 	ldw	r2,64(r2)
   17dc8:	1884983a 	sll	r2,r3,r2
   17dcc:	e0fffb17 	ldw	r3,-20(fp)
   17dd0:	1884b03a 	or	r2,r3,r2
   17dd4:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   17dd8:	e0bffc17 	ldw	r2,-16(fp)
   17ddc:	10c00b17 	ldw	r3,44(r2)
   17de0:	e0bffb17 	ldw	r2,-20(fp)
   17de4:	1885883a 	add	r2,r3,r2
   17de8:	1007883a 	mov	r3,r2
   17dec:	e0bffd03 	ldbu	r2,-12(fp)
   17df0:	18800025 	stbio	r2,0(r3)

	return 0;
   17df4:	0005883a 	mov	r2,zero
}
   17df8:	e037883a 	mov	sp,fp
   17dfc:	df000017 	ldw	fp,0(sp)
   17e00:	dec00104 	addi	sp,sp,4
   17e04:	f800283a 	ret

00017e08 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   17e08:	defffa04 	addi	sp,sp,-24
   17e0c:	df000515 	stw	fp,20(sp)
   17e10:	df000504 	addi	fp,sp,20
   17e14:	e13ffc15 	stw	r4,-16(fp)
   17e18:	e17ffd15 	stw	r5,-12(fp)
   17e1c:	e1bffe15 	stw	r6,-8(fp)
   17e20:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17e24:	e0bffc17 	ldw	r2,-16(fp)
   17e28:	10800c17 	ldw	r2,48(r2)
   17e2c:	e0fffe17 	ldw	r3,-8(fp)
   17e30:	1880042e 	bgeu	r3,r2,17e44 <alt_up_char_buffer_string+0x3c>
   17e34:	e0bffc17 	ldw	r2,-16(fp)
   17e38:	10800d17 	ldw	r2,52(r2)
   17e3c:	e0ffff17 	ldw	r3,-4(fp)
   17e40:	18800236 	bltu	r3,r2,17e4c <alt_up_char_buffer_string+0x44>
		return -1;
   17e44:	00bfffc4 	movi	r2,-1
   17e48:	00002a06 	br	17ef4 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   17e4c:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   17e50:	e0bffc17 	ldw	r2,-16(fp)
   17e54:	10801017 	ldw	r2,64(r2)
   17e58:	e0ffff17 	ldw	r3,-4(fp)
   17e5c:	1886983a 	sll	r3,r3,r2
   17e60:	e0bffe17 	ldw	r2,-8(fp)
   17e64:	1885883a 	add	r2,r3,r2
   17e68:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   17e6c:	00001a06 	br	17ed8 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   17e70:	e0bffc17 	ldw	r2,-16(fp)
   17e74:	10c00b17 	ldw	r3,44(r2)
   17e78:	e0bffb17 	ldw	r2,-20(fp)
   17e7c:	1885883a 	add	r2,r3,r2
   17e80:	1007883a 	mov	r3,r2
   17e84:	e0bffd17 	ldw	r2,-12(fp)
   17e88:	10800003 	ldbu	r2,0(r2)
   17e8c:	10803fcc 	andi	r2,r2,255
   17e90:	1080201c 	xori	r2,r2,128
   17e94:	10bfe004 	addi	r2,r2,-128
   17e98:	18800025 	stbio	r2,0(r3)
		++ptr;
   17e9c:	e0bffd17 	ldw	r2,-12(fp)
   17ea0:	10800044 	addi	r2,r2,1
   17ea4:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   17ea8:	e0bffe17 	ldw	r2,-8(fp)
   17eac:	10800044 	addi	r2,r2,1
   17eb0:	e0bffe15 	stw	r2,-8(fp)
   17eb4:	e0bffc17 	ldw	r2,-16(fp)
   17eb8:	10800c17 	ldw	r2,48(r2)
   17ebc:	e0fffe17 	ldw	r3,-8(fp)
   17ec0:	18800236 	bltu	r3,r2,17ecc <alt_up_char_buffer_string+0xc4>
			return -1;
   17ec4:	00bfffc4 	movi	r2,-1
   17ec8:	00000a06 	br	17ef4 <alt_up_char_buffer_string+0xec>
		++offset;
   17ecc:	e0bffb17 	ldw	r2,-20(fp)
   17ed0:	10800044 	addi	r2,r2,1
   17ed4:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   17ed8:	e0bffd17 	ldw	r2,-12(fp)
   17edc:	10800003 	ldbu	r2,0(r2)
   17ee0:	10803fcc 	andi	r2,r2,255
   17ee4:	1080201c 	xori	r2,r2,128
   17ee8:	10bfe004 	addi	r2,r2,-128
   17eec:	103fe01e 	bne	r2,zero,17e70 <__alt_data_end+0xf0017e70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   17ef0:	0005883a 	mov	r2,zero
}
   17ef4:	e037883a 	mov	sp,fp
   17ef8:	df000017 	ldw	fp,0(sp)
   17efc:	dec00104 	addi	sp,sp,4
   17f00:	f800283a 	ret

00017f04 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   17f04:	defffe04 	addi	sp,sp,-8
   17f08:	df000115 	stw	fp,4(sp)
   17f0c:	df000104 	addi	fp,sp,4
   17f10:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   17f14:	e0bfff17 	ldw	r2,-4(fp)
   17f18:	10800a17 	ldw	r2,40(r2)
   17f1c:	10800084 	addi	r2,r2,2
   17f20:	1007883a 	mov	r3,r2
   17f24:	00800044 	movi	r2,1
   17f28:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   17f2c:	0001883a 	nop
   17f30:	e0bfff17 	ldw	r2,-4(fp)
   17f34:	10800a17 	ldw	r2,40(r2)
   17f38:	10800084 	addi	r2,r2,2
   17f3c:	10800023 	ldbuio	r2,0(r2)
   17f40:	10803fcc 	andi	r2,r2,255
   17f44:	1080004c 	andi	r2,r2,1
   17f48:	103ff91e 	bne	r2,zero,17f30 <__alt_data_end+0xf0017f30>
	return 0;
   17f4c:	0005883a 	mov	r2,zero
}
   17f50:	e037883a 	mov	sp,fp
   17f54:	df000017 	ldw	fp,0(sp)
   17f58:	dec00104 	addi	sp,sp,4
   17f5c:	f800283a 	ret

00017f60 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   17f60:	defffc04 	addi	sp,sp,-16
   17f64:	dfc00315 	stw	ra,12(sp)
   17f68:	df000215 	stw	fp,8(sp)
   17f6c:	df000204 	addi	fp,sp,8
   17f70:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   17f74:	d1601004 	addi	r5,gp,-32704
   17f78:	e13fff17 	ldw	r4,-4(fp)
   17f7c:	00191580 	call	19158 <alt_find_dev>
   17f80:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17f84:	e0bffe17 	ldw	r2,-8(fp)
}
   17f88:	e037883a 	mov	sp,fp
   17f8c:	dfc00117 	ldw	ra,4(sp)
   17f90:	df000017 	ldw	fp,0(sp)
   17f94:	dec00204 	addi	sp,sp,8
   17f98:	f800283a 	ret

00017f9c <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   17f9c:	defffa04 	addi	sp,sp,-24
   17fa0:	df000515 	stw	fp,20(sp)
   17fa4:	df000504 	addi	fp,sp,20
   17fa8:	e13ffc15 	stw	r4,-16(fp)
   17fac:	e17ffd15 	stw	r5,-12(fp)
   17fb0:	e1bffe15 	stw	r6,-8(fp)
   17fb4:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   17fb8:	e0bffc17 	ldw	r2,-16(fp)
   17fbc:	10800f17 	ldw	r2,60(r2)
   17fc0:	e0fffe17 	ldw	r3,-8(fp)
   17fc4:	1880042e 	bgeu	r3,r2,17fd8 <alt_up_pixel_buffer_dma_draw+0x3c>
   17fc8:	e0bffc17 	ldw	r2,-16(fp)
   17fcc:	10801017 	ldw	r2,64(r2)
   17fd0:	e0ffff17 	ldw	r3,-4(fp)
   17fd4:	18800236 	bltu	r3,r2,17fe0 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   17fd8:	00bfffc4 	movi	r2,-1
   17fdc:	00005006 	br	18120 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   17fe0:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   17fe4:	e0bffc17 	ldw	r2,-16(fp)
   17fe8:	10800d17 	ldw	r2,52(r2)
   17fec:	1000151e 	bne	r2,zero,18044 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   17ff0:	e0bffc17 	ldw	r2,-16(fp)
   17ff4:	10c01217 	ldw	r3,72(r2)
   17ff8:	e0bffe17 	ldw	r2,-8(fp)
   17ffc:	1886703a 	and	r3,r3,r2
   18000:	e0bffc17 	ldw	r2,-16(fp)
   18004:	10801117 	ldw	r2,68(r2)
   18008:	1884983a 	sll	r2,r3,r2
   1800c:	e0fffb17 	ldw	r3,-20(fp)
   18010:	1885883a 	add	r2,r3,r2
   18014:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   18018:	e0bffc17 	ldw	r2,-16(fp)
   1801c:	10c01417 	ldw	r3,80(r2)
   18020:	e0bfff17 	ldw	r2,-4(fp)
   18024:	1886703a 	and	r3,r3,r2
   18028:	e0bffc17 	ldw	r2,-16(fp)
   1802c:	10801317 	ldw	r2,76(r2)
   18030:	1884983a 	sll	r2,r3,r2
   18034:	e0fffb17 	ldw	r3,-20(fp)
   18038:	1885883a 	add	r2,r3,r2
   1803c:	e0bffb15 	stw	r2,-20(fp)
   18040:	00001706 	br	180a0 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   18044:	e0bffc17 	ldw	r2,-16(fp)
   18048:	10c01217 	ldw	r3,72(r2)
   1804c:	e0bffe17 	ldw	r2,-8(fp)
   18050:	1886703a 	and	r3,r3,r2
   18054:	e0bffc17 	ldw	r2,-16(fp)
   18058:	10801117 	ldw	r2,68(r2)
   1805c:	1884983a 	sll	r2,r3,r2
   18060:	e0fffb17 	ldw	r3,-20(fp)
   18064:	1885883a 	add	r2,r3,r2
   18068:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   1806c:	e0bffc17 	ldw	r2,-16(fp)
   18070:	10c01417 	ldw	r3,80(r2)
   18074:	e0bfff17 	ldw	r2,-4(fp)
   18078:	1886703a 	and	r3,r3,r2
   1807c:	e0bffc17 	ldw	r2,-16(fp)
   18080:	10800f17 	ldw	r2,60(r2)
   18084:	1887383a 	mul	r3,r3,r2
   18088:	e0bffc17 	ldw	r2,-16(fp)
   1808c:	10801117 	ldw	r2,68(r2)
   18090:	1884983a 	sll	r2,r3,r2
   18094:	e0fffb17 	ldw	r3,-20(fp)
   18098:	1885883a 	add	r2,r3,r2
   1809c:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   180a0:	e0bffc17 	ldw	r2,-16(fp)
   180a4:	10800e17 	ldw	r2,56(r2)
   180a8:	10800058 	cmpnei	r2,r2,1
   180ac:	1000081e 	bne	r2,zero,180d0 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   180b0:	e0bffc17 	ldw	r2,-16(fp)
   180b4:	10c00c17 	ldw	r3,48(r2)
   180b8:	e0bffb17 	ldw	r2,-20(fp)
   180bc:	1885883a 	add	r2,r3,r2
   180c0:	1007883a 	mov	r3,r2
   180c4:	e0bffd17 	ldw	r2,-12(fp)
   180c8:	18800025 	stbio	r2,0(r3)
   180cc:	00001306 	br	1811c <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   180d0:	e0bffc17 	ldw	r2,-16(fp)
   180d4:	10800e17 	ldw	r2,56(r2)
   180d8:	10800098 	cmpnei	r2,r2,2
   180dc:	1000081e 	bne	r2,zero,18100 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   180e0:	e0bffc17 	ldw	r2,-16(fp)
   180e4:	10c00c17 	ldw	r3,48(r2)
   180e8:	e0bffb17 	ldw	r2,-20(fp)
   180ec:	1885883a 	add	r2,r3,r2
   180f0:	1007883a 	mov	r3,r2
   180f4:	e0bffd17 	ldw	r2,-12(fp)
   180f8:	1880002d 	sthio	r2,0(r3)
   180fc:	00000706 	br	1811c <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18100:	e0bffc17 	ldw	r2,-16(fp)
   18104:	10c00c17 	ldw	r3,48(r2)
   18108:	e0bffb17 	ldw	r2,-20(fp)
   1810c:	1885883a 	add	r2,r3,r2
   18110:	1007883a 	mov	r3,r2
   18114:	e0bffd17 	ldw	r2,-12(fp)
   18118:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   1811c:	0005883a 	mov	r2,zero
}
   18120:	e037883a 	mov	sp,fp
   18124:	df000017 	ldw	fp,0(sp)
   18128:	dec00104 	addi	sp,sp,4
   1812c:	f800283a 	ret

00018130 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   18130:	defffd04 	addi	sp,sp,-12
   18134:	df000215 	stw	fp,8(sp)
   18138:	df000204 	addi	fp,sp,8
   1813c:	e13ffe15 	stw	r4,-8(fp)
   18140:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   18144:	e0bffe17 	ldw	r2,-8(fp)
   18148:	10800a17 	ldw	r2,40(r2)
   1814c:	10800104 	addi	r2,r2,4
   18150:	1007883a 	mov	r3,r2
   18154:	e0bfff17 	ldw	r2,-4(fp)
   18158:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   1815c:	e0bffe17 	ldw	r2,-8(fp)
   18160:	10800a17 	ldw	r2,40(r2)
   18164:	10800104 	addi	r2,r2,4
   18168:	10800037 	ldwio	r2,0(r2)
   1816c:	1007883a 	mov	r3,r2
   18170:	e0bffe17 	ldw	r2,-8(fp)
   18174:	10c00c15 	stw	r3,48(r2)
	return 0;
   18178:	0005883a 	mov	r2,zero
}
   1817c:	e037883a 	mov	sp,fp
   18180:	df000017 	ldw	fp,0(sp)
   18184:	dec00104 	addi	sp,sp,4
   18188:	f800283a 	ret

0001818c <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   1818c:	defffd04 	addi	sp,sp,-12
   18190:	df000215 	stw	fp,8(sp)
   18194:	dc000115 	stw	r16,4(sp)
   18198:	df000204 	addi	fp,sp,8
   1819c:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   181a0:	e0bffe17 	ldw	r2,-8(fp)
   181a4:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   181a8:	e0bffe17 	ldw	r2,-8(fp)
   181ac:	10800a17 	ldw	r2,40(r2)
   181b0:	1007883a 	mov	r3,r2
   181b4:	00800044 	movi	r2,1
   181b8:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   181bc:	e0bffe17 	ldw	r2,-8(fp)
   181c0:	10c00b17 	ldw	r3,44(r2)
   181c4:	e0bffe17 	ldw	r2,-8(fp)
   181c8:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   181cc:	e0bffe17 	ldw	r2,-8(fp)
   181d0:	14000b15 	stw	r16,44(r2)
	return 0;
   181d4:	0005883a 	mov	r2,zero
}
   181d8:	e6ffff04 	addi	sp,fp,-4
   181dc:	df000117 	ldw	fp,4(sp)
   181e0:	dc000017 	ldw	r16,0(sp)
   181e4:	dec00204 	addi	sp,sp,8
   181e8:	f800283a 	ret

000181ec <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   181ec:	defffe04 	addi	sp,sp,-8
   181f0:	df000115 	stw	fp,4(sp)
   181f4:	df000104 	addi	fp,sp,4
   181f8:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   181fc:	e0bfff17 	ldw	r2,-4(fp)
   18200:	10800a17 	ldw	r2,40(r2)
   18204:	10800304 	addi	r2,r2,12
   18208:	10800037 	ldwio	r2,0(r2)
   1820c:	1080004c 	andi	r2,r2,1
}
   18210:	e037883a 	mov	sp,fp
   18214:	df000017 	ldw	fp,0(sp)
   18218:	dec00104 	addi	sp,sp,4
   1821c:	f800283a 	ret

00018220 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   18220:	defff704 	addi	sp,sp,-36
   18224:	df000815 	stw	fp,32(sp)
   18228:	dd400715 	stw	r21,28(sp)
   1822c:	dd000615 	stw	r20,24(sp)
   18230:	dcc00515 	stw	r19,20(sp)
   18234:	dc800415 	stw	r18,16(sp)
   18238:	dc400315 	stw	r17,12(sp)
   1823c:	dc000215 	stw	r16,8(sp)
   18240:	df000804 	addi	fp,sp,32
   18244:	e13ff815 	stw	r4,-32(fp)
   18248:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1824c:	e0bff917 	ldw	r2,-28(fp)
   18250:	10800058 	cmpnei	r2,r2,1
   18254:	1000031e 	bne	r2,zero,18264 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   18258:	e0bff817 	ldw	r2,-32(fp)
   1825c:	14400c17 	ldw	r17,48(r2)
   18260:	00000206 	br	1826c <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   18264:	e0bff817 	ldw	r2,-32(fp)
   18268:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   1826c:	e0bff817 	ldw	r2,-32(fp)
   18270:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18274:	e0bff817 	ldw	r2,-32(fp)
   18278:	10800e17 	ldw	r2,56(r2)
   1827c:	10800098 	cmpnei	r2,r2,2
   18280:	1000031e 	bne	r2,zero,18290 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   18284:	8405883a 	add	r2,r16,r16
   18288:	1021883a 	mov	r16,r2
   1828c:	00000306 	br	1829c <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   18290:	8405883a 	add	r2,r16,r16
   18294:	1085883a 	add	r2,r2,r2
   18298:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   1829c:	e0bff817 	ldw	r2,-32(fp)
   182a0:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   182a4:	e0bff817 	ldw	r2,-32(fp)
   182a8:	10800d17 	ldw	r2,52(r2)
   182ac:	1000111e 	bne	r2,zero,182f4 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   182b0:	e0bff817 	ldw	r2,-32(fp)
   182b4:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   182b8:	0029883a 	mov	r20,zero
   182bc:	00000b06 	br	182ec <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   182c0:	0027883a 	mov	r19,zero
   182c4:	00000406 	br	182d8 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   182c8:	9c45883a 	add	r2,r19,r17
   182cc:	0007883a 	mov	r3,zero
   182d0:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   182d4:	9cc00104 	addi	r19,r19,4
   182d8:	9c3ffb36 	bltu	r19,r16,182c8 <__alt_data_end+0xf00182c8>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   182dc:	00800044 	movi	r2,1
   182e0:	1544983a 	sll	r2,r2,r21
   182e4:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   182e8:	a5000044 	addi	r20,r20,1
   182ec:	a4bff436 	bltu	r20,r18,182c0 <__alt_data_end+0xf00182c0>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   182f0:	00000a06 	br	1831c <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   182f4:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   182f8:	0021883a 	mov	r16,zero
   182fc:	00000506 	br	18314 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   18300:	8005883a 	mov	r2,r16
   18304:	1445883a 	add	r2,r2,r17
   18308:	0007883a 	mov	r3,zero
   1830c:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   18310:	84000104 	addi	r16,r16,4
   18314:	8005883a 	mov	r2,r16
   18318:	14bff936 	bltu	r2,r18,18300 <__alt_data_end+0xf0018300>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1831c:	0001883a 	nop
   18320:	e6fffa04 	addi	sp,fp,-24
   18324:	df000617 	ldw	fp,24(sp)
   18328:	dd400517 	ldw	r21,20(sp)
   1832c:	dd000417 	ldw	r20,16(sp)
   18330:	dcc00317 	ldw	r19,12(sp)
   18334:	dc800217 	ldw	r18,8(sp)
   18338:	dc400117 	ldw	r17,4(sp)
   1833c:	dc000017 	ldw	r16,0(sp)
   18340:	dec00704 	addi	sp,sp,28
   18344:	f800283a 	ret

00018348 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   18348:	defff304 	addi	sp,sp,-52
   1834c:	df000c15 	stw	fp,48(sp)
   18350:	ddc00b15 	stw	r23,44(sp)
   18354:	dd800a15 	stw	r22,40(sp)
   18358:	dd400915 	stw	r21,36(sp)
   1835c:	dd000815 	stw	r20,32(sp)
   18360:	dcc00715 	stw	r19,28(sp)
   18364:	dc800615 	stw	r18,24(sp)
   18368:	dc400515 	stw	r17,20(sp)
   1836c:	dc000415 	stw	r16,16(sp)
   18370:	df000c04 	addi	fp,sp,48
   18374:	e13ff415 	stw	r4,-48(fp)
   18378:	e17ff515 	stw	r5,-44(fp)
   1837c:	e1bff615 	stw	r6,-40(fp)
   18380:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18384:	e0bff417 	ldw	r2,-48(fp)
   18388:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1838c:	e0bff417 	ldw	r2,-48(fp)
   18390:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   18394:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   18398:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   1839c:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   183a0:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   183a4:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   183a8:	a580032e 	bgeu	r20,r22,183b8 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   183ac:	b02b883a 	mov	r21,r22
		l_x = r_x;
   183b0:	a02d883a 	mov	r22,r20
		r_x = temp;
   183b4:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   183b8:	9c40032e 	bgeu	r19,r17,183c8 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   183bc:	882b883a 	mov	r21,r17
		t_y = b_y;
   183c0:	9823883a 	mov	r17,r19
		b_y = temp;
   183c4:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   183c8:	b480892e 	bgeu	r22,r18,185f0 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   183cc:	8c00882e 	bgeu	r17,r16,185f0 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   183d0:	a4800136 	bltu	r20,r18,183d8 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   183d4:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   183d8:	9c000136 	bltu	r19,r16,183e0 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   183dc:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   183e0:	e0800317 	ldw	r2,12(fp)
   183e4:	10800058 	cmpnei	r2,r2,1
   183e8:	1000031e 	bne	r2,zero,183f8 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   183ec:	e0bff417 	ldw	r2,-48(fp)
   183f0:	14000c17 	ldw	r16,48(r2)
   183f4:	00000206 	br	18400 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   183f8:	e0bff417 	ldw	r2,-48(fp)
   183fc:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18400:	e0bff417 	ldw	r2,-48(fp)
   18404:	10800d17 	ldw	r2,52(r2)
   18408:	10003c1e 	bne	r2,zero,184fc <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1840c:	e0bff417 	ldw	r2,-48(fp)
   18410:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   18414:	8d44983a 	sll	r2,r17,r21
   18418:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1841c:	e0bff417 	ldw	r2,-48(fp)
   18420:	10800e17 	ldw	r2,56(r2)
   18424:	10800058 	cmpnei	r2,r2,1
   18428:	10000f1e 	bne	r2,zero,18468 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   1842c:	8825883a 	mov	r18,r17
   18430:	00000b06 	br	18460 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   18434:	b023883a 	mov	r17,r22
   18438:	00000406 	br	1844c <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1843c:	8c05883a 	add	r2,r17,r16
   18440:	b807883a 	mov	r3,r23
   18444:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18448:	8c400044 	addi	r17,r17,1
   1844c:	a47ffb2e 	bgeu	r20,r17,1843c <__alt_data_end+0xf001843c>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   18450:	00800044 	movi	r2,1
   18454:	1544983a 	sll	r2,r2,r21
   18458:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1845c:	94800044 	addi	r18,r18,1
   18460:	9cbff42e 	bgeu	r19,r18,18434 <__alt_data_end+0xf0018434>
   18464:	00006306 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18468:	e0bff417 	ldw	r2,-48(fp)
   1846c:	10800e17 	ldw	r2,56(r2)
   18470:	10800098 	cmpnei	r2,r2,2
   18474:	1000101e 	bne	r2,zero,184b8 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   18478:	8825883a 	mov	r18,r17
   1847c:	00000c06 	br	184b0 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   18480:	b023883a 	mov	r17,r22
   18484:	00000506 	br	1849c <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18488:	8c45883a 	add	r2,r17,r17
   1848c:	1405883a 	add	r2,r2,r16
   18490:	b807883a 	mov	r3,r23
   18494:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18498:	8c400044 	addi	r17,r17,1
   1849c:	a47ffa2e 	bgeu	r20,r17,18488 <__alt_data_end+0xf0018488>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   184a0:	00800044 	movi	r2,1
   184a4:	1544983a 	sll	r2,r2,r21
   184a8:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   184ac:	94800044 	addi	r18,r18,1
   184b0:	9cbff32e 	bgeu	r19,r18,18480 <__alt_data_end+0xf0018480>
   184b4:	00004f06 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   184b8:	8825883a 	mov	r18,r17
   184bc:	00000d06 	br	184f4 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   184c0:	b023883a 	mov	r17,r22
   184c4:	00000606 	br	184e0 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   184c8:	8c45883a 	add	r2,r17,r17
   184cc:	1085883a 	add	r2,r2,r2
   184d0:	1405883a 	add	r2,r2,r16
   184d4:	b807883a 	mov	r3,r23
   184d8:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   184dc:	8c400044 	addi	r17,r17,1
   184e0:	a47ff92e 	bgeu	r20,r17,184c8 <__alt_data_end+0xf00184c8>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   184e4:	00800044 	movi	r2,1
   184e8:	1544983a 	sll	r2,r2,r21
   184ec:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   184f0:	94800044 	addi	r18,r18,1
   184f4:	9cbff22e 	bgeu	r19,r18,184c0 <__alt_data_end+0xf00184c0>
   184f8:	00003e06 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   184fc:	e0bff417 	ldw	r2,-48(fp)
   18500:	10800e17 	ldw	r2,56(r2)
   18504:	10800058 	cmpnei	r2,r2,1
   18508:	10000f1e 	bne	r2,zero,18548 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   1850c:	8c85383a 	mul	r2,r17,r18
   18510:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18514:	882b883a 	mov	r21,r17
   18518:	00000906 	br	18540 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   1851c:	b023883a 	mov	r17,r22
   18520:	00000406 	br	18534 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   18524:	8c05883a 	add	r2,r17,r16
   18528:	b807883a 	mov	r3,r23
   1852c:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18530:	8c400044 	addi	r17,r17,1
   18534:	a47ffb2e 	bgeu	r20,r17,18524 <__alt_data_end+0xf0018524>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   18538:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1853c:	ad400044 	addi	r21,r21,1
   18540:	9d7ff62e 	bgeu	r19,r21,1851c <__alt_data_end+0xf001851c>
   18544:	00002b06 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18548:	e0bff417 	ldw	r2,-48(fp)
   1854c:	10800e17 	ldw	r2,56(r2)
   18550:	10800098 	cmpnei	r2,r2,2
   18554:	1000121e 	bne	r2,zero,185a0 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   18558:	9485883a 	add	r2,r18,r18
   1855c:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   18560:	8c85383a 	mul	r2,r17,r18
   18564:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18568:	882b883a 	mov	r21,r17
   1856c:	00000a06 	br	18598 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   18570:	b023883a 	mov	r17,r22
   18574:	00000506 	br	1858c <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18578:	8c45883a 	add	r2,r17,r17
   1857c:	1405883a 	add	r2,r2,r16
   18580:	b807883a 	mov	r3,r23
   18584:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18588:	8c400044 	addi	r17,r17,1
   1858c:	a47ffa2e 	bgeu	r20,r17,18578 <__alt_data_end+0xf0018578>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   18590:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18594:	ad400044 	addi	r21,r21,1
   18598:	9d7ff52e 	bgeu	r19,r21,18570 <__alt_data_end+0xf0018570>
   1859c:	00001506 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   185a0:	9485883a 	add	r2,r18,r18
   185a4:	1085883a 	add	r2,r2,r2
   185a8:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   185ac:	8c85383a 	mul	r2,r17,r18
   185b0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   185b4:	882b883a 	mov	r21,r17
   185b8:	00000b06 	br	185e8 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   185bc:	b023883a 	mov	r17,r22
   185c0:	00000606 	br	185dc <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   185c4:	8c45883a 	add	r2,r17,r17
   185c8:	1085883a 	add	r2,r2,r2
   185cc:	1405883a 	add	r2,r2,r16
   185d0:	b807883a 	mov	r3,r23
   185d4:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   185d8:	8c400044 	addi	r17,r17,1
   185dc:	a47ff92e 	bgeu	r20,r17,185c4 <__alt_data_end+0xf00185c4>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   185e0:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   185e4:	ad400044 	addi	r21,r21,1
   185e8:	9d7ff42e 	bgeu	r19,r21,185bc <__alt_data_end+0xf00185bc>
   185ec:	00000106 	br	185f4 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   185f0:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   185f4:	e6fff804 	addi	sp,fp,-32
   185f8:	df000817 	ldw	fp,32(sp)
   185fc:	ddc00717 	ldw	r23,28(sp)
   18600:	dd800617 	ldw	r22,24(sp)
   18604:	dd400517 	ldw	r21,20(sp)
   18608:	dd000417 	ldw	r20,16(sp)
   1860c:	dcc00317 	ldw	r19,12(sp)
   18610:	dc800217 	ldw	r18,8(sp)
   18614:	dc400117 	ldw	r17,4(sp)
   18618:	dc000017 	ldw	r16,0(sp)
   1861c:	dec00904 	addi	sp,sp,36
   18620:	f800283a 	ret

00018624 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   18624:	defff404 	addi	sp,sp,-48
   18628:	df000b15 	stw	fp,44(sp)
   1862c:	dd800a15 	stw	r22,40(sp)
   18630:	dd400915 	stw	r21,36(sp)
   18634:	dd000815 	stw	r20,32(sp)
   18638:	dcc00715 	stw	r19,28(sp)
   1863c:	dc800615 	stw	r18,24(sp)
   18640:	dc400515 	stw	r17,20(sp)
   18644:	dc000415 	stw	r16,16(sp)
   18648:	df000b04 	addi	fp,sp,44
   1864c:	e13ff515 	stw	r4,-44(fp)
   18650:	e17ff615 	stw	r5,-40(fp)
   18654:	e1bff715 	stw	r6,-36(fp)
   18658:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1865c:	e0bff517 	ldw	r2,-44(fp)
   18660:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18664:	e0bff517 	ldw	r2,-44(fp)
   18668:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1866c:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   18670:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   18674:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   18678:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1867c:	9c40032e 	bgeu	r19,r17,1868c <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   18680:	882d883a 	mov	r22,r17
		l_x = r_x;
   18684:	9823883a 	mov	r17,r19
		r_x = temp;
   18688:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   1868c:	8c805d2e 	bgeu	r17,r18,18804 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   18690:	a4005c2e 	bgeu	r20,r16,18804 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   18694:	9c800136 	bltu	r19,r18,1869c <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   18698:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1869c:	e0800217 	ldw	r2,8(fp)
   186a0:	10800058 	cmpnei	r2,r2,1
   186a4:	1000031e 	bne	r2,zero,186b4 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   186a8:	e0bff517 	ldw	r2,-44(fp)
   186ac:	14000c17 	ldw	r16,48(r2)
   186b0:	00000206 	br	186bc <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   186b4:	e0bff517 	ldw	r2,-44(fp)
   186b8:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   186bc:	e0bff517 	ldw	r2,-44(fp)
   186c0:	10800d17 	ldw	r2,52(r2)
   186c4:	1000231e 	bne	r2,zero,18754 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   186c8:	e0bff517 	ldw	r2,-44(fp)
   186cc:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   186d0:	a484983a 	sll	r2,r20,r18
   186d4:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   186d8:	e0bff517 	ldw	r2,-44(fp)
   186dc:	10800e17 	ldw	r2,56(r2)
   186e0:	10800058 	cmpnei	r2,r2,1
   186e4:	1000071e 	bne	r2,zero,18704 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   186e8:	00000406 	br	186fc <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   186ec:	8c05883a 	add	r2,r17,r16
   186f0:	a807883a 	mov	r3,r21
   186f4:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   186f8:	8c400044 	addi	r17,r17,1
   186fc:	9c7ffb2e 	bgeu	r19,r17,186ec <__alt_data_end+0xf00186ec>
   18700:	00004106 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18704:	e0bff517 	ldw	r2,-44(fp)
   18708:	10800e17 	ldw	r2,56(r2)
   1870c:	10800098 	cmpnei	r2,r2,2
   18710:	10000e1e 	bne	r2,zero,1874c <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   18714:	00000506 	br	1872c <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   18718:	8c45883a 	add	r2,r17,r17
   1871c:	1405883a 	add	r2,r2,r16
   18720:	a807883a 	mov	r3,r21
   18724:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18728:	8c400044 	addi	r17,r17,1
   1872c:	9c7ffa2e 	bgeu	r19,r17,18718 <__alt_data_end+0xf0018718>
   18730:	00003506 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   18734:	8c45883a 	add	r2,r17,r17
   18738:	1085883a 	add	r2,r2,r2
   1873c:	1405883a 	add	r2,r2,r16
   18740:	a807883a 	mov	r3,r21
   18744:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   18748:	8c400044 	addi	r17,r17,1
   1874c:	9c7ff92e 	bgeu	r19,r17,18734 <__alt_data_end+0xf0018734>
   18750:	00002d06 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18754:	e0bff517 	ldw	r2,-44(fp)
   18758:	10800e17 	ldw	r2,56(r2)
   1875c:	10800058 	cmpnei	r2,r2,1
   18760:	1000091e 	bne	r2,zero,18788 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   18764:	a485383a 	mul	r2,r20,r18
   18768:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1876c:	00000406 	br	18780 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   18770:	8c05883a 	add	r2,r17,r16
   18774:	a807883a 	mov	r3,r21
   18778:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1877c:	8c400044 	addi	r17,r17,1
   18780:	9c7ffb2e 	bgeu	r19,r17,18770 <__alt_data_end+0xf0018770>
   18784:	00002006 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18788:	e0bff517 	ldw	r2,-44(fp)
   1878c:	10800e17 	ldw	r2,56(r2)
   18790:	10800098 	cmpnei	r2,r2,2
   18794:	10000c1e 	bne	r2,zero,187c8 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   18798:	9485883a 	add	r2,r18,r18
   1879c:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   187a0:	a485383a 	mul	r2,r20,r18
   187a4:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   187a8:	00000506 	br	187c0 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   187ac:	8c45883a 	add	r2,r17,r17
   187b0:	1405883a 	add	r2,r2,r16
   187b4:	a807883a 	mov	r3,r21
   187b8:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   187bc:	8c400044 	addi	r17,r17,1
   187c0:	9c7ffa2e 	bgeu	r19,r17,187ac <__alt_data_end+0xf00187ac>
   187c4:	00001006 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   187c8:	9485883a 	add	r2,r18,r18
   187cc:	1085883a 	add	r2,r2,r2
   187d0:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   187d4:	a485383a 	mul	r2,r20,r18
   187d8:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   187dc:	00000606 	br	187f8 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   187e0:	8c45883a 	add	r2,r17,r17
   187e4:	1085883a 	add	r2,r2,r2
   187e8:	1405883a 	add	r2,r2,r16
   187ec:	a807883a 	mov	r3,r21
   187f0:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   187f4:	8c400044 	addi	r17,r17,1
   187f8:	9c7ff92e 	bgeu	r19,r17,187e0 <__alt_data_end+0xf00187e0>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   187fc:	84a1883a 	add	r16,r16,r18
   18800:	00000106 	br	18808 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18804:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   18808:	e6fff904 	addi	sp,fp,-28
   1880c:	df000717 	ldw	fp,28(sp)
   18810:	dd800617 	ldw	r22,24(sp)
   18814:	dd400517 	ldw	r21,20(sp)
   18818:	dd000417 	ldw	r20,16(sp)
   1881c:	dcc00317 	ldw	r19,12(sp)
   18820:	dc800217 	ldw	r18,8(sp)
   18824:	dc400117 	ldw	r17,4(sp)
   18828:	dc000017 	ldw	r16,0(sp)
   1882c:	dec00804 	addi	sp,sp,32
   18830:	f800283a 	ret

00018834 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   18834:	defff404 	addi	sp,sp,-48
   18838:	df000b15 	stw	fp,44(sp)
   1883c:	dd800a15 	stw	r22,40(sp)
   18840:	dd400915 	stw	r21,36(sp)
   18844:	dd000815 	stw	r20,32(sp)
   18848:	dcc00715 	stw	r19,28(sp)
   1884c:	dc800615 	stw	r18,24(sp)
   18850:	dc400515 	stw	r17,20(sp)
   18854:	dc000415 	stw	r16,16(sp)
   18858:	df000b04 	addi	fp,sp,44
   1885c:	e13ff515 	stw	r4,-44(fp)
   18860:	e17ff615 	stw	r5,-40(fp)
   18864:	e1bff715 	stw	r6,-36(fp)
   18868:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1886c:	e0bff517 	ldw	r2,-44(fp)
   18870:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18874:	e0bff517 	ldw	r2,-44(fp)
   18878:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   1887c:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   18880:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   18884:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   18888:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   1888c:	9d00032e 	bgeu	r19,r20,1889c <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   18890:	a02b883a 	mov	r21,r20
		t_y = b_y;
   18894:	9829883a 	mov	r20,r19
		b_y = temp;
   18898:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   1889c:	94406c2e 	bgeu	r18,r17,18a50 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   188a0:	a4006b2e 	bgeu	r20,r16,18a50 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   188a4:	9c000136 	bltu	r19,r16,188ac <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   188a8:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   188ac:	e0800217 	ldw	r2,8(fp)
   188b0:	10800058 	cmpnei	r2,r2,1
   188b4:	1000031e 	bne	r2,zero,188c4 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   188b8:	e0bff517 	ldw	r2,-44(fp)
   188bc:	14000c17 	ldw	r16,48(r2)
   188c0:	00000206 	br	188cc <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   188c4:	e0bff517 	ldw	r2,-44(fp)
   188c8:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   188cc:	e0bff517 	ldw	r2,-44(fp)
   188d0:	10800d17 	ldw	r2,52(r2)
   188d4:	1000301e 	bne	r2,zero,18998 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   188d8:	e0bff517 	ldw	r2,-44(fp)
   188dc:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   188e0:	a544983a 	sll	r2,r20,r21
   188e4:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   188e8:	e0bff517 	ldw	r2,-44(fp)
   188ec:	10800e17 	ldw	r2,56(r2)
   188f0:	10800058 	cmpnei	r2,r2,1
   188f4:	10000b1e 	bne	r2,zero,18924 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   188f8:	a023883a 	mov	r17,r20
   188fc:	00000706 	br	1891c <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   18900:	9405883a 	add	r2,r18,r16
   18904:	b007883a 	mov	r3,r22
   18908:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1890c:	00800044 	movi	r2,1
   18910:	1544983a 	sll	r2,r2,r21
   18914:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18918:	8c400044 	addi	r17,r17,1
   1891c:	9c7ff82e 	bgeu	r19,r17,18900 <__alt_data_end+0xf0018900>
   18920:	00004c06 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18924:	e0bff517 	ldw	r2,-44(fp)
   18928:	10800e17 	ldw	r2,56(r2)
   1892c:	10800098 	cmpnei	r2,r2,2
   18930:	10000c1e 	bne	r2,zero,18964 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   18934:	a023883a 	mov	r17,r20
   18938:	00000806 	br	1895c <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1893c:	9485883a 	add	r2,r18,r18
   18940:	1405883a 	add	r2,r2,r16
   18944:	b007883a 	mov	r3,r22
   18948:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1894c:	00800044 	movi	r2,1
   18950:	1544983a 	sll	r2,r2,r21
   18954:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18958:	8c400044 	addi	r17,r17,1
   1895c:	9c7ff72e 	bgeu	r19,r17,1893c <__alt_data_end+0xf001893c>
   18960:	00003c06 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18964:	a023883a 	mov	r17,r20
   18968:	00000906 	br	18990 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1896c:	9485883a 	add	r2,r18,r18
   18970:	1085883a 	add	r2,r2,r2
   18974:	1405883a 	add	r2,r2,r16
   18978:	b007883a 	mov	r3,r22
   1897c:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18980:	00800044 	movi	r2,1
   18984:	1544983a 	sll	r2,r2,r21
   18988:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1898c:	8c400044 	addi	r17,r17,1
   18990:	9c7ff62e 	bgeu	r19,r17,1896c <__alt_data_end+0xf001896c>
   18994:	00002f06 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18998:	e0bff517 	ldw	r2,-44(fp)
   1899c:	10800e17 	ldw	r2,56(r2)
   189a0:	10800058 	cmpnei	r2,r2,1
   189a4:	10000a1e 	bne	r2,zero,189d0 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   189a8:	a445383a 	mul	r2,r20,r17
   189ac:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   189b0:	00000506 	br	189c8 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   189b4:	9405883a 	add	r2,r18,r16
   189b8:	b007883a 	mov	r3,r22
   189bc:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   189c0:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   189c4:	a5000044 	addi	r20,r20,1
   189c8:	9d3ffa2e 	bgeu	r19,r20,189b4 <__alt_data_end+0xf00189b4>
   189cc:	00002106 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   189d0:	e0bff517 	ldw	r2,-44(fp)
   189d4:	10800e17 	ldw	r2,56(r2)
   189d8:	10800098 	cmpnei	r2,r2,2
   189dc:	10000d1e 	bne	r2,zero,18a14 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   189e0:	8c45883a 	add	r2,r17,r17
   189e4:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   189e8:	a445383a 	mul	r2,r20,r17
   189ec:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   189f0:	00000606 	br	18a0c <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   189f4:	9485883a 	add	r2,r18,r18
   189f8:	1405883a 	add	r2,r2,r16
   189fc:	b007883a 	mov	r3,r22
   18a00:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   18a04:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a08:	a5000044 	addi	r20,r20,1
   18a0c:	9d3ff92e 	bgeu	r19,r20,189f4 <__alt_data_end+0xf00189f4>
   18a10:	00001006 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18a14:	8c45883a 	add	r2,r17,r17
   18a18:	1085883a 	add	r2,r2,r2
   18a1c:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18a20:	a445383a 	mul	r2,r20,r17
   18a24:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18a28:	00000706 	br	18a48 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   18a2c:	9485883a 	add	r2,r18,r18
   18a30:	1085883a 	add	r2,r2,r2
   18a34:	1405883a 	add	r2,r2,r16
   18a38:	b007883a 	mov	r3,r22
   18a3c:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   18a40:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a44:	a5000044 	addi	r20,r20,1
   18a48:	9d3ff82e 	bgeu	r19,r20,18a2c <__alt_data_end+0xf0018a2c>
   18a4c:	00000106 	br	18a54 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18a50:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   18a54:	e6fff904 	addi	sp,fp,-28
   18a58:	df000717 	ldw	fp,28(sp)
   18a5c:	dd800617 	ldw	r22,24(sp)
   18a60:	dd400517 	ldw	r21,20(sp)
   18a64:	dd000417 	ldw	r20,16(sp)
   18a68:	dcc00317 	ldw	r19,12(sp)
   18a6c:	dc800217 	ldw	r18,8(sp)
   18a70:	dc400117 	ldw	r17,4(sp)
   18a74:	dc000017 	ldw	r16,0(sp)
   18a78:	dec00804 	addi	sp,sp,32
   18a7c:	f800283a 	ret

00018a80 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   18a80:	defff804 	addi	sp,sp,-32
   18a84:	dfc00715 	stw	ra,28(sp)
   18a88:	df000615 	stw	fp,24(sp)
   18a8c:	df000604 	addi	fp,sp,24
   18a90:	e13ffc15 	stw	r4,-16(fp)
   18a94:	e17ffd15 	stw	r5,-12(fp)
   18a98:	e1bffe15 	stw	r6,-8(fp)
   18a9c:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   18aa0:	e0800417 	ldw	r2,16(fp)
   18aa4:	d8800115 	stw	r2,4(sp)
   18aa8:	e0800317 	ldw	r2,12(fp)
   18aac:	d8800015 	stw	r2,0(sp)
   18ab0:	e1fffe17 	ldw	r7,-8(fp)
   18ab4:	e1bfff17 	ldw	r6,-4(fp)
   18ab8:	e17ffd17 	ldw	r5,-12(fp)
   18abc:	e13ffc17 	ldw	r4,-16(fp)
   18ac0:	00186240 	call	18624 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   18ac4:	e0800417 	ldw	r2,16(fp)
   18ac8:	d8800115 	stw	r2,4(sp)
   18acc:	e0800317 	ldw	r2,12(fp)
   18ad0:	d8800015 	stw	r2,0(sp)
   18ad4:	e1c00217 	ldw	r7,8(fp)
   18ad8:	e1bfff17 	ldw	r6,-4(fp)
   18adc:	e17ffd17 	ldw	r5,-12(fp)
   18ae0:	e13ffc17 	ldw	r4,-16(fp)
   18ae4:	00186240 	call	18624 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   18ae8:	e0800417 	ldw	r2,16(fp)
   18aec:	d8800115 	stw	r2,4(sp)
   18af0:	e0800317 	ldw	r2,12(fp)
   18af4:	d8800015 	stw	r2,0(sp)
   18af8:	e1c00217 	ldw	r7,8(fp)
   18afc:	e1bffe17 	ldw	r6,-8(fp)
   18b00:	e17ffd17 	ldw	r5,-12(fp)
   18b04:	e13ffc17 	ldw	r4,-16(fp)
   18b08:	00188340 	call	18834 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   18b0c:	e0800417 	ldw	r2,16(fp)
   18b10:	d8800115 	stw	r2,4(sp)
   18b14:	e0800317 	ldw	r2,12(fp)
   18b18:	d8800015 	stw	r2,0(sp)
   18b1c:	e1c00217 	ldw	r7,8(fp)
   18b20:	e1bffe17 	ldw	r6,-8(fp)
   18b24:	e17fff17 	ldw	r5,-4(fp)
   18b28:	e13ffc17 	ldw	r4,-16(fp)
   18b2c:	00188340 	call	18834 <alt_up_pixel_buffer_dma_draw_vline>
}
   18b30:	0001883a 	nop
   18b34:	e037883a 	mov	sp,fp
   18b38:	dfc00117 	ldw	ra,4(sp)
   18b3c:	df000017 	ldw	fp,0(sp)
   18b40:	dec00204 	addi	sp,sp,8
   18b44:	f800283a 	ret

00018b48 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   18b48:	deffff04 	addi	sp,sp,-4
   18b4c:	df000015 	stw	fp,0(sp)
   18b50:	d839883a 	mov	fp,sp
   18b54:	2005883a 	mov	r2,r4
   18b58:	3007883a 	mov	r3,r6
   18b5c:	3809883a 	mov	r4,r7
   18b60:	e1800117 	ldw	r6,4(fp)
   18b64:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   18b68:	3800051e 	bne	r7,zero,18b80 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   18b6c:	2909383a 	mul	r4,r5,r4
   18b70:	20c7883a 	add	r3,r4,r3
   18b74:	1885883a 	add	r2,r3,r2
   18b78:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   18b7c:	00000e06 	br	18bb8 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   18b80:	39c00058 	cmpnei	r7,r7,1
   18b84:	3800061e 	bne	r7,zero,18ba0 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   18b88:	2909383a 	mul	r4,r5,r4
   18b8c:	20c7883a 	add	r3,r4,r3
   18b90:	18c7883a 	add	r3,r3,r3
   18b94:	1885883a 	add	r2,r3,r2
   18b98:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   18b9c:	00000606 	br	18bb8 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   18ba0:	2909383a 	mul	r4,r5,r4
   18ba4:	20c7883a 	add	r3,r4,r3
   18ba8:	18c7883a 	add	r3,r3,r3
   18bac:	18c7883a 	add	r3,r3,r3
   18bb0:	1885883a 	add	r2,r3,r2
   18bb4:	11800035 	stwio	r6,0(r2)
}
   18bb8:	0001883a 	nop
   18bbc:	e037883a 	mov	sp,fp
   18bc0:	df000017 	ldw	fp,0(sp)
   18bc4:	dec00104 	addi	sp,sp,4
   18bc8:	f800283a 	ret

00018bcc <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   18bcc:	deffeb04 	addi	sp,sp,-84
   18bd0:	dfc01415 	stw	ra,80(sp)
   18bd4:	df001315 	stw	fp,76(sp)
   18bd8:	ddc01215 	stw	r23,72(sp)
   18bdc:	dd801115 	stw	r22,68(sp)
   18be0:	dd401015 	stw	r21,64(sp)
   18be4:	dd000f15 	stw	r20,60(sp)
   18be8:	dcc00e15 	stw	r19,56(sp)
   18bec:	dc800d15 	stw	r18,52(sp)
   18bf0:	dc400c15 	stw	r17,48(sp)
   18bf4:	dc000b15 	stw	r16,44(sp)
   18bf8:	df001304 	addi	fp,sp,76
   18bfc:	e13fef15 	stw	r4,-68(fp)
   18c00:	e17ff015 	stw	r5,-64(fp)
   18c04:	e1bff115 	stw	r6,-60(fp)
   18c08:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   18c0c:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   18c10:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   18c14:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   18c18:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   18c1c:	a4c5c83a 	sub	r2,r20,r19
   18c20:	1000010e 	bge	r2,zero,18c28 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   18c24:	0085c83a 	sub	r2,zero,r2
   18c28:	1007883a 	mov	r3,r2
   18c2c:	9445c83a 	sub	r2,r18,r17
   18c30:	1000010e 	bge	r2,zero,18c38 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   18c34:	0085c83a 	sub	r2,zero,r2
   18c38:	10c4803a 	cmplt	r2,r2,r3
   18c3c:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18c40:	e0bfef17 	ldw	r2,-68(fp)
   18c44:	10800e17 	ldw	r2,56(r2)
   18c48:	10800060 	cmpeqi	r2,r2,1
   18c4c:	1000081e 	bne	r2,zero,18c70 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   18c50:	e0bfef17 	ldw	r2,-68(fp)
   18c54:	10800e17 	ldw	r2,56(r2)
   18c58:	10800098 	cmpnei	r2,r2,2
   18c5c:	1000021e 	bne	r2,zero,18c68 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   18c60:	00800044 	movi	r2,1
   18c64:	00000306 	br	18c74 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   18c68:	00800084 	movi	r2,2
   18c6c:	00000106 	br	18c74 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18c70:	0005883a 	mov	r2,zero
   18c74:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   18c78:	e0800317 	ldw	r2,12(fp)
   18c7c:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   18c80:	e0bfef17 	ldw	r2,-68(fp)
   18c84:	10800d17 	ldw	r2,52(r2)
   18c88:	1000071e 	bne	r2,zero,18ca8 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   18c8c:	e0bfef17 	ldw	r2,-68(fp)
   18c90:	10801317 	ldw	r2,76(r2)
   18c94:	e0fff417 	ldw	r3,-48(fp)
   18c98:	10c5c83a 	sub	r2,r2,r3
   18c9c:	00c00044 	movi	r3,1
   18ca0:	1884983a 	sll	r2,r3,r2
   18ca4:	00000206 	br	18cb0 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   18ca8:	e0bfef17 	ldw	r2,-68(fp)
   18cac:	10800f17 	ldw	r2,60(r2)
   18cb0:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   18cb4:	e0800417 	ldw	r2,16(fp)
   18cb8:	10800058 	cmpnei	r2,r2,1
   18cbc:	1000031e 	bne	r2,zero,18ccc <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   18cc0:	e0bfef17 	ldw	r2,-68(fp)
   18cc4:	15c00c17 	ldw	r23,48(r2)
   18cc8:	00000206 	br	18cd4 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   18ccc:	e0bfef17 	ldw	r2,-68(fp)
   18cd0:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   18cd4:	e0bff307 	ldb	r2,-52(fp)
   18cd8:	0080060e 	bge	zero,r2,18cf4 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   18cdc:	8821883a 	mov	r16,r17
		x_0 = y_0;
   18ce0:	9823883a 	mov	r17,r19
		y_0 = error;
   18ce4:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   18ce8:	9021883a 	mov	r16,r18
		x_1 = y_1;
   18cec:	a025883a 	mov	r18,r20
		y_1 = error;
   18cf0:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   18cf4:	9440060e 	bge	r18,r17,18d10 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   18cf8:	8821883a 	mov	r16,r17
		x_0 = x_1;
   18cfc:	9023883a 	mov	r17,r18
		x_1 = error;
   18d00:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   18d04:	9821883a 	mov	r16,r19
		y_0 = y_1;
   18d08:	a027883a 	mov	r19,r20
		y_1 = error;
   18d0c:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   18d10:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   18d14:	a4c5c83a 	sub	r2,r20,r19
   18d18:	1000010e 	bge	r2,zero,18d20 <alt_up_pixel_buffer_dma_draw_line+0x154>
   18d1c:	0085c83a 	sub	r2,zero,r2
   18d20:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   18d24:	a804d7fa 	srli	r2,r21,31
   18d28:	1545883a 	add	r2,r2,r21
   18d2c:	1005d07a 	srai	r2,r2,1
   18d30:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   18d34:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   18d38:	9d00020e 	bge	r19,r20,18d44 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   18d3c:	04c00044 	movi	r19,1
   18d40:	00000106 	br	18d48 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   18d44:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   18d48:	e0bff307 	ldb	r2,-52(fp)
   18d4c:	10800058 	cmpnei	r2,r2,1
   18d50:	1000211e 	bne	r2,zero,18dd8 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   18d54:	00000f06 	br	18d94 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   18d58:	e0bff417 	ldw	r2,-48(fp)
   18d5c:	d8800115 	stw	r2,4(sp)
   18d60:	e0bff517 	ldw	r2,-44(fp)
   18d64:	d8800015 	stw	r2,0(sp)
   18d68:	880f883a 	mov	r7,r17
   18d6c:	b00d883a 	mov	r6,r22
   18d70:	e17ff617 	ldw	r5,-40(fp)
   18d74:	b809883a 	mov	r4,r23
   18d78:	0018b480 	call	18b48 <helper_plot_pixel>
			error = error + deltay;
   18d7c:	e0bff717 	ldw	r2,-36(fp)
   18d80:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   18d84:	0400020e 	bge	zero,r16,18d90 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   18d88:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   18d8c:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   18d90:	8c400044 	addi	r17,r17,1
   18d94:	947ff00e 	bge	r18,r17,18d58 <__alt_data_end+0xf0018d58>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   18d98:	00001006 	br	18ddc <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   18d9c:	e0bff417 	ldw	r2,-48(fp)
   18da0:	d8800115 	stw	r2,4(sp)
   18da4:	e0bff517 	ldw	r2,-44(fp)
   18da8:	d8800015 	stw	r2,0(sp)
   18dac:	b00f883a 	mov	r7,r22
   18db0:	880d883a 	mov	r6,r17
   18db4:	e17ff617 	ldw	r5,-40(fp)
   18db8:	b809883a 	mov	r4,r23
   18dbc:	0018b480 	call	18b48 <helper_plot_pixel>
			error = error + deltay;
   18dc0:	e0bff717 	ldw	r2,-36(fp)
   18dc4:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   18dc8:	0400020e 	bge	zero,r16,18dd4 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   18dcc:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   18dd0:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   18dd4:	8c400044 	addi	r17,r17,1
   18dd8:	947ff00e 	bge	r18,r17,18d9c <__alt_data_end+0xf0018d9c>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   18ddc:	0001883a 	nop
   18de0:	e6fff804 	addi	sp,fp,-32
   18de4:	dfc00917 	ldw	ra,36(sp)
   18de8:	df000817 	ldw	fp,32(sp)
   18dec:	ddc00717 	ldw	r23,28(sp)
   18df0:	dd800617 	ldw	r22,24(sp)
   18df4:	dd400517 	ldw	r21,20(sp)
   18df8:	dd000417 	ldw	r20,16(sp)
   18dfc:	dcc00317 	ldw	r19,12(sp)
   18e00:	dc800217 	ldw	r18,8(sp)
   18e04:	dc400117 	ldw	r17,4(sp)
   18e08:	dc000017 	ldw	r16,0(sp)
   18e0c:	dec00a04 	addi	sp,sp,40
   18e10:	f800283a 	ret

00018e14 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18e14:	defff504 	addi	sp,sp,-44
   18e18:	df000a15 	stw	fp,40(sp)
   18e1c:	df000a04 	addi	fp,sp,40
   18e20:	e13ffc15 	stw	r4,-16(fp)
   18e24:	e17ffd15 	stw	r5,-12(fp)
   18e28:	e1bffe15 	stw	r6,-8(fp)
   18e2c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   18e30:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   18e34:	d0a04f17 	ldw	r2,-32452(gp)
  
  if (alt_ticks_per_second ())
   18e38:	10003c26 	beq	r2,zero,18f2c <alt_alarm_start+0x118>
  {
    if (alarm)
   18e3c:	e0bffc17 	ldw	r2,-16(fp)
   18e40:	10003826 	beq	r2,zero,18f24 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   18e44:	e0bffc17 	ldw	r2,-16(fp)
   18e48:	e0fffe17 	ldw	r3,-8(fp)
   18e4c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   18e50:	e0bffc17 	ldw	r2,-16(fp)
   18e54:	e0ffff17 	ldw	r3,-4(fp)
   18e58:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18e5c:	0005303a 	rdctl	r2,status
   18e60:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18e64:	e0fff917 	ldw	r3,-28(fp)
   18e68:	00bfff84 	movi	r2,-2
   18e6c:	1884703a 	and	r2,r3,r2
   18e70:	1001703a 	wrctl	status,r2
  
  return context;
   18e74:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   18e78:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   18e7c:	d0a05017 	ldw	r2,-32448(gp)
      
      current_nticks = alt_nticks();
   18e80:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   18e84:	e0fffd17 	ldw	r3,-12(fp)
   18e88:	e0bff617 	ldw	r2,-40(fp)
   18e8c:	1885883a 	add	r2,r3,r2
   18e90:	10c00044 	addi	r3,r2,1
   18e94:	e0bffc17 	ldw	r2,-16(fp)
   18e98:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   18e9c:	e0bffc17 	ldw	r2,-16(fp)
   18ea0:	10c00217 	ldw	r3,8(r2)
   18ea4:	e0bff617 	ldw	r2,-40(fp)
   18ea8:	1880042e 	bgeu	r3,r2,18ebc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   18eac:	e0bffc17 	ldw	r2,-16(fp)
   18eb0:	00c00044 	movi	r3,1
   18eb4:	10c00405 	stb	r3,16(r2)
   18eb8:	00000206 	br	18ec4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   18ebc:	e0bffc17 	ldw	r2,-16(fp)
   18ec0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   18ec4:	e0bffc17 	ldw	r2,-16(fp)
   18ec8:	d0e01904 	addi	r3,gp,-32668
   18ecc:	e0fffa15 	stw	r3,-24(fp)
   18ed0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18ed4:	e0bffb17 	ldw	r2,-20(fp)
   18ed8:	e0fffa17 	ldw	r3,-24(fp)
   18edc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18ee0:	e0bffa17 	ldw	r2,-24(fp)
   18ee4:	10c00017 	ldw	r3,0(r2)
   18ee8:	e0bffb17 	ldw	r2,-20(fp)
   18eec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18ef0:	e0bffa17 	ldw	r2,-24(fp)
   18ef4:	10800017 	ldw	r2,0(r2)
   18ef8:	e0fffb17 	ldw	r3,-20(fp)
   18efc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18f00:	e0bffa17 	ldw	r2,-24(fp)
   18f04:	e0fffb17 	ldw	r3,-20(fp)
   18f08:	10c00015 	stw	r3,0(r2)
   18f0c:	e0bff817 	ldw	r2,-32(fp)
   18f10:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18f14:	e0bff717 	ldw	r2,-36(fp)
   18f18:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   18f1c:	0005883a 	mov	r2,zero
   18f20:	00000306 	br	18f30 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   18f24:	00bffa84 	movi	r2,-22
   18f28:	00000106 	br	18f30 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   18f2c:	00bfde84 	movi	r2,-134
  }
}
   18f30:	e037883a 	mov	sp,fp
   18f34:	df000017 	ldw	fp,0(sp)
   18f38:	dec00104 	addi	sp,sp,4
   18f3c:	f800283a 	ret

00018f40 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   18f40:	defffb04 	addi	sp,sp,-20
   18f44:	df000415 	stw	fp,16(sp)
   18f48:	df000404 	addi	fp,sp,16
   18f4c:	e13ffe15 	stw	r4,-8(fp)
   18f50:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   18f54:	e0fffe17 	ldw	r3,-8(fp)
   18f58:	e0bfff17 	ldw	r2,-4(fp)
   18f5c:	1885883a 	add	r2,r3,r2
   18f60:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18f64:	e0bffe17 	ldw	r2,-8(fp)
   18f68:	e0bffc15 	stw	r2,-16(fp)
   18f6c:	00000506 	br	18f84 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   18f70:	e0bffc17 	ldw	r2,-16(fp)
   18f74:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18f78:	e0bffc17 	ldw	r2,-16(fp)
   18f7c:	10800804 	addi	r2,r2,32
   18f80:	e0bffc15 	stw	r2,-16(fp)
   18f84:	e0fffc17 	ldw	r3,-16(fp)
   18f88:	e0bffd17 	ldw	r2,-12(fp)
   18f8c:	18bff836 	bltu	r3,r2,18f70 <__alt_data_end+0xf0018f70>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   18f90:	e0bffe17 	ldw	r2,-8(fp)
   18f94:	108007cc 	andi	r2,r2,31
   18f98:	10000226 	beq	r2,zero,18fa4 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   18f9c:	e0bffc17 	ldw	r2,-16(fp)
   18fa0:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   18fa4:	0001883a 	nop
   18fa8:	e037883a 	mov	sp,fp
   18fac:	df000017 	ldw	fp,0(sp)
   18fb0:	dec00104 	addi	sp,sp,4
   18fb4:	f800283a 	ret

00018fb8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18fb8:	defffe04 	addi	sp,sp,-8
   18fbc:	dfc00115 	stw	ra,4(sp)
   18fc0:	df000015 	stw	fp,0(sp)
   18fc4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18fc8:	d0a01317 	ldw	r2,-32692(gp)
   18fcc:	10000326 	beq	r2,zero,18fdc <alt_get_errno+0x24>
   18fd0:	d0a01317 	ldw	r2,-32692(gp)
   18fd4:	103ee83a 	callr	r2
   18fd8:	00000106 	br	18fe0 <alt_get_errno+0x28>
   18fdc:	d0a04a04 	addi	r2,gp,-32472
}
   18fe0:	e037883a 	mov	sp,fp
   18fe4:	dfc00117 	ldw	ra,4(sp)
   18fe8:	df000017 	ldw	fp,0(sp)
   18fec:	dec00204 	addi	sp,sp,8
   18ff0:	f800283a 	ret

00018ff4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   18ff4:	defffa04 	addi	sp,sp,-24
   18ff8:	dfc00515 	stw	ra,20(sp)
   18ffc:	df000415 	stw	fp,16(sp)
   19000:	df000404 	addi	fp,sp,16
   19004:	e13ffe15 	stw	r4,-8(fp)
   19008:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1900c:	e0bffe17 	ldw	r2,-8(fp)
   19010:	10000326 	beq	r2,zero,19020 <alt_dev_llist_insert+0x2c>
   19014:	e0bffe17 	ldw	r2,-8(fp)
   19018:	10800217 	ldw	r2,8(r2)
   1901c:	1000061e 	bne	r2,zero,19038 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   19020:	0018fb80 	call	18fb8 <alt_get_errno>
   19024:	1007883a 	mov	r3,r2
   19028:	00800584 	movi	r2,22
   1902c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   19030:	00bffa84 	movi	r2,-22
   19034:	00001306 	br	19084 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   19038:	e0bffe17 	ldw	r2,-8(fp)
   1903c:	e0ffff17 	ldw	r3,-4(fp)
   19040:	e0fffc15 	stw	r3,-16(fp)
   19044:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19048:	e0bffd17 	ldw	r2,-12(fp)
   1904c:	e0fffc17 	ldw	r3,-16(fp)
   19050:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19054:	e0bffc17 	ldw	r2,-16(fp)
   19058:	10c00017 	ldw	r3,0(r2)
   1905c:	e0bffd17 	ldw	r2,-12(fp)
   19060:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19064:	e0bffc17 	ldw	r2,-16(fp)
   19068:	10800017 	ldw	r2,0(r2)
   1906c:	e0fffd17 	ldw	r3,-12(fp)
   19070:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19074:	e0bffc17 	ldw	r2,-16(fp)
   19078:	e0fffd17 	ldw	r3,-12(fp)
   1907c:	10c00015 	stw	r3,0(r2)

  return 0;  
   19080:	0005883a 	mov	r2,zero
}
   19084:	e037883a 	mov	sp,fp
   19088:	dfc00117 	ldw	ra,4(sp)
   1908c:	df000017 	ldw	fp,0(sp)
   19090:	dec00204 	addi	sp,sp,8
   19094:	f800283a 	ret

00019098 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19098:	defffd04 	addi	sp,sp,-12
   1909c:	dfc00215 	stw	ra,8(sp)
   190a0:	df000115 	stw	fp,4(sp)
   190a4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   190a8:	008000b4 	movhi	r2,2
   190ac:	10a9b504 	addi	r2,r2,-22828
   190b0:	e0bfff15 	stw	r2,-4(fp)
   190b4:	00000606 	br	190d0 <_do_ctors+0x38>
        (*ctor) (); 
   190b8:	e0bfff17 	ldw	r2,-4(fp)
   190bc:	10800017 	ldw	r2,0(r2)
   190c0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   190c4:	e0bfff17 	ldw	r2,-4(fp)
   190c8:	10bfff04 	addi	r2,r2,-4
   190cc:	e0bfff15 	stw	r2,-4(fp)
   190d0:	e0ffff17 	ldw	r3,-4(fp)
   190d4:	008000b4 	movhi	r2,2
   190d8:	10a9b604 	addi	r2,r2,-22824
   190dc:	18bff62e 	bgeu	r3,r2,190b8 <__alt_data_end+0xf00190b8>
        (*ctor) (); 
}
   190e0:	0001883a 	nop
   190e4:	e037883a 	mov	sp,fp
   190e8:	dfc00117 	ldw	ra,4(sp)
   190ec:	df000017 	ldw	fp,0(sp)
   190f0:	dec00204 	addi	sp,sp,8
   190f4:	f800283a 	ret

000190f8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   190f8:	defffd04 	addi	sp,sp,-12
   190fc:	dfc00215 	stw	ra,8(sp)
   19100:	df000115 	stw	fp,4(sp)
   19104:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19108:	008000b4 	movhi	r2,2
   1910c:	10a9b504 	addi	r2,r2,-22828
   19110:	e0bfff15 	stw	r2,-4(fp)
   19114:	00000606 	br	19130 <_do_dtors+0x38>
        (*dtor) (); 
   19118:	e0bfff17 	ldw	r2,-4(fp)
   1911c:	10800017 	ldw	r2,0(r2)
   19120:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19124:	e0bfff17 	ldw	r2,-4(fp)
   19128:	10bfff04 	addi	r2,r2,-4
   1912c:	e0bfff15 	stw	r2,-4(fp)
   19130:	e0ffff17 	ldw	r3,-4(fp)
   19134:	008000b4 	movhi	r2,2
   19138:	10a9b604 	addi	r2,r2,-22824
   1913c:	18bff62e 	bgeu	r3,r2,19118 <__alt_data_end+0xf0019118>
        (*dtor) (); 
}
   19140:	0001883a 	nop
   19144:	e037883a 	mov	sp,fp
   19148:	dfc00117 	ldw	ra,4(sp)
   1914c:	df000017 	ldw	fp,0(sp)
   19150:	dec00204 	addi	sp,sp,8
   19154:	f800283a 	ret

00019158 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   19158:	defffa04 	addi	sp,sp,-24
   1915c:	dfc00515 	stw	ra,20(sp)
   19160:	df000415 	stw	fp,16(sp)
   19164:	df000404 	addi	fp,sp,16
   19168:	e13ffe15 	stw	r4,-8(fp)
   1916c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   19170:	e0bfff17 	ldw	r2,-4(fp)
   19174:	10800017 	ldw	r2,0(r2)
   19178:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1917c:	e13ffe17 	ldw	r4,-8(fp)
   19180:	0008a640 	call	8a64 <strlen>
   19184:	10800044 	addi	r2,r2,1
   19188:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1918c:	00000d06 	br	191c4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   19190:	e0bffc17 	ldw	r2,-16(fp)
   19194:	10800217 	ldw	r2,8(r2)
   19198:	e0fffd17 	ldw	r3,-12(fp)
   1919c:	180d883a 	mov	r6,r3
   191a0:	e17ffe17 	ldw	r5,-8(fp)
   191a4:	1009883a 	mov	r4,r2
   191a8:	00086380 	call	8638 <memcmp>
   191ac:	1000021e 	bne	r2,zero,191b8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   191b0:	e0bffc17 	ldw	r2,-16(fp)
   191b4:	00000706 	br	191d4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   191b8:	e0bffc17 	ldw	r2,-16(fp)
   191bc:	10800017 	ldw	r2,0(r2)
   191c0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   191c4:	e0fffc17 	ldw	r3,-16(fp)
   191c8:	e0bfff17 	ldw	r2,-4(fp)
   191cc:	18bff01e 	bne	r3,r2,19190 <__alt_data_end+0xf0019190>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   191d0:	0005883a 	mov	r2,zero
}
   191d4:	e037883a 	mov	sp,fp
   191d8:	dfc00117 	ldw	ra,4(sp)
   191dc:	df000017 	ldw	fp,0(sp)
   191e0:	dec00204 	addi	sp,sp,8
   191e4:	f800283a 	ret

000191e8 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   191e8:	defffc04 	addi	sp,sp,-16
   191ec:	dfc00315 	stw	ra,12(sp)
   191f0:	df000215 	stw	fp,8(sp)
   191f4:	df000204 	addi	fp,sp,8
   191f8:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   191fc:	d1601704 	addi	r5,gp,-32676
   19200:	e13fff17 	ldw	r4,-4(fp)
   19204:	00191580 	call	19158 <alt_find_dev>
   19208:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1920c:	e0bffe17 	ldw	r2,-8(fp)
   19210:	10000926 	beq	r2,zero,19238 <alt_flash_open_dev+0x50>
   19214:	e0bffe17 	ldw	r2,-8(fp)
   19218:	10800317 	ldw	r2,12(r2)
   1921c:	10000626 	beq	r2,zero,19238 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   19220:	e0bffe17 	ldw	r2,-8(fp)
   19224:	10800317 	ldw	r2,12(r2)
   19228:	e17fff17 	ldw	r5,-4(fp)
   1922c:	e13ffe17 	ldw	r4,-8(fp)
   19230:	103ee83a 	callr	r2
   19234:	00000106 	br	1923c <alt_flash_open_dev+0x54>
  }

  return dev;
   19238:	e0bffe17 	ldw	r2,-8(fp)
}
   1923c:	e037883a 	mov	sp,fp
   19240:	dfc00117 	ldw	ra,4(sp)
   19244:	df000017 	ldw	fp,0(sp)
   19248:	dec00204 	addi	sp,sp,8
   1924c:	f800283a 	ret

00019250 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   19250:	defffd04 	addi	sp,sp,-12
   19254:	dfc00215 	stw	ra,8(sp)
   19258:	df000115 	stw	fp,4(sp)
   1925c:	df000104 	addi	fp,sp,4
   19260:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   19264:	e0bfff17 	ldw	r2,-4(fp)
   19268:	10000826 	beq	r2,zero,1928c <alt_flash_close_dev+0x3c>
   1926c:	e0bfff17 	ldw	r2,-4(fp)
   19270:	10800417 	ldw	r2,16(r2)
   19274:	10000526 	beq	r2,zero,1928c <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19278:	e0bfff17 	ldw	r2,-4(fp)
   1927c:	10800417 	ldw	r2,16(r2)
   19280:	e13fff17 	ldw	r4,-4(fp)
   19284:	103ee83a 	callr	r2
  }
  return;
   19288:	0001883a 	nop
   1928c:	0001883a 	nop
}
   19290:	e037883a 	mov	sp,fp
   19294:	dfc00117 	ldw	ra,4(sp)
   19298:	df000017 	ldw	fp,0(sp)
   1929c:	dec00204 	addi	sp,sp,8
   192a0:	f800283a 	ret

000192a4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   192a4:	defff904 	addi	sp,sp,-28
   192a8:	dfc00615 	stw	ra,24(sp)
   192ac:	df000515 	stw	fp,20(sp)
   192b0:	df000504 	addi	fp,sp,20
   192b4:	e13ffc15 	stw	r4,-16(fp)
   192b8:	e17ffd15 	stw	r5,-12(fp)
   192bc:	e1bffe15 	stw	r6,-8(fp)
   192c0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   192c4:	e1bfff17 	ldw	r6,-4(fp)
   192c8:	e17ffe17 	ldw	r5,-8(fp)
   192cc:	e13ffd17 	ldw	r4,-12(fp)
   192d0:	00194e40 	call	194e4 <open>
   192d4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   192d8:	e0bffb17 	ldw	r2,-20(fp)
   192dc:	10001c16 	blt	r2,zero,19350 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   192e0:	00820034 	movhi	r2,2048
   192e4:	10841c04 	addi	r2,r2,4208
   192e8:	e0fffb17 	ldw	r3,-20(fp)
   192ec:	18c00324 	muli	r3,r3,12
   192f0:	10c5883a 	add	r2,r2,r3
   192f4:	10c00017 	ldw	r3,0(r2)
   192f8:	e0bffc17 	ldw	r2,-16(fp)
   192fc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   19300:	00820034 	movhi	r2,2048
   19304:	10841c04 	addi	r2,r2,4208
   19308:	e0fffb17 	ldw	r3,-20(fp)
   1930c:	18c00324 	muli	r3,r3,12
   19310:	10c5883a 	add	r2,r2,r3
   19314:	10800104 	addi	r2,r2,4
   19318:	10c00017 	ldw	r3,0(r2)
   1931c:	e0bffc17 	ldw	r2,-16(fp)
   19320:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   19324:	00820034 	movhi	r2,2048
   19328:	10841c04 	addi	r2,r2,4208
   1932c:	e0fffb17 	ldw	r3,-20(fp)
   19330:	18c00324 	muli	r3,r3,12
   19334:	10c5883a 	add	r2,r2,r3
   19338:	10800204 	addi	r2,r2,8
   1933c:	10c00017 	ldw	r3,0(r2)
   19340:	e0bffc17 	ldw	r2,-16(fp)
   19344:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   19348:	e13ffb17 	ldw	r4,-20(fp)
   1934c:	0012fec0 	call	12fec <alt_release_fd>
  }
} 
   19350:	0001883a 	nop
   19354:	e037883a 	mov	sp,fp
   19358:	dfc00117 	ldw	ra,4(sp)
   1935c:	df000017 	ldw	fp,0(sp)
   19360:	dec00204 	addi	sp,sp,8
   19364:	f800283a 	ret

00019368 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   19368:	defffb04 	addi	sp,sp,-20
   1936c:	dfc00415 	stw	ra,16(sp)
   19370:	df000315 	stw	fp,12(sp)
   19374:	df000304 	addi	fp,sp,12
   19378:	e13ffd15 	stw	r4,-12(fp)
   1937c:	e17ffe15 	stw	r5,-8(fp)
   19380:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19384:	01c07fc4 	movi	r7,511
   19388:	01800044 	movi	r6,1
   1938c:	e17ffd17 	ldw	r5,-12(fp)
   19390:	01020034 	movhi	r4,2048
   19394:	21041f04 	addi	r4,r4,4220
   19398:	00192a40 	call	192a4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1939c:	01c07fc4 	movi	r7,511
   193a0:	000d883a 	mov	r6,zero
   193a4:	e17ffe17 	ldw	r5,-8(fp)
   193a8:	01020034 	movhi	r4,2048
   193ac:	21041c04 	addi	r4,r4,4208
   193b0:	00192a40 	call	192a4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   193b4:	01c07fc4 	movi	r7,511
   193b8:	01800044 	movi	r6,1
   193bc:	e17fff17 	ldw	r5,-4(fp)
   193c0:	01020034 	movhi	r4,2048
   193c4:	21042204 	addi	r4,r4,4232
   193c8:	00192a40 	call	192a4 <alt_open_fd>
}  
   193cc:	0001883a 	nop
   193d0:	e037883a 	mov	sp,fp
   193d4:	dfc00117 	ldw	ra,4(sp)
   193d8:	df000017 	ldw	fp,0(sp)
   193dc:	dec00204 	addi	sp,sp,8
   193e0:	f800283a 	ret

000193e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   193e4:	defffe04 	addi	sp,sp,-8
   193e8:	dfc00115 	stw	ra,4(sp)
   193ec:	df000015 	stw	fp,0(sp)
   193f0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   193f4:	d0a01317 	ldw	r2,-32692(gp)
   193f8:	10000326 	beq	r2,zero,19408 <alt_get_errno+0x24>
   193fc:	d0a01317 	ldw	r2,-32692(gp)
   19400:	103ee83a 	callr	r2
   19404:	00000106 	br	1940c <alt_get_errno+0x28>
   19408:	d0a04a04 	addi	r2,gp,-32472
}
   1940c:	e037883a 	mov	sp,fp
   19410:	dfc00117 	ldw	ra,4(sp)
   19414:	df000017 	ldw	fp,0(sp)
   19418:	dec00204 	addi	sp,sp,8
   1941c:	f800283a 	ret

00019420 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   19420:	defffd04 	addi	sp,sp,-12
   19424:	df000215 	stw	fp,8(sp)
   19428:	df000204 	addi	fp,sp,8
   1942c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   19430:	e0bfff17 	ldw	r2,-4(fp)
   19434:	10800217 	ldw	r2,8(r2)
   19438:	10d00034 	orhi	r3,r2,16384
   1943c:	e0bfff17 	ldw	r2,-4(fp)
   19440:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19444:	e03ffe15 	stw	zero,-8(fp)
   19448:	00001d06 	br	194c0 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1944c:	00820034 	movhi	r2,2048
   19450:	10841c04 	addi	r2,r2,4208
   19454:	e0fffe17 	ldw	r3,-8(fp)
   19458:	18c00324 	muli	r3,r3,12
   1945c:	10c5883a 	add	r2,r2,r3
   19460:	10c00017 	ldw	r3,0(r2)
   19464:	e0bfff17 	ldw	r2,-4(fp)
   19468:	10800017 	ldw	r2,0(r2)
   1946c:	1880111e 	bne	r3,r2,194b4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19470:	00820034 	movhi	r2,2048
   19474:	10841c04 	addi	r2,r2,4208
   19478:	e0fffe17 	ldw	r3,-8(fp)
   1947c:	18c00324 	muli	r3,r3,12
   19480:	10c5883a 	add	r2,r2,r3
   19484:	10800204 	addi	r2,r2,8
   19488:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1948c:	1000090e 	bge	r2,zero,194b4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   19490:	e0bffe17 	ldw	r2,-8(fp)
   19494:	10c00324 	muli	r3,r2,12
   19498:	00820034 	movhi	r2,2048
   1949c:	10841c04 	addi	r2,r2,4208
   194a0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   194a4:	e0bfff17 	ldw	r2,-4(fp)
   194a8:	18800226 	beq	r3,r2,194b4 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   194ac:	00bffcc4 	movi	r2,-13
   194b0:	00000806 	br	194d4 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   194b4:	e0bffe17 	ldw	r2,-8(fp)
   194b8:	10800044 	addi	r2,r2,1
   194bc:	e0bffe15 	stw	r2,-8(fp)
   194c0:	d0a01217 	ldw	r2,-32696(gp)
   194c4:	1007883a 	mov	r3,r2
   194c8:	e0bffe17 	ldw	r2,-8(fp)
   194cc:	18bfdf2e 	bgeu	r3,r2,1944c <__alt_data_end+0xf001944c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   194d0:	0005883a 	mov	r2,zero
}
   194d4:	e037883a 	mov	sp,fp
   194d8:	df000017 	ldw	fp,0(sp)
   194dc:	dec00104 	addi	sp,sp,4
   194e0:	f800283a 	ret

000194e4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   194e4:	defff604 	addi	sp,sp,-40
   194e8:	dfc00915 	stw	ra,36(sp)
   194ec:	df000815 	stw	fp,32(sp)
   194f0:	df000804 	addi	fp,sp,32
   194f4:	e13ffd15 	stw	r4,-12(fp)
   194f8:	e17ffe15 	stw	r5,-8(fp)
   194fc:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   19500:	00bfffc4 	movi	r2,-1
   19504:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   19508:	00bffb44 	movi	r2,-19
   1950c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19510:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   19514:	d1601004 	addi	r5,gp,-32704
   19518:	e13ffd17 	ldw	r4,-12(fp)
   1951c:	00191580 	call	19158 <alt_find_dev>
   19520:	e0bff815 	stw	r2,-32(fp)
   19524:	e0bff817 	ldw	r2,-32(fp)
   19528:	1000051e 	bne	r2,zero,19540 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1952c:	e13ffd17 	ldw	r4,-12(fp)
   19530:	001a2140 	call	1a214 <alt_find_file>
   19534:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   19538:	00800044 	movi	r2,1
   1953c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   19540:	e0bff817 	ldw	r2,-32(fp)
   19544:	10002926 	beq	r2,zero,195ec <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19548:	e13ff817 	ldw	r4,-32(fp)
   1954c:	001a31c0 	call	1a31c <alt_get_fd>
   19550:	e0bff915 	stw	r2,-28(fp)
   19554:	e0bff917 	ldw	r2,-28(fp)
   19558:	1000030e 	bge	r2,zero,19568 <open+0x84>
    {
      status = index;
   1955c:	e0bff917 	ldw	r2,-28(fp)
   19560:	e0bffa15 	stw	r2,-24(fp)
   19564:	00002306 	br	195f4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19568:	e0bff917 	ldw	r2,-28(fp)
   1956c:	10c00324 	muli	r3,r2,12
   19570:	00820034 	movhi	r2,2048
   19574:	10841c04 	addi	r2,r2,4208
   19578:	1885883a 	add	r2,r3,r2
   1957c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   19580:	e0fffe17 	ldw	r3,-8(fp)
   19584:	00900034 	movhi	r2,16384
   19588:	10bfffc4 	addi	r2,r2,-1
   1958c:	1886703a 	and	r3,r3,r2
   19590:	e0bffc17 	ldw	r2,-16(fp)
   19594:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19598:	e0bffb17 	ldw	r2,-20(fp)
   1959c:	1000051e 	bne	r2,zero,195b4 <open+0xd0>
   195a0:	e13ffc17 	ldw	r4,-16(fp)
   195a4:	00194200 	call	19420 <alt_file_locked>
   195a8:	e0bffa15 	stw	r2,-24(fp)
   195ac:	e0bffa17 	ldw	r2,-24(fp)
   195b0:	10001016 	blt	r2,zero,195f4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   195b4:	e0bff817 	ldw	r2,-32(fp)
   195b8:	10800317 	ldw	r2,12(r2)
   195bc:	10000826 	beq	r2,zero,195e0 <open+0xfc>
   195c0:	e0bff817 	ldw	r2,-32(fp)
   195c4:	10800317 	ldw	r2,12(r2)
   195c8:	e1ffff17 	ldw	r7,-4(fp)
   195cc:	e1bffe17 	ldw	r6,-8(fp)
   195d0:	e17ffd17 	ldw	r5,-12(fp)
   195d4:	e13ffc17 	ldw	r4,-16(fp)
   195d8:	103ee83a 	callr	r2
   195dc:	00000106 	br	195e4 <open+0x100>
   195e0:	0005883a 	mov	r2,zero
   195e4:	e0bffa15 	stw	r2,-24(fp)
   195e8:	00000206 	br	195f4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   195ec:	00bffb44 	movi	r2,-19
   195f0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   195f4:	e0bffa17 	ldw	r2,-24(fp)
   195f8:	1000090e 	bge	r2,zero,19620 <open+0x13c>
  {
    alt_release_fd (index);  
   195fc:	e13ff917 	ldw	r4,-28(fp)
   19600:	0012fec0 	call	12fec <alt_release_fd>
    ALT_ERRNO = -status;
   19604:	00193e40 	call	193e4 <alt_get_errno>
   19608:	1007883a 	mov	r3,r2
   1960c:	e0bffa17 	ldw	r2,-24(fp)
   19610:	0085c83a 	sub	r2,zero,r2
   19614:	18800015 	stw	r2,0(r3)
    return -1;
   19618:	00bfffc4 	movi	r2,-1
   1961c:	00000106 	br	19624 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19620:	e0bff917 	ldw	r2,-28(fp)
}
   19624:	e037883a 	mov	sp,fp
   19628:	dfc00117 	ldw	ra,4(sp)
   1962c:	df000017 	ldw	fp,0(sp)
   19630:	dec00204 	addi	sp,sp,8
   19634:	f800283a 	ret

00019638 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19638:	defffa04 	addi	sp,sp,-24
   1963c:	df000515 	stw	fp,20(sp)
   19640:	df000504 	addi	fp,sp,20
   19644:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19648:	0005303a 	rdctl	r2,status
   1964c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19650:	e0fffc17 	ldw	r3,-16(fp)
   19654:	00bfff84 	movi	r2,-2
   19658:	1884703a 	and	r2,r3,r2
   1965c:	1001703a 	wrctl	status,r2
  
  return context;
   19660:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19664:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19668:	e0bfff17 	ldw	r2,-4(fp)
   1966c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19670:	e0bffd17 	ldw	r2,-12(fp)
   19674:	10800017 	ldw	r2,0(r2)
   19678:	e0fffd17 	ldw	r3,-12(fp)
   1967c:	18c00117 	ldw	r3,4(r3)
   19680:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19684:	e0bffd17 	ldw	r2,-12(fp)
   19688:	10800117 	ldw	r2,4(r2)
   1968c:	e0fffd17 	ldw	r3,-12(fp)
   19690:	18c00017 	ldw	r3,0(r3)
   19694:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19698:	e0bffd17 	ldw	r2,-12(fp)
   1969c:	e0fffd17 	ldw	r3,-12(fp)
   196a0:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   196a4:	e0bffd17 	ldw	r2,-12(fp)
   196a8:	e0fffd17 	ldw	r3,-12(fp)
   196ac:	10c00015 	stw	r3,0(r2)
   196b0:	e0bffb17 	ldw	r2,-20(fp)
   196b4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   196b8:	e0bffe17 	ldw	r2,-8(fp)
   196bc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   196c0:	0001883a 	nop
   196c4:	e037883a 	mov	sp,fp
   196c8:	df000017 	ldw	fp,0(sp)
   196cc:	dec00104 	addi	sp,sp,4
   196d0:	f800283a 	ret

000196d4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   196d4:	defffb04 	addi	sp,sp,-20
   196d8:	dfc00415 	stw	ra,16(sp)
   196dc:	df000315 	stw	fp,12(sp)
   196e0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   196e4:	d0a01917 	ldw	r2,-32668(gp)
   196e8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   196ec:	d0a05017 	ldw	r2,-32448(gp)
   196f0:	10800044 	addi	r2,r2,1
   196f4:	d0a05015 	stw	r2,-32448(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   196f8:	00002e06 	br	197b4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   196fc:	e0bffd17 	ldw	r2,-12(fp)
   19700:	10800017 	ldw	r2,0(r2)
   19704:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19708:	e0bffd17 	ldw	r2,-12(fp)
   1970c:	10800403 	ldbu	r2,16(r2)
   19710:	10803fcc 	andi	r2,r2,255
   19714:	10000426 	beq	r2,zero,19728 <alt_tick+0x54>
   19718:	d0a05017 	ldw	r2,-32448(gp)
   1971c:	1000021e 	bne	r2,zero,19728 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19720:	e0bffd17 	ldw	r2,-12(fp)
   19724:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19728:	e0bffd17 	ldw	r2,-12(fp)
   1972c:	10800217 	ldw	r2,8(r2)
   19730:	d0e05017 	ldw	r3,-32448(gp)
   19734:	18801d36 	bltu	r3,r2,197ac <alt_tick+0xd8>
   19738:	e0bffd17 	ldw	r2,-12(fp)
   1973c:	10800403 	ldbu	r2,16(r2)
   19740:	10803fcc 	andi	r2,r2,255
   19744:	1000191e 	bne	r2,zero,197ac <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19748:	e0bffd17 	ldw	r2,-12(fp)
   1974c:	10800317 	ldw	r2,12(r2)
   19750:	e0fffd17 	ldw	r3,-12(fp)
   19754:	18c00517 	ldw	r3,20(r3)
   19758:	1809883a 	mov	r4,r3
   1975c:	103ee83a 	callr	r2
   19760:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19764:	e0bfff17 	ldw	r2,-4(fp)
   19768:	1000031e 	bne	r2,zero,19778 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1976c:	e13ffd17 	ldw	r4,-12(fp)
   19770:	00196380 	call	19638 <alt_alarm_stop>
   19774:	00000d06 	br	197ac <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19778:	e0bffd17 	ldw	r2,-12(fp)
   1977c:	10c00217 	ldw	r3,8(r2)
   19780:	e0bfff17 	ldw	r2,-4(fp)
   19784:	1887883a 	add	r3,r3,r2
   19788:	e0bffd17 	ldw	r2,-12(fp)
   1978c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   19790:	e0bffd17 	ldw	r2,-12(fp)
   19794:	10c00217 	ldw	r3,8(r2)
   19798:	d0a05017 	ldw	r2,-32448(gp)
   1979c:	1880032e 	bgeu	r3,r2,197ac <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   197a0:	e0bffd17 	ldw	r2,-12(fp)
   197a4:	00c00044 	movi	r3,1
   197a8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   197ac:	e0bffe17 	ldw	r2,-8(fp)
   197b0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   197b4:	e0fffd17 	ldw	r3,-12(fp)
   197b8:	d0a01904 	addi	r2,gp,-32668
   197bc:	18bfcf1e 	bne	r3,r2,196fc <__alt_data_end+0xf00196fc>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   197c0:	0001883a 	nop
}
   197c4:	0001883a 	nop
   197c8:	e037883a 	mov	sp,fp
   197cc:	dfc00117 	ldw	ra,4(sp)
   197d0:	df000017 	ldw	fp,0(sp)
   197d4:	dec00204 	addi	sp,sp,8
   197d8:	f800283a 	ret

000197dc <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   197dc:	defffd04 	addi	sp,sp,-12
   197e0:	dfc00215 	stw	ra,8(sp)
   197e4:	df000115 	stw	fp,4(sp)
   197e8:	df000104 	addi	fp,sp,4
   197ec:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   197f0:	e13fff17 	ldw	r4,-4(fp)
   197f4:	001a0ec0 	call	1a0ec <alt_busy_sleep>
}
   197f8:	e037883a 	mov	sp,fp
   197fc:	dfc00117 	ldw	ra,4(sp)
   19800:	df000017 	ldw	fp,0(sp)
   19804:	dec00204 	addi	sp,sp,8
   19808:	f800283a 	ret

0001980c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1980c:	deffff04 	addi	sp,sp,-4
   19810:	df000015 	stw	fp,0(sp)
   19814:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19818:	000170fa 	wrctl	ienable,zero
}
   1981c:	0001883a 	nop
   19820:	e037883a 	mov	sp,fp
   19824:	df000017 	ldw	fp,0(sp)
   19828:	dec00104 	addi	sp,sp,4
   1982c:	f800283a 	ret

00019830 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19830:	defff704 	addi	sp,sp,-36
   19834:	dfc00815 	stw	ra,32(sp)
   19838:	df000715 	stw	fp,28(sp)
   1983c:	df000704 	addi	fp,sp,28
   19840:	e13ffc15 	stw	r4,-16(fp)
   19844:	e17ffd15 	stw	r5,-12(fp)
   19848:	e1bffe15 	stw	r6,-8(fp)
   1984c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19850:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19854:	e0bffc17 	ldw	r2,-16(fp)
   19858:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1985c:	008000b4 	movhi	r2,2
   19860:	10a6f104 	addi	r2,r2,-25660
   19864:	d8800015 	stw	r2,0(sp)
   19868:	e1c00217 	ldw	r7,8(fp)
   1986c:	e1bfff17 	ldw	r6,-4(fp)
   19870:	e17ffe17 	ldw	r5,-8(fp)
   19874:	e13ffb17 	ldw	r4,-20(fp)
   19878:	0013bac0 	call	13bac <alt_flash_program_block>
   1987c:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19880:	e0bffa17 	ldw	r2,-24(fp)
}
   19884:	e037883a 	mov	sp,fp
   19888:	dfc00117 	ldw	ra,4(sp)
   1988c:	df000017 	ldw	fp,0(sp)
   19890:	dec00204 	addi	sp,sp,8
   19894:	f800283a 	ret

00019898 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19898:	defff804 	addi	sp,sp,-32
   1989c:	dfc00715 	stw	ra,28(sp)
   198a0:	df000615 	stw	fp,24(sp)
   198a4:	df000604 	addi	fp,sp,24
   198a8:	e13ffe15 	stw	r4,-8(fp)
   198ac:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   198b0:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   198b4:	e0bffe17 	ldw	r2,-8(fp)
   198b8:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   198bc:	e0bffc17 	ldw	r2,-16(fp)
   198c0:	10803417 	ldw	r2,208(r2)
   198c4:	e0fffc17 	ldw	r3,-16(fp)
   198c8:	18c00a17 	ldw	r3,40(r3)
   198cc:	01802a84 	movi	r6,170
   198d0:	01415544 	movi	r5,1365
   198d4:	1809883a 	mov	r4,r3
   198d8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   198dc:	e0bffc17 	ldw	r2,-16(fp)
   198e0:	10803417 	ldw	r2,208(r2)
   198e4:	e0fffc17 	ldw	r3,-16(fp)
   198e8:	18c00a17 	ldw	r3,40(r3)
   198ec:	01801544 	movi	r6,85
   198f0:	0140aa84 	movi	r5,682
   198f4:	1809883a 	mov	r4,r3
   198f8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   198fc:	e0bffc17 	ldw	r2,-16(fp)
   19900:	10803417 	ldw	r2,208(r2)
   19904:	e0fffc17 	ldw	r3,-16(fp)
   19908:	18c00a17 	ldw	r3,40(r3)
   1990c:	01802004 	movi	r6,128
   19910:	01415544 	movi	r5,1365
   19914:	1809883a 	mov	r4,r3
   19918:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1991c:	e0bffc17 	ldw	r2,-16(fp)
   19920:	10803417 	ldw	r2,208(r2)
   19924:	e0fffc17 	ldw	r3,-16(fp)
   19928:	18c00a17 	ldw	r3,40(r3)
   1992c:	01802a84 	movi	r6,170
   19930:	01415544 	movi	r5,1365
   19934:	1809883a 	mov	r4,r3
   19938:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1993c:	e0bffc17 	ldw	r2,-16(fp)
   19940:	10803417 	ldw	r2,208(r2)
   19944:	e0fffc17 	ldw	r3,-16(fp)
   19948:	18c00a17 	ldw	r3,40(r3)
   1994c:	01801544 	movi	r6,85
   19950:	0140aa84 	movi	r5,682
   19954:	1809883a 	mov	r4,r3
   19958:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1995c:	e0bffc17 	ldw	r2,-16(fp)
   19960:	10803617 	ldw	r2,216(r2)
   19964:	e0fffc17 	ldw	r3,-16(fp)
   19968:	19000a17 	ldw	r4,40(r3)
   1996c:	e0ffff17 	ldw	r3,-4(fp)
   19970:	20c7883a 	add	r3,r4,r3
   19974:	01400c04 	movi	r5,48
   19978:	1809883a 	mov	r4,r3
   1997c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19980:	0109c404 	movi	r4,10000
   19984:	00197dc0 	call	197dc <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19988:	00800c84 	movi	r2,50
   1998c:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19990:	e0bffc17 	ldw	r2,-16(fp)
   19994:	10c00a17 	ldw	r3,40(r2)
   19998:	e0bfff17 	ldw	r2,-4(fp)
   1999c:	1885883a 	add	r2,r3,r2
   199a0:	10800023 	ldbuio	r2,0(r2)
   199a4:	10803fcc 	andi	r2,r2,255
   199a8:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   199ac:	0100fa04 	movi	r4,1000
   199b0:	00197dc0 	call	197dc <usleep>
    timeout--;
   199b4:	e0bffb17 	ldw	r2,-20(fp)
   199b8:	10bfffc4 	addi	r2,r2,-1
   199bc:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   199c0:	e0bffd03 	ldbu	r2,-12(fp)
   199c4:	10803fcc 	andi	r2,r2,255
   199c8:	1080020c 	andi	r2,r2,8
   199cc:	1000021e 	bne	r2,zero,199d8 <alt_erase_block_amd+0x140>
   199d0:	e0bffb17 	ldw	r2,-20(fp)
   199d4:	00bfee16 	blt	zero,r2,19990 <__alt_data_end+0xf0019990>


  timeout = flash->erase_timeout;
   199d8:	e0bffc17 	ldw	r2,-16(fp)
   199dc:	10803217 	ldw	r2,200(r2)
   199e0:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   199e4:	00001506 	br	19a3c <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   199e8:	e0bffc17 	ldw	r2,-16(fp)
   199ec:	10c00a17 	ldw	r3,40(r2)
   199f0:	e0bfff17 	ldw	r2,-4(fp)
   199f4:	1885883a 	add	r2,r3,r2
   199f8:	10800023 	ldbuio	r2,0(r2)
   199fc:	10803fcc 	andi	r2,r2,255
   19a00:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19a04:	e0bffd03 	ldbu	r2,-12(fp)
   19a08:	10803fcc 	andi	r2,r2,255
   19a0c:	1080201c 	xori	r2,r2,128
   19a10:	10bfe004 	addi	r2,r2,-128
   19a14:	10000b16 	blt	r2,zero,19a44 <alt_erase_block_amd+0x1ac>
   19a18:	e0bffd03 	ldbu	r2,-12(fp)
   19a1c:	10803fcc 	andi	r2,r2,255
   19a20:	1080080c 	andi	r2,r2,32
   19a24:	1000071e 	bne	r2,zero,19a44 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19a28:	0100fa04 	movi	r4,1000
   19a2c:	00197dc0 	call	197dc <usleep>
    timeout -= 1000;
   19a30:	e0bffb17 	ldw	r2,-20(fp)
   19a34:	10bf0604 	addi	r2,r2,-1000
   19a38:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19a3c:	e0bffb17 	ldw	r2,-20(fp)
   19a40:	00bfe916 	blt	zero,r2,199e8 <__alt_data_end+0xf00199e8>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19a44:	e0bffb17 	ldw	r2,-20(fp)
   19a48:	00800316 	blt	zero,r2,19a58 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19a4c:	00bfe304 	movi	r2,-116
   19a50:	e0bffa15 	stw	r2,-24(fp)
   19a54:	00000e06 	br	19a90 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19a58:	e0bffc17 	ldw	r2,-16(fp)
   19a5c:	10c00a17 	ldw	r3,40(r2)
   19a60:	e0bfff17 	ldw	r2,-4(fp)
   19a64:	1885883a 	add	r2,r3,r2
   19a68:	10800023 	ldbuio	r2,0(r2)
   19a6c:	10803fcc 	andi	r2,r2,255
   19a70:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19a74:	e0bffd03 	ldbu	r2,-12(fp)
   19a78:	10803fcc 	andi	r2,r2,255
   19a7c:	1080201c 	xori	r2,r2,128
   19a80:	10bfe004 	addi	r2,r2,-128
   19a84:	10000216 	blt	r2,zero,19a90 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19a88:	00bffec4 	movi	r2,-5
   19a8c:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19a90:	e0bffa17 	ldw	r2,-24(fp)
}
   19a94:	e037883a 	mov	sp,fp
   19a98:	dfc00117 	ldw	ra,4(sp)
   19a9c:	df000017 	ldw	fp,0(sp)
   19aa0:	dec00204 	addi	sp,sp,8
   19aa4:	f800283a 	ret

00019aa8 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19aa8:	defff804 	addi	sp,sp,-32
   19aac:	dfc00715 	stw	ra,28(sp)
   19ab0:	df000615 	stw	fp,24(sp)
   19ab4:	df000604 	addi	fp,sp,24
   19ab8:	e13ffd15 	stw	r4,-12(fp)
   19abc:	e17ffe15 	stw	r5,-8(fp)
   19ac0:	3005883a 	mov	r2,r6
   19ac4:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19ac8:	e0bffd17 	ldw	r2,-12(fp)
   19acc:	10803117 	ldw	r2,196(r2)
   19ad0:	10801924 	muli	r2,r2,100
   19ad4:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19ad8:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19adc:	e0bffd17 	ldw	r2,-12(fp)
   19ae0:	10c00a17 	ldw	r3,40(r2)
   19ae4:	e0bffe17 	ldw	r2,-8(fp)
   19ae8:	1885883a 	add	r2,r3,r2
   19aec:	10800023 	ldbuio	r2,0(r2)
   19af0:	10803fcc 	andi	r2,r2,255
   19af4:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19af8:	00001606 	br	19b54 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19afc:	e0bffc03 	ldbu	r2,-16(fp)
   19b00:	10c03fcc 	andi	r3,r2,255
   19b04:	e0bfff03 	ldbu	r2,-4(fp)
   19b08:	1884f03a 	xor	r2,r3,r2
   19b0c:	1080200c 	andi	r2,r2,128
   19b10:	10001226 	beq	r2,zero,19b5c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19b14:	e0bffc03 	ldbu	r2,-16(fp)
   19b18:	10803fcc 	andi	r2,r2,255
   19b1c:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19b20:	10000e1e 	bne	r2,zero,19b5c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19b24:	01000044 	movi	r4,1
   19b28:	00197dc0 	call	197dc <usleep>
    timeout--;
   19b2c:	e0bffa17 	ldw	r2,-24(fp)
   19b30:	10bfffc4 	addi	r2,r2,-1
   19b34:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19b38:	e0bffd17 	ldw	r2,-12(fp)
   19b3c:	10c00a17 	ldw	r3,40(r2)
   19b40:	e0bffe17 	ldw	r2,-8(fp)
   19b44:	1885883a 	add	r2,r3,r2
   19b48:	10800023 	ldbuio	r2,0(r2)
   19b4c:	10803fcc 	andi	r2,r2,255
   19b50:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19b54:	e0bffa17 	ldw	r2,-24(fp)
   19b58:	00bfe816 	blt	zero,r2,19afc <__alt_data_end+0xf0019afc>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19b5c:	e0bffa17 	ldw	r2,-24(fp)
   19b60:	1000031e 	bne	r2,zero,19b70 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19b64:	00bfe304 	movi	r2,-116
   19b68:	e0bffb15 	stw	r2,-20(fp)
   19b6c:	00000f06 	br	19bac <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19b70:	e0bffd17 	ldw	r2,-12(fp)
   19b74:	10c00a17 	ldw	r3,40(r2)
   19b78:	e0bffe17 	ldw	r2,-8(fp)
   19b7c:	1885883a 	add	r2,r3,r2
   19b80:	10800023 	ldbuio	r2,0(r2)
   19b84:	10803fcc 	andi	r2,r2,255
   19b88:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   19b8c:	e0bffc03 	ldbu	r2,-16(fp)
   19b90:	10c03fcc 	andi	r3,r2,255
   19b94:	e0bfff03 	ldbu	r2,-4(fp)
   19b98:	1884f03a 	xor	r2,r3,r2
   19b9c:	1080200c 	andi	r2,r2,128
   19ba0:	10000226 	beq	r2,zero,19bac <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19ba4:	00bffec4 	movi	r2,-5
   19ba8:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19bac:	e0bffb17 	ldw	r2,-20(fp)
}
   19bb0:	e037883a 	mov	sp,fp
   19bb4:	dfc00117 	ldw	ra,4(sp)
   19bb8:	df000017 	ldw	fp,0(sp)
   19bbc:	dec00204 	addi	sp,sp,8
   19bc0:	f800283a 	ret

00019bc4 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19bc4:	defff904 	addi	sp,sp,-28
   19bc8:	dfc00615 	stw	ra,24(sp)
   19bcc:	df000515 	stw	fp,20(sp)
   19bd0:	df000504 	addi	fp,sp,20
   19bd4:	e13ffd15 	stw	r4,-12(fp)
   19bd8:	e17ffe15 	stw	r5,-8(fp)
   19bdc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19be0:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19be4:	e0bffd17 	ldw	r2,-12(fp)
   19be8:	10803417 	ldw	r2,208(r2)
   19bec:	e0fffd17 	ldw	r3,-12(fp)
   19bf0:	18c00a17 	ldw	r3,40(r3)
   19bf4:	01802a84 	movi	r6,170
   19bf8:	01415544 	movi	r5,1365
   19bfc:	1809883a 	mov	r4,r3
   19c00:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19c04:	e0bffd17 	ldw	r2,-12(fp)
   19c08:	10803417 	ldw	r2,208(r2)
   19c0c:	e0fffd17 	ldw	r3,-12(fp)
   19c10:	18c00a17 	ldw	r3,40(r3)
   19c14:	01801544 	movi	r6,85
   19c18:	0140aa84 	movi	r5,682
   19c1c:	1809883a 	mov	r4,r3
   19c20:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19c24:	e0bffd17 	ldw	r2,-12(fp)
   19c28:	10803417 	ldw	r2,208(r2)
   19c2c:	e0fffd17 	ldw	r3,-12(fp)
   19c30:	18c00a17 	ldw	r3,40(r3)
   19c34:	01802804 	movi	r6,160
   19c38:	01415544 	movi	r5,1365
   19c3c:	1809883a 	mov	r4,r3
   19c40:	103ee83a 	callr	r2
  
  value = *src_addr;
   19c44:	e0bfff17 	ldw	r2,-4(fp)
   19c48:	10800003 	ldbu	r2,0(r2)
   19c4c:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19c50:	e1bfff17 	ldw	r6,-4(fp)
   19c54:	e17ffe17 	ldw	r5,-8(fp)
   19c58:	e13ffd17 	ldw	r4,-12(fp)
   19c5c:	0013a500 	call	13a50 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19c60:	e0bffc03 	ldbu	r2,-16(fp)
   19c64:	100d883a 	mov	r6,r2
   19c68:	e17ffe17 	ldw	r5,-8(fp)
   19c6c:	e13ffd17 	ldw	r4,-12(fp)
   19c70:	0019aa80 	call	19aa8 <alt_wait_for_command_to_complete_amd>
   19c74:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19c78:	e0bffb17 	ldw	r2,-20(fp)
  
}
   19c7c:	e037883a 	mov	sp,fp
   19c80:	dfc00117 	ldw	ra,4(sp)
   19c84:	df000017 	ldw	fp,0(sp)
   19c88:	dec00204 	addi	sp,sp,8
   19c8c:	f800283a 	ret

00019c90 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19c90:	defff704 	addi	sp,sp,-36
   19c94:	dfc00815 	stw	ra,32(sp)
   19c98:	df000715 	stw	fp,28(sp)
   19c9c:	df000704 	addi	fp,sp,28
   19ca0:	e13ffc15 	stw	r4,-16(fp)
   19ca4:	e17ffd15 	stw	r5,-12(fp)
   19ca8:	e1bffe15 	stw	r6,-8(fp)
   19cac:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19cb0:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19cb4:	e0bffc17 	ldw	r2,-16(fp)
   19cb8:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19cbc:	e17ffd17 	ldw	r5,-12(fp)
   19cc0:	e13ffb17 	ldw	r4,-20(fp)
   19cc4:	0019e9c0 	call	19e9c <alt_unlock_block_intel>
   19cc8:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19ccc:	e0bffa17 	ldw	r2,-24(fp)
   19cd0:	1000091e 	bne	r2,zero,19cf8 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19cd4:	008000b4 	movhi	r2,2
   19cd8:	10a80604 	addi	r2,r2,-24552
   19cdc:	d8800015 	stw	r2,0(sp)
   19ce0:	e1c00217 	ldw	r7,8(fp)
   19ce4:	e1bfff17 	ldw	r6,-4(fp)
   19ce8:	e17ffe17 	ldw	r5,-8(fp)
   19cec:	e13ffb17 	ldw	r4,-20(fp)
   19cf0:	0013bac0 	call	13bac <alt_flash_program_block>
   19cf4:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19cf8:	e0bffa17 	ldw	r2,-24(fp)
}
   19cfc:	e037883a 	mov	sp,fp
   19d00:	dfc00117 	ldw	ra,4(sp)
   19d04:	df000017 	ldw	fp,0(sp)
   19d08:	dec00204 	addi	sp,sp,8
   19d0c:	f800283a 	ret

00019d10 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19d10:	defff804 	addi	sp,sp,-32
   19d14:	dfc00715 	stw	ra,28(sp)
   19d18:	df000615 	stw	fp,24(sp)
   19d1c:	df000604 	addi	fp,sp,24
   19d20:	e13ffe15 	stw	r4,-8(fp)
   19d24:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19d28:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19d2c:	e0bffe17 	ldw	r2,-8(fp)
   19d30:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19d34:	e0bffc17 	ldw	r2,-16(fp)
   19d38:	10803217 	ldw	r2,200(r2)
   19d3c:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19d40:	e17fff17 	ldw	r5,-4(fp)
   19d44:	e13ffc17 	ldw	r4,-16(fp)
   19d48:	0019e9c0 	call	19e9c <alt_unlock_block_intel>
   19d4c:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19d50:	e0bffa17 	ldw	r2,-24(fp)
   19d54:	10004b1e 	bne	r2,zero,19e84 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   19d58:	e0bffc17 	ldw	r2,-16(fp)
   19d5c:	10803617 	ldw	r2,216(r2)
   19d60:	e0fffc17 	ldw	r3,-16(fp)
   19d64:	19000a17 	ldw	r4,40(r3)
   19d68:	e0ffff17 	ldw	r3,-4(fp)
   19d6c:	20c7883a 	add	r3,r4,r3
   19d70:	01401404 	movi	r5,80
   19d74:	1809883a 	mov	r4,r3
   19d78:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   19d7c:	e0bffc17 	ldw	r2,-16(fp)
   19d80:	10803617 	ldw	r2,216(r2)
   19d84:	e0fffc17 	ldw	r3,-16(fp)
   19d88:	19000a17 	ldw	r4,40(r3)
   19d8c:	e0ffff17 	ldw	r3,-4(fp)
   19d90:	20c7883a 	add	r3,r4,r3
   19d94:	01400804 	movi	r5,32
   19d98:	1809883a 	mov	r4,r3
   19d9c:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19da0:	e0bffc17 	ldw	r2,-16(fp)
   19da4:	10803617 	ldw	r2,216(r2)
   19da8:	e0fffc17 	ldw	r3,-16(fp)
   19dac:	19000a17 	ldw	r4,40(r3)
   19db0:	e0ffff17 	ldw	r3,-4(fp)
   19db4:	20c7883a 	add	r3,r4,r3
   19db8:	01403404 	movi	r5,208
   19dbc:	1809883a 	mov	r4,r3
   19dc0:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19dc4:	e0bffc17 	ldw	r2,-16(fp)
   19dc8:	10c00a17 	ldw	r3,40(r2)
   19dcc:	e0bfff17 	ldw	r2,-4(fp)
   19dd0:	1885883a 	add	r2,r3,r2
   19dd4:	10800023 	ldbuio	r2,0(r2)
   19dd8:	10803fcc 	andi	r2,r2,255
   19ddc:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19de0:	e0bffd03 	ldbu	r2,-12(fp)
   19de4:	10803fcc 	andi	r2,r2,255
   19de8:	1080201c 	xori	r2,r2,128
   19dec:	10bfe004 	addi	r2,r2,-128
   19df0:	10000816 	blt	r2,zero,19e14 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19df4:	0100fa04 	movi	r4,1000
   19df8:	00197dc0 	call	197dc <usleep>
      timeout -= 1000;
   19dfc:	e0bffb17 	ldw	r2,-20(fp)
   19e00:	10bf0604 	addi	r2,r2,-1000
   19e04:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   19e08:	e0bffb17 	ldw	r2,-20(fp)
   19e0c:	00bfed16 	blt	zero,r2,19dc4 <__alt_data_end+0xf0019dc4>
   19e10:	00000106 	br	19e18 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19e14:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   19e18:	e0bffb17 	ldw	r2,-20(fp)
   19e1c:	00800316 	blt	zero,r2,19e2c <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19e20:	00bfe304 	movi	r2,-116
   19e24:	e0bffa15 	stw	r2,-24(fp)
   19e28:	00000d06 	br	19e60 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   19e2c:	e0bffd03 	ldbu	r2,-12(fp)
   19e30:	10803fcc 	andi	r2,r2,255
   19e34:	10801fcc 	andi	r2,r2,127
   19e38:	10000926 	beq	r2,zero,19e60 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19e3c:	00bffec4 	movi	r2,-5
   19e40:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19e44:	e0bffc17 	ldw	r2,-16(fp)
   19e48:	10c00a17 	ldw	r3,40(r2)
   19e4c:	e0bfff17 	ldw	r2,-4(fp)
   19e50:	1885883a 	add	r2,r3,r2
   19e54:	10800023 	ldbuio	r2,0(r2)
   19e58:	10803fcc 	andi	r2,r2,255
   19e5c:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19e60:	e0bffc17 	ldw	r2,-16(fp)
   19e64:	10803617 	ldw	r2,216(r2)
   19e68:	e0fffc17 	ldw	r3,-16(fp)
   19e6c:	19000a17 	ldw	r4,40(r3)
   19e70:	e0ffff17 	ldw	r3,-4(fp)
   19e74:	20c7883a 	add	r3,r4,r3
   19e78:	01403fc4 	movi	r5,255
   19e7c:	1809883a 	mov	r4,r3
   19e80:	103ee83a 	callr	r2
  }
  
  return ret_code;
   19e84:	e0bffa17 	ldw	r2,-24(fp)
}
   19e88:	e037883a 	mov	sp,fp
   19e8c:	dfc00117 	ldw	ra,4(sp)
   19e90:	df000017 	ldw	fp,0(sp)
   19e94:	dec00204 	addi	sp,sp,8
   19e98:	f800283a 	ret

00019e9c <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   19e9c:	defff904 	addi	sp,sp,-28
   19ea0:	dfc00615 	stw	ra,24(sp)
   19ea4:	df000515 	stw	fp,20(sp)
   19ea8:	df000504 	addi	fp,sp,20
   19eac:	e13ffe15 	stw	r4,-8(fp)
   19eb0:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   19eb4:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   19eb8:	e0bffe17 	ldw	r2,-8(fp)
   19ebc:	10803117 	ldw	r2,196(r2)
   19ec0:	10801924 	muli	r2,r2,100
   19ec4:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   19ec8:	e0bffe17 	ldw	r2,-8(fp)
   19ecc:	10803617 	ldw	r2,216(r2)
   19ed0:	e0fffe17 	ldw	r3,-8(fp)
   19ed4:	19000a17 	ldw	r4,40(r3)
   19ed8:	e0ffff17 	ldw	r3,-4(fp)
   19edc:	20c7883a 	add	r3,r4,r3
   19ee0:	01402404 	movi	r5,144
   19ee4:	1809883a 	mov	r4,r3
   19ee8:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   19eec:	e0bffe17 	ldw	r2,-8(fp)
   19ef0:	10c00a17 	ldw	r3,40(r2)
   19ef4:	e0bfff17 	ldw	r2,-4(fp)
   19ef8:	10800104 	addi	r2,r2,4
   19efc:	1885883a 	add	r2,r3,r2
   19f00:	10800023 	ldbuio	r2,0(r2)
   19f04:	10803fcc 	andi	r2,r2,255
   19f08:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   19f0c:	e0bffd03 	ldbu	r2,-12(fp)
   19f10:	1080004c 	andi	r2,r2,1
   19f14:	10003126 	beq	r2,zero,19fdc <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   19f18:	e0bffe17 	ldw	r2,-8(fp)
   19f1c:	10803617 	ldw	r2,216(r2)
   19f20:	e0fffe17 	ldw	r3,-8(fp)
   19f24:	19000a17 	ldw	r4,40(r3)
   19f28:	e0ffff17 	ldw	r3,-4(fp)
   19f2c:	20c7883a 	add	r3,r4,r3
   19f30:	01401804 	movi	r5,96
   19f34:	1809883a 	mov	r4,r3
   19f38:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19f3c:	e0bffe17 	ldw	r2,-8(fp)
   19f40:	10803617 	ldw	r2,216(r2)
   19f44:	e0fffe17 	ldw	r3,-8(fp)
   19f48:	19000a17 	ldw	r4,40(r3)
   19f4c:	e0ffff17 	ldw	r3,-4(fp)
   19f50:	20c7883a 	add	r3,r4,r3
   19f54:	01403404 	movi	r5,208
   19f58:	1809883a 	mov	r4,r3
   19f5c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19f60:	e0bffe17 	ldw	r2,-8(fp)
   19f64:	10c00a17 	ldw	r3,40(r2)
   19f68:	e0bfff17 	ldw	r2,-4(fp)
   19f6c:	1885883a 	add	r2,r3,r2
   19f70:	10800023 	ldbuio	r2,0(r2)
   19f74:	10803fcc 	andi	r2,r2,255
   19f78:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   19f7c:	e0bffd43 	ldbu	r2,-11(fp)
   19f80:	10803fcc 	andi	r2,r2,255
   19f84:	1080201c 	xori	r2,r2,128
   19f88:	10bfe004 	addi	r2,r2,-128
   19f8c:	10000816 	blt	r2,zero,19fb0 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   19f90:	e0bffc17 	ldw	r2,-16(fp)
   19f94:	10bfffc4 	addi	r2,r2,-1
   19f98:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   19f9c:	01000044 	movi	r4,1
   19fa0:	00197dc0 	call	197dc <usleep>
    }while(timeout > 0);
   19fa4:	e0bffc17 	ldw	r2,-16(fp)
   19fa8:	00bfed16 	blt	zero,r2,19f60 <__alt_data_end+0xf0019f60>
   19fac:	00000106 	br	19fb4 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19fb0:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   19fb4:	e0bffc17 	ldw	r2,-16(fp)
   19fb8:	1000031e 	bne	r2,zero,19fc8 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   19fbc:	00bfe304 	movi	r2,-116
   19fc0:	e0bffb15 	stw	r2,-20(fp)
   19fc4:	00000506 	br	19fdc <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   19fc8:	e0bffd43 	ldbu	r2,-11(fp)
   19fcc:	10801fcc 	andi	r2,r2,127
   19fd0:	10000226 	beq	r2,zero,19fdc <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19fd4:	00bffec4 	movi	r2,-5
   19fd8:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19fdc:	e0bffe17 	ldw	r2,-8(fp)
   19fe0:	10803617 	ldw	r2,216(r2)
   19fe4:	e0fffe17 	ldw	r3,-8(fp)
   19fe8:	19000a17 	ldw	r4,40(r3)
   19fec:	e0ffff17 	ldw	r3,-4(fp)
   19ff0:	20c7883a 	add	r3,r4,r3
   19ff4:	01403fc4 	movi	r5,255
   19ff8:	1809883a 	mov	r4,r3
   19ffc:	103ee83a 	callr	r2

  return ret_code;
   1a000:	e0bffb17 	ldw	r2,-20(fp)
}
   1a004:	e037883a 	mov	sp,fp
   1a008:	dfc00117 	ldw	ra,4(sp)
   1a00c:	df000017 	ldw	fp,0(sp)
   1a010:	dec00204 	addi	sp,sp,8
   1a014:	f800283a 	ret

0001a018 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a018:	defff904 	addi	sp,sp,-28
   1a01c:	dfc00615 	stw	ra,24(sp)
   1a020:	df000515 	stw	fp,20(sp)
   1a024:	df000504 	addi	fp,sp,20
   1a028:	e13ffd15 	stw	r4,-12(fp)
   1a02c:	e17ffe15 	stw	r5,-8(fp)
   1a030:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a034:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a038:	e0bffd17 	ldw	r2,-12(fp)
   1a03c:	10803617 	ldw	r2,216(r2)
   1a040:	e0fffd17 	ldw	r3,-12(fp)
   1a044:	19000a17 	ldw	r4,40(r3)
   1a048:	e0fffe17 	ldw	r3,-8(fp)
   1a04c:	20c7883a 	add	r3,r4,r3
   1a050:	01401004 	movi	r5,64
   1a054:	1809883a 	mov	r4,r3
   1a058:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a05c:	e1bfff17 	ldw	r6,-4(fp)
   1a060:	e17ffe17 	ldw	r5,-8(fp)
   1a064:	e13ffd17 	ldw	r4,-12(fp)
   1a068:	0013a500 	call	13a50 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a06c:	e0bffd17 	ldw	r2,-12(fp)
   1a070:	10c00a17 	ldw	r3,40(r2)
   1a074:	e0bffe17 	ldw	r2,-8(fp)
   1a078:	1885883a 	add	r2,r3,r2
   1a07c:	10800023 	ldbuio	r2,0(r2)
   1a080:	10803fcc 	andi	r2,r2,255
   1a084:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a088:	e0bffc03 	ldbu	r2,-16(fp)
   1a08c:	10803fcc 	andi	r2,r2,255
   1a090:	1080201c 	xori	r2,r2,128
   1a094:	10bfe004 	addi	r2,r2,-128
   1a098:	103ff40e 	bge	r2,zero,1a06c <__alt_data_end+0xf001a06c>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a09c:	e0bffc03 	ldbu	r2,-16(fp)
   1a0a0:	10801fcc 	andi	r2,r2,127
   1a0a4:	10000226 	beq	r2,zero,1a0b0 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a0a8:	00bffec4 	movi	r2,-5
   1a0ac:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a0b0:	e0bffd17 	ldw	r2,-12(fp)
   1a0b4:	10803617 	ldw	r2,216(r2)
   1a0b8:	e0fffd17 	ldw	r3,-12(fp)
   1a0bc:	19000a17 	ldw	r4,40(r3)
   1a0c0:	e0fffe17 	ldw	r3,-8(fp)
   1a0c4:	20c7883a 	add	r3,r4,r3
   1a0c8:	01403fc4 	movi	r5,255
   1a0cc:	1809883a 	mov	r4,r3
   1a0d0:	103ee83a 	callr	r2
  
  return ret_code;
   1a0d4:	e0bffb17 	ldw	r2,-20(fp)
}
   1a0d8:	e037883a 	mov	sp,fp
   1a0dc:	dfc00117 	ldw	ra,4(sp)
   1a0e0:	df000017 	ldw	fp,0(sp)
   1a0e4:	dec00204 	addi	sp,sp,8
   1a0e8:	f800283a 	ret

0001a0ec <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a0ec:	defffb04 	addi	sp,sp,-20
   1a0f0:	df000415 	stw	fp,16(sp)
   1a0f4:	df000404 	addi	fp,sp,16
   1a0f8:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a0fc:	008000c4 	movi	r2,3
   1a100:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a104:	e0fffd17 	ldw	r3,-12(fp)
   1a108:	008003f4 	movhi	r2,15
   1a10c:	10909004 	addi	r2,r2,16960
   1a110:	1887383a 	mul	r3,r3,r2
   1a114:	00817db4 	movhi	r2,1526
   1a118:	10b84004 	addi	r2,r2,-7936
   1a11c:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a120:	00a00034 	movhi	r2,32768
   1a124:	10bfffc4 	addi	r2,r2,-1
   1a128:	10c5203a 	divu	r2,r2,r3
   1a12c:	e0ffff17 	ldw	r3,-4(fp)
   1a130:	1885203a 	divu	r2,r3,r2
   1a134:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a138:	e0bffe17 	ldw	r2,-8(fp)
   1a13c:	10002526 	beq	r2,zero,1a1d4 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a140:	e03ffc15 	stw	zero,-16(fp)
   1a144:	00001406 	br	1a198 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a148:	00a00034 	movhi	r2,32768
   1a14c:	10bfffc4 	addi	r2,r2,-1
   1a150:	10bfffc4 	addi	r2,r2,-1
   1a154:	103ffe1e 	bne	r2,zero,1a150 <__alt_data_end+0xf001a150>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a158:	e0fffd17 	ldw	r3,-12(fp)
   1a15c:	008003f4 	movhi	r2,15
   1a160:	10909004 	addi	r2,r2,16960
   1a164:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a168:	00817db4 	movhi	r2,1526
   1a16c:	10b84004 	addi	r2,r2,-7936
   1a170:	10c7203a 	divu	r3,r2,r3
   1a174:	00a00034 	movhi	r2,32768
   1a178:	10bfffc4 	addi	r2,r2,-1
   1a17c:	10c5203a 	divu	r2,r2,r3
   1a180:	e0ffff17 	ldw	r3,-4(fp)
   1a184:	1885c83a 	sub	r2,r3,r2
   1a188:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a18c:	e0bffc17 	ldw	r2,-16(fp)
   1a190:	10800044 	addi	r2,r2,1
   1a194:	e0bffc15 	stw	r2,-16(fp)
   1a198:	e0fffc17 	ldw	r3,-16(fp)
   1a19c:	e0bffe17 	ldw	r2,-8(fp)
   1a1a0:	18bfe916 	blt	r3,r2,1a148 <__alt_data_end+0xf001a148>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a1a4:	e0fffd17 	ldw	r3,-12(fp)
   1a1a8:	008003f4 	movhi	r2,15
   1a1ac:	10909004 	addi	r2,r2,16960
   1a1b0:	1887383a 	mul	r3,r3,r2
   1a1b4:	00817db4 	movhi	r2,1526
   1a1b8:	10b84004 	addi	r2,r2,-7936
   1a1bc:	10c7203a 	divu	r3,r2,r3
   1a1c0:	e0bfff17 	ldw	r2,-4(fp)
   1a1c4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a1c8:	10bfffc4 	addi	r2,r2,-1
   1a1cc:	103ffe1e 	bne	r2,zero,1a1c8 <__alt_data_end+0xf001a1c8>
   1a1d0:	00000b06 	br	1a200 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a1d4:	e0fffd17 	ldw	r3,-12(fp)
   1a1d8:	008003f4 	movhi	r2,15
   1a1dc:	10909004 	addi	r2,r2,16960
   1a1e0:	1887383a 	mul	r3,r3,r2
   1a1e4:	00817db4 	movhi	r2,1526
   1a1e8:	10b84004 	addi	r2,r2,-7936
   1a1ec:	10c7203a 	divu	r3,r2,r3
   1a1f0:	e0bfff17 	ldw	r2,-4(fp)
   1a1f4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a1f8:	10bfffc4 	addi	r2,r2,-1
   1a1fc:	00bffe16 	blt	zero,r2,1a1f8 <__alt_data_end+0xf001a1f8>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a200:	0005883a 	mov	r2,zero
}
   1a204:	e037883a 	mov	sp,fp
   1a208:	df000017 	ldw	fp,0(sp)
   1a20c:	dec00104 	addi	sp,sp,4
   1a210:	f800283a 	ret

0001a214 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a214:	defffb04 	addi	sp,sp,-20
   1a218:	dfc00415 	stw	ra,16(sp)
   1a21c:	df000315 	stw	fp,12(sp)
   1a220:	df000304 	addi	fp,sp,12
   1a224:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a228:	d0a00e17 	ldw	r2,-32712(gp)
   1a22c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a230:	00003106 	br	1a2f8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a234:	e0bffd17 	ldw	r2,-12(fp)
   1a238:	10800217 	ldw	r2,8(r2)
   1a23c:	1009883a 	mov	r4,r2
   1a240:	0008a640 	call	8a64 <strlen>
   1a244:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a248:	e0bffd17 	ldw	r2,-12(fp)
   1a24c:	10c00217 	ldw	r3,8(r2)
   1a250:	e0bffe17 	ldw	r2,-8(fp)
   1a254:	10bfffc4 	addi	r2,r2,-1
   1a258:	1885883a 	add	r2,r3,r2
   1a25c:	10800003 	ldbu	r2,0(r2)
   1a260:	10803fcc 	andi	r2,r2,255
   1a264:	1080201c 	xori	r2,r2,128
   1a268:	10bfe004 	addi	r2,r2,-128
   1a26c:	10800bd8 	cmpnei	r2,r2,47
   1a270:	1000031e 	bne	r2,zero,1a280 <alt_find_file+0x6c>
    {
      len -= 1;
   1a274:	e0bffe17 	ldw	r2,-8(fp)
   1a278:	10bfffc4 	addi	r2,r2,-1
   1a27c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a280:	e0bffe17 	ldw	r2,-8(fp)
   1a284:	e0ffff17 	ldw	r3,-4(fp)
   1a288:	1885883a 	add	r2,r3,r2
   1a28c:	10800003 	ldbu	r2,0(r2)
   1a290:	10803fcc 	andi	r2,r2,255
   1a294:	1080201c 	xori	r2,r2,128
   1a298:	10bfe004 	addi	r2,r2,-128
   1a29c:	10800be0 	cmpeqi	r2,r2,47
   1a2a0:	1000081e 	bne	r2,zero,1a2c4 <alt_find_file+0xb0>
   1a2a4:	e0bffe17 	ldw	r2,-8(fp)
   1a2a8:	e0ffff17 	ldw	r3,-4(fp)
   1a2ac:	1885883a 	add	r2,r3,r2
   1a2b0:	10800003 	ldbu	r2,0(r2)
   1a2b4:	10803fcc 	andi	r2,r2,255
   1a2b8:	1080201c 	xori	r2,r2,128
   1a2bc:	10bfe004 	addi	r2,r2,-128
   1a2c0:	10000a1e 	bne	r2,zero,1a2ec <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a2c4:	e0bffd17 	ldw	r2,-12(fp)
   1a2c8:	10800217 	ldw	r2,8(r2)
   1a2cc:	e0fffe17 	ldw	r3,-8(fp)
   1a2d0:	180d883a 	mov	r6,r3
   1a2d4:	e17fff17 	ldw	r5,-4(fp)
   1a2d8:	1009883a 	mov	r4,r2
   1a2dc:	00086380 	call	8638 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a2e0:	1000021e 	bne	r2,zero,1a2ec <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a2e4:	e0bffd17 	ldw	r2,-12(fp)
   1a2e8:	00000706 	br	1a308 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a2ec:	e0bffd17 	ldw	r2,-12(fp)
   1a2f0:	10800017 	ldw	r2,0(r2)
   1a2f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a2f8:	e0fffd17 	ldw	r3,-12(fp)
   1a2fc:	d0a00e04 	addi	r2,gp,-32712
   1a300:	18bfcc1e 	bne	r3,r2,1a234 <__alt_data_end+0xf001a234>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a304:	0005883a 	mov	r2,zero
}
   1a308:	e037883a 	mov	sp,fp
   1a30c:	dfc00117 	ldw	ra,4(sp)
   1a310:	df000017 	ldw	fp,0(sp)
   1a314:	dec00204 	addi	sp,sp,8
   1a318:	f800283a 	ret

0001a31c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a31c:	defffc04 	addi	sp,sp,-16
   1a320:	df000315 	stw	fp,12(sp)
   1a324:	df000304 	addi	fp,sp,12
   1a328:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a32c:	00bffa04 	movi	r2,-24
   1a330:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a334:	e03ffd15 	stw	zero,-12(fp)
   1a338:	00001906 	br	1a3a0 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a33c:	00820034 	movhi	r2,2048
   1a340:	10841c04 	addi	r2,r2,4208
   1a344:	e0fffd17 	ldw	r3,-12(fp)
   1a348:	18c00324 	muli	r3,r3,12
   1a34c:	10c5883a 	add	r2,r2,r3
   1a350:	10800017 	ldw	r2,0(r2)
   1a354:	10000f1e 	bne	r2,zero,1a394 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a358:	00820034 	movhi	r2,2048
   1a35c:	10841c04 	addi	r2,r2,4208
   1a360:	e0fffd17 	ldw	r3,-12(fp)
   1a364:	18c00324 	muli	r3,r3,12
   1a368:	10c5883a 	add	r2,r2,r3
   1a36c:	e0ffff17 	ldw	r3,-4(fp)
   1a370:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a374:	d0e01217 	ldw	r3,-32696(gp)
   1a378:	e0bffd17 	ldw	r2,-12(fp)
   1a37c:	1880020e 	bge	r3,r2,1a388 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a380:	e0bffd17 	ldw	r2,-12(fp)
   1a384:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
   1a388:	e0bffd17 	ldw	r2,-12(fp)
   1a38c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a390:	00000606 	br	1a3ac <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a394:	e0bffd17 	ldw	r2,-12(fp)
   1a398:	10800044 	addi	r2,r2,1
   1a39c:	e0bffd15 	stw	r2,-12(fp)
   1a3a0:	e0bffd17 	ldw	r2,-12(fp)
   1a3a4:	10800810 	cmplti	r2,r2,32
   1a3a8:	103fe41e 	bne	r2,zero,1a33c <__alt_data_end+0xf001a33c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a3ac:	e0bffe17 	ldw	r2,-8(fp)
}
   1a3b0:	e037883a 	mov	sp,fp
   1a3b4:	df000017 	ldw	fp,0(sp)
   1a3b8:	dec00104 	addi	sp,sp,4
   1a3bc:	f800283a 	ret

0001a3c0 <atexit>:
   1a3c0:	200b883a 	mov	r5,r4
   1a3c4:	000f883a 	mov	r7,zero
   1a3c8:	000d883a 	mov	r6,zero
   1a3cc:	0009883a 	mov	r4,zero
   1a3d0:	001a40c1 	jmpi	1a40c <__register_exitproc>

0001a3d4 <exit>:
   1a3d4:	defffe04 	addi	sp,sp,-8
   1a3d8:	000b883a 	mov	r5,zero
   1a3dc:	dc000015 	stw	r16,0(sp)
   1a3e0:	dfc00115 	stw	ra,4(sp)
   1a3e4:	2021883a 	mov	r16,r4
   1a3e8:	001a5240 	call	1a524 <__call_exitprocs>
   1a3ec:	00820034 	movhi	r2,2048
   1a3f0:	10898104 	addi	r2,r2,9732
   1a3f4:	11000017 	ldw	r4,0(r2)
   1a3f8:	20800f17 	ldw	r2,60(r4)
   1a3fc:	10000126 	beq	r2,zero,1a404 <exit+0x30>
   1a400:	103ee83a 	callr	r2
   1a404:	8009883a 	mov	r4,r16
   1a408:	001a6a40 	call	1a6a4 <_exit>

0001a40c <__register_exitproc>:
   1a40c:	defffa04 	addi	sp,sp,-24
   1a410:	dc000315 	stw	r16,12(sp)
   1a414:	04020034 	movhi	r16,2048
   1a418:	84098104 	addi	r16,r16,9732
   1a41c:	80c00017 	ldw	r3,0(r16)
   1a420:	dc400415 	stw	r17,16(sp)
   1a424:	dfc00515 	stw	ra,20(sp)
   1a428:	18805217 	ldw	r2,328(r3)
   1a42c:	2023883a 	mov	r17,r4
   1a430:	10003726 	beq	r2,zero,1a510 <__register_exitproc+0x104>
   1a434:	10c00117 	ldw	r3,4(r2)
   1a438:	010007c4 	movi	r4,31
   1a43c:	20c00e16 	blt	r4,r3,1a478 <__register_exitproc+0x6c>
   1a440:	1a000044 	addi	r8,r3,1
   1a444:	8800221e 	bne	r17,zero,1a4d0 <__register_exitproc+0xc4>
   1a448:	18c00084 	addi	r3,r3,2
   1a44c:	18c7883a 	add	r3,r3,r3
   1a450:	18c7883a 	add	r3,r3,r3
   1a454:	12000115 	stw	r8,4(r2)
   1a458:	10c7883a 	add	r3,r2,r3
   1a45c:	19400015 	stw	r5,0(r3)
   1a460:	0005883a 	mov	r2,zero
   1a464:	dfc00517 	ldw	ra,20(sp)
   1a468:	dc400417 	ldw	r17,16(sp)
   1a46c:	dc000317 	ldw	r16,12(sp)
   1a470:	dec00604 	addi	sp,sp,24
   1a474:	f800283a 	ret
   1a478:	00800034 	movhi	r2,0
   1a47c:	10800004 	addi	r2,r2,0
   1a480:	10002626 	beq	r2,zero,1a51c <__register_exitproc+0x110>
   1a484:	01006404 	movi	r4,400
   1a488:	d9400015 	stw	r5,0(sp)
   1a48c:	d9800115 	stw	r6,4(sp)
   1a490:	d9c00215 	stw	r7,8(sp)
   1a494:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a498:	d9400017 	ldw	r5,0(sp)
   1a49c:	d9800117 	ldw	r6,4(sp)
   1a4a0:	d9c00217 	ldw	r7,8(sp)
   1a4a4:	10001d26 	beq	r2,zero,1a51c <__register_exitproc+0x110>
   1a4a8:	81000017 	ldw	r4,0(r16)
   1a4ac:	10000115 	stw	zero,4(r2)
   1a4b0:	02000044 	movi	r8,1
   1a4b4:	22405217 	ldw	r9,328(r4)
   1a4b8:	0007883a 	mov	r3,zero
   1a4bc:	12400015 	stw	r9,0(r2)
   1a4c0:	20805215 	stw	r2,328(r4)
   1a4c4:	10006215 	stw	zero,392(r2)
   1a4c8:	10006315 	stw	zero,396(r2)
   1a4cc:	883fde26 	beq	r17,zero,1a448 <__alt_data_end+0xf001a448>
   1a4d0:	18c9883a 	add	r4,r3,r3
   1a4d4:	2109883a 	add	r4,r4,r4
   1a4d8:	1109883a 	add	r4,r2,r4
   1a4dc:	21802215 	stw	r6,136(r4)
   1a4e0:	01800044 	movi	r6,1
   1a4e4:	12406217 	ldw	r9,392(r2)
   1a4e8:	30cc983a 	sll	r6,r6,r3
   1a4ec:	4992b03a 	or	r9,r9,r6
   1a4f0:	12406215 	stw	r9,392(r2)
   1a4f4:	21c04215 	stw	r7,264(r4)
   1a4f8:	01000084 	movi	r4,2
   1a4fc:	893fd21e 	bne	r17,r4,1a448 <__alt_data_end+0xf001a448>
   1a500:	11006317 	ldw	r4,396(r2)
   1a504:	218cb03a 	or	r6,r4,r6
   1a508:	11806315 	stw	r6,396(r2)
   1a50c:	003fce06 	br	1a448 <__alt_data_end+0xf001a448>
   1a510:	18805304 	addi	r2,r3,332
   1a514:	18805215 	stw	r2,328(r3)
   1a518:	003fc606 	br	1a434 <__alt_data_end+0xf001a434>
   1a51c:	00bfffc4 	movi	r2,-1
   1a520:	003fd006 	br	1a464 <__alt_data_end+0xf001a464>

0001a524 <__call_exitprocs>:
   1a524:	defff504 	addi	sp,sp,-44
   1a528:	df000915 	stw	fp,36(sp)
   1a52c:	dd400615 	stw	r21,24(sp)
   1a530:	dc800315 	stw	r18,12(sp)
   1a534:	dfc00a15 	stw	ra,40(sp)
   1a538:	ddc00815 	stw	r23,32(sp)
   1a53c:	dd800715 	stw	r22,28(sp)
   1a540:	dd000515 	stw	r20,20(sp)
   1a544:	dcc00415 	stw	r19,16(sp)
   1a548:	dc400215 	stw	r17,8(sp)
   1a54c:	dc000115 	stw	r16,4(sp)
   1a550:	d9000015 	stw	r4,0(sp)
   1a554:	2839883a 	mov	fp,r5
   1a558:	04800044 	movi	r18,1
   1a55c:	057fffc4 	movi	r21,-1
   1a560:	00820034 	movhi	r2,2048
   1a564:	10898104 	addi	r2,r2,9732
   1a568:	12000017 	ldw	r8,0(r2)
   1a56c:	45005217 	ldw	r20,328(r8)
   1a570:	44c05204 	addi	r19,r8,328
   1a574:	a0001c26 	beq	r20,zero,1a5e8 <__call_exitprocs+0xc4>
   1a578:	a0800117 	ldw	r2,4(r20)
   1a57c:	15ffffc4 	addi	r23,r2,-1
   1a580:	b8000d16 	blt	r23,zero,1a5b8 <__call_exitprocs+0x94>
   1a584:	14000044 	addi	r16,r2,1
   1a588:	8421883a 	add	r16,r16,r16
   1a58c:	8421883a 	add	r16,r16,r16
   1a590:	84402004 	addi	r17,r16,128
   1a594:	a463883a 	add	r17,r20,r17
   1a598:	a421883a 	add	r16,r20,r16
   1a59c:	e0001e26 	beq	fp,zero,1a618 <__call_exitprocs+0xf4>
   1a5a0:	80804017 	ldw	r2,256(r16)
   1a5a4:	e0801c26 	beq	fp,r2,1a618 <__call_exitprocs+0xf4>
   1a5a8:	bdffffc4 	addi	r23,r23,-1
   1a5ac:	843fff04 	addi	r16,r16,-4
   1a5b0:	8c7fff04 	addi	r17,r17,-4
   1a5b4:	bd7ff91e 	bne	r23,r21,1a59c <__alt_data_end+0xf001a59c>
   1a5b8:	00800034 	movhi	r2,0
   1a5bc:	10800004 	addi	r2,r2,0
   1a5c0:	10000926 	beq	r2,zero,1a5e8 <__call_exitprocs+0xc4>
   1a5c4:	a0800117 	ldw	r2,4(r20)
   1a5c8:	1000301e 	bne	r2,zero,1a68c <__call_exitprocs+0x168>
   1a5cc:	a0800017 	ldw	r2,0(r20)
   1a5d0:	10003226 	beq	r2,zero,1a69c <__call_exitprocs+0x178>
   1a5d4:	a009883a 	mov	r4,r20
   1a5d8:	98800015 	stw	r2,0(r19)
   1a5dc:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a5e0:	9d000017 	ldw	r20,0(r19)
   1a5e4:	a03fe41e 	bne	r20,zero,1a578 <__alt_data_end+0xf001a578>
   1a5e8:	dfc00a17 	ldw	ra,40(sp)
   1a5ec:	df000917 	ldw	fp,36(sp)
   1a5f0:	ddc00817 	ldw	r23,32(sp)
   1a5f4:	dd800717 	ldw	r22,28(sp)
   1a5f8:	dd400617 	ldw	r21,24(sp)
   1a5fc:	dd000517 	ldw	r20,20(sp)
   1a600:	dcc00417 	ldw	r19,16(sp)
   1a604:	dc800317 	ldw	r18,12(sp)
   1a608:	dc400217 	ldw	r17,8(sp)
   1a60c:	dc000117 	ldw	r16,4(sp)
   1a610:	dec00b04 	addi	sp,sp,44
   1a614:	f800283a 	ret
   1a618:	a0800117 	ldw	r2,4(r20)
   1a61c:	80c00017 	ldw	r3,0(r16)
   1a620:	10bfffc4 	addi	r2,r2,-1
   1a624:	15c01426 	beq	r2,r23,1a678 <__call_exitprocs+0x154>
   1a628:	80000015 	stw	zero,0(r16)
   1a62c:	183fde26 	beq	r3,zero,1a5a8 <__alt_data_end+0xf001a5a8>
   1a630:	95c8983a 	sll	r4,r18,r23
   1a634:	a0806217 	ldw	r2,392(r20)
   1a638:	a5800117 	ldw	r22,4(r20)
   1a63c:	2084703a 	and	r2,r4,r2
   1a640:	10000b26 	beq	r2,zero,1a670 <__call_exitprocs+0x14c>
   1a644:	a0806317 	ldw	r2,396(r20)
   1a648:	2088703a 	and	r4,r4,r2
   1a64c:	20000c1e 	bne	r4,zero,1a680 <__call_exitprocs+0x15c>
   1a650:	89400017 	ldw	r5,0(r17)
   1a654:	d9000017 	ldw	r4,0(sp)
   1a658:	183ee83a 	callr	r3
   1a65c:	a0800117 	ldw	r2,4(r20)
   1a660:	15bfbf1e 	bne	r2,r22,1a560 <__alt_data_end+0xf001a560>
   1a664:	98800017 	ldw	r2,0(r19)
   1a668:	153fcf26 	beq	r2,r20,1a5a8 <__alt_data_end+0xf001a5a8>
   1a66c:	003fbc06 	br	1a560 <__alt_data_end+0xf001a560>
   1a670:	183ee83a 	callr	r3
   1a674:	003ff906 	br	1a65c <__alt_data_end+0xf001a65c>
   1a678:	a5c00115 	stw	r23,4(r20)
   1a67c:	003feb06 	br	1a62c <__alt_data_end+0xf001a62c>
   1a680:	89000017 	ldw	r4,0(r17)
   1a684:	183ee83a 	callr	r3
   1a688:	003ff406 	br	1a65c <__alt_data_end+0xf001a65c>
   1a68c:	a0800017 	ldw	r2,0(r20)
   1a690:	a027883a 	mov	r19,r20
   1a694:	1029883a 	mov	r20,r2
   1a698:	003fb606 	br	1a574 <__alt_data_end+0xf001a574>
   1a69c:	0005883a 	mov	r2,zero
   1a6a0:	003ffb06 	br	1a690 <__alt_data_end+0xf001a690>

0001a6a4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a6a4:	defffd04 	addi	sp,sp,-12
   1a6a8:	df000215 	stw	fp,8(sp)
   1a6ac:	df000204 	addi	fp,sp,8
   1a6b0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a6b4:	0001883a 	nop
   1a6b8:	e0bfff17 	ldw	r2,-4(fp)
   1a6bc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a6c0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a6c4:	10000226 	beq	r2,zero,1a6d0 <_exit+0x2c>
    ALT_SIM_FAIL();
   1a6c8:	002af070 	cmpltui	zero,zero,43969
   1a6cc:	00000106 	br	1a6d4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a6d0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a6d4:	003fff06 	br	1a6d4 <__alt_data_end+0xf001a6d4>
