#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 29 15:59:52 2017
# Process ID: 5424
# Current directory: W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_bypass_0_0_synth_1
# Command line: vivado.exe -log hdmi_bypass_0_0.vds -mode batch -messageDb vivado.pb -notrace -source hdmi_bypass_0_0.tcl
# Log file: W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_bypass_0_0_synth_1/hdmi_bypass_0_0.vds
# Journal file: W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_bypass_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_bypass_0_0.tcl -notrace
Command: synth_design -top hdmi_bypass_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'hdmi_bypass_0_0' is restricted:
* Detected changes to Module Reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5572 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 334.023 ; gain = 126.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_bypass_0_0' [w:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_bypass_0_0/synth/hdmi_bypass_0_0.vhd:81]
	Parameter start_red_x bound to: 100 - type: integer 
	Parameter stop_blue_x bound to: 1180 - type: integer 
	Parameter start_y bound to: 32 - type: integer 
	Parameter end_y bound to: 95 - type: integer 
	Parameter color bound to: 255 - type: integer 
	Parameter H_RESOLUTION bound to: 1920 - type: integer 
	Parameter V_RESOLUTION bound to: 1080 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 1920 - type: integer 
INFO: [Synth 8-3491] module 'bypass' declared at 'W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:23' bound to instance 'U0' of component 'bypass' [w:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_bypass_0_0/synth/hdmi_bypass_0_0.vhd:136]
INFO: [Synth 8-638] synthesizing module 'bypass' [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:23]
	Parameter start_red_x bound to: 100 - type: integer 
	Parameter stop_blue_x bound to: 1180 - type: integer 
	Parameter start_y bound to: 32 - type: integer 
	Parameter end_y bound to: 95 - type: integer 
	Parameter color bound to: 255 - type: integer 
	Parameter H_RESOLUTION bound to: 1920 - type: integer 
	Parameter V_RESOLUTION bound to: 1080 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 1920 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bypass' (1#1) [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_bypass_0_0' (2#1) [w:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_bypass_0_0/synth/hdmi_bypass_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 371.301 ; gain = 163.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 371.301 ; gain = 163.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 371.301 ; gain = 163.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:96]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:96]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 379.602 ; gain = 171.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 21    
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bypass 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 21    
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 526.977 ; gain = 319.258
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [W:/pre_done/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/new/bypass.v:96]
DSP Report: Generating DSP U0/relative_green_squared1, operation Mode is: A*B.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: Generating DSP U0/relative_green_squared1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: Generating DSP U0/relative_green_squared1, operation Mode is: A*B.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: Generating DSP U0/relative_green_squared1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
DSP Report: operator U0/relative_green_squared1 is absorbed into DSP U0/relative_green_squared1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 527.098 ; gain = 319.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 527.098 ; gain = 319.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdmi_bypass_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hdmi_bypass_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hdmi_bypass_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hdmi_bypass_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    78|
|2     |DSP48E1 |     3|
|3     |LUT1    |    49|
|4     |LUT2    |   177|
|5     |LUT3    |    76|
|6     |LUT4    |    76|
|7     |LUT5    |    46|
|8     |LUT6    |   143|
|9     |FDRE    |    52|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   700|
|2     |  U0     |bypass |   700|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 570.352 ; gain = 362.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 570.352 ; gain = 311.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 570.352 ; gain = 362.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 633.395 ; gain = 374.672
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.297 ; gain = 376.902
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1010.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 16:00:24 2017...
