// Seed: 3973086305
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    output tri1 id_13,
    output supply0 id_14,
    input wor id_15,
    output tri1 id_16,
    input uwire id_17,
    output wand id_18,
    output supply1 id_19,
    input wand id_20,
    output supply0 id_21,
    input tri1 id_22,
    input tri0 id_23
    , id_36 = ~1'b0,
    input wor id_24,
    output tri id_25,
    input uwire void id_26,
    output wor id_27,
    input supply1 id_28,
    output uwire id_29,
    input supply0 id_30,
    input wor id_31,
    input tri0 id_32,
    input tri1 id_33,
    input tri1 id_34
);
  logic id_37;
  assign module_1.id_4 = 0;
  parameter id_38 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd0,
    parameter id_6 = 32'd7
) (
    input tri0 id_0,
    output supply1 id_1[id_6  &  id_2 : 1],
    output supply0 _id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wor _id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri1 id_11,
    output uwire id_12
);
  localparam id_14 = 1;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_1,
      id_5,
      id_4,
      id_4,
      id_12,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_10,
      id_0,
      id_5,
      id_8,
      id_12,
      id_10,
      id_0,
      id_12,
      id_7,
      id_8,
      id_7,
      id_10,
      id_11,
      id_5,
      id_11,
      id_5,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9
  );
endmodule
