Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Apr 13 20:03:44 2021
| Host             : LAPTOP-COCCF running 64-bit major release  (build 9200)
| Command          : report_power -file BPSK_LMS_power_routed.rpt -pb BPSK_LMS_power_summary_routed.pb -rpx BPSK_LMS_power_routed.rpx
| Design           : BPSK_LMS
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.187        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.125        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      119 |       --- |             --- |
|   LUT as Logic |    <0.001 |       27 |     20800 |            0.13 |
|   CARRY4       |    <0.001 |        8 |      8150 |            0.10 |
|   Register     |    <0.001 |       63 |     41600 |            0.15 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |    <0.001 |      101 |       --- |             --- |
| MMCM           |     0.121 |        1 |         5 |           20.00 |
| I/O            |     0.004 |       17 |       210 |            8.10 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.187 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.007 |       0.001 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.078 |       0.067 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+---------------------------------------+-----------------+
| Clock                  | Domain                                | Constraint (ns) |
+------------------------+---------------------------------------+-----------------+
| clk                    | clk                                   |            10.0 |
| clk_out1_Clk_gen_pll   | Clk_gen_pll/inst/clk_out1_Clk_gen_pll |            33.3 |
| clk_out1_Clk_gen_pll_1 | Clk_gen_pll/inst/clk_out1_Clk_gen_pll |            33.3 |
| clk_out2_Clk_gen_pll   | Clk_gen_pll/inst/clk_out2_Clk_gen_pll |            33.3 |
| clk_out2_Clk_gen_pll_1 | Clk_gen_pll/inst/clk_out2_Clk_gen_pll |            33.3 |
| clkfbout_Clk_gen_pll   | Clk_gen_pll/inst/clkfbout_Clk_gen_pll |            50.0 |
| clkfbout_Clk_gen_pll_1 | Clk_gen_pll/inst/clkfbout_Clk_gen_pll |            50.0 |
| sys_clk_pin            | clk                                   |            10.0 |
+------------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| BPSK_LMS      |     0.125 |
|   Clk_gen_pll |     0.121 |
|     inst      |     0.121 |
+---------------+-----------+


