# SimpleAdderTestbench_SystemVerilog
Taking the design of Simple Adder by Pedro, Adding Testbench using SystemVerilog
