

================================================================
== Vitis HLS Report for 'write_outputs'
================================================================
* Date:           Thu Jan  8 20:12:43 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.333 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      33|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      98|    -|
|Register         |        -|    -|      18|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      18|     131|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_134_p2                     |         +|   0|  0|  11|          11|           1|
    |icmp_ln106_fu_128_p2              |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_block_state5                   |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          31|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  17|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |dout_data_0_TDATA_blk_n        |   9|          2|    1|          2|
    |dout_data_1_TDATA_blk_n        |   9|          2|    1|          2|
    |dout_data_2_TDATA_blk_n        |   9|          2|    1|          2|
    |dout_data_3_TDATA_blk_n        |   9|          2|    1|          2|
    |i_fu_82                        |   9|          2|   11|         22|
    |stream_compute_to_write_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  98|         22|   20|         42|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_82                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|            write_outputs|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|            write_outputs|  return value|
|stream_compute_to_write_dout            |   in|  128|     ap_fifo|  stream_compute_to_write|       pointer|
|stream_compute_to_write_num_data_valid  |   in|    5|     ap_fifo|  stream_compute_to_write|       pointer|
|stream_compute_to_write_fifo_cap        |   in|    5|     ap_fifo|  stream_compute_to_write|       pointer|
|stream_compute_to_write_empty_n         |   in|    1|     ap_fifo|  stream_compute_to_write|       pointer|
|stream_compute_to_write_read            |  out|    1|     ap_fifo|  stream_compute_to_write|       pointer|
|dout_data_0_TDATA                       |  out|   32|        axis|              dout_data_0|       pointer|
|dout_data_0_TVALID                      |  out|    1|        axis|              dout_data_0|       pointer|
|dout_data_0_TREADY                      |   in|    1|        axis|              dout_data_0|       pointer|
|dout_data_1_TDATA                       |  out|   32|        axis|              dout_data_1|       pointer|
|dout_data_1_TVALID                      |  out|    1|        axis|              dout_data_1|       pointer|
|dout_data_1_TREADY                      |   in|    1|        axis|              dout_data_1|       pointer|
|dout_data_2_TDATA                       |  out|   32|        axis|              dout_data_2|       pointer|
|dout_data_2_TVALID                      |  out|    1|        axis|              dout_data_2|       pointer|
|dout_data_2_TREADY                      |   in|    1|        axis|              dout_data_2|       pointer|
|dout_data_3_TDATA                       |  out|   32|        axis|              dout_data_3|       pointer|
|dout_data_3_TVALID                      |  out|    1|        axis|              dout_data_3|       pointer|
|dout_data_3_TREADY                      |   in|    1|        axis|              dout_data_3|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_write, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_3, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_2, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_1, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_0, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln95 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:95]   --->   Operation 12 'specinterface' 'specinterface_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln106 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 13 'store' 'store_ln106' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.body" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 14 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln106 = icmp_eq  i11 %i_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 16 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%i_2 = add i11 %i_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.body.split, void %for.end" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 18 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln106 = store i11 %i_2, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 19 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 20 [1/1] (3.33ns)   --->   "%stream_compute_to_write_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_write" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 20 'read' 'stream_compute_to_write_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pack_i = trunc i128 %stream_compute_to_write_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 21 'trunc' 'pack_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln109_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 22 'partselect' 'trunc_ln109_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln109_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 23 'partselect' 'trunc_ln109_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln109_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 24 'partselect' 'trunc_ln109_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln109_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 25 'partselect' 'trunc_ln109_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln109_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 26 'partselect' 'trunc_ln109_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln109_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 27 'partselect' 'trunc_ln109_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln109_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_compute_to_write_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109]   --->   Operation 28 'partselect' 'trunc_ln109_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%packed_val = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %pack_i, i16 %trunc_ln109_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:111]   --->   Operation 29 'bitconcatenate' 'packed_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_0, i32 %packed_val" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:112]   --->   Operation 30 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%packed_val_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln109_3, i16 %trunc_ln109_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:115]   --->   Operation 31 'bitconcatenate' 'packed_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_1, i32 %packed_val_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:116]   --->   Operation 32 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%packed_val_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln109_5, i16 %trunc_ln109_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:119]   --->   Operation 33 'bitconcatenate' 'packed_val_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_2, i32 %packed_val_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:120]   --->   Operation 34 'write' 'write_ln120' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%packed_val_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln109_7, i16 %trunc_ln109_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:123]   --->   Operation 35 'bitconcatenate' 'packed_val_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_3, i32 %packed_val_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:124]   --->   Operation 36 'write' 'write_ln124' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:107]   --->   Operation 37 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 39 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_0, i32 %packed_val" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:112]   --->   Operation 40 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_1, i32 %packed_val_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:116]   --->   Operation 41 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/2] (1.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_2, i32 %packed_val_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:120]   --->   Operation 42 'write' 'write_ln120' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_3, i32 %packed_val_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:124]   --->   Operation 43 'write' 'write_ln124' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.body" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106]   --->   Operation 44 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:126]   --->   Operation 45 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_compute_to_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 011110]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln95           (specinterface    ) [ 000000]
store_ln106                  (store            ) [ 000000]
br_ln106                     (br               ) [ 000000]
i_1                          (load             ) [ 000000]
icmp_ln106                   (icmp             ) [ 001110]
i_2                          (add              ) [ 000000]
br_ln106                     (br               ) [ 000000]
store_ln106                  (store            ) [ 000000]
stream_compute_to_write_read (read             ) [ 000000]
pack_i                       (trunc            ) [ 000000]
trunc_ln109_2                (partselect       ) [ 000000]
trunc_ln109_3                (partselect       ) [ 000000]
trunc_ln109_4                (partselect       ) [ 000000]
trunc_ln109_5                (partselect       ) [ 000000]
trunc_ln109_6                (partselect       ) [ 000000]
trunc_ln109_7                (partselect       ) [ 000000]
trunc_ln109_8                (partselect       ) [ 000000]
packed_val                   (bitconcatenate   ) [ 001010]
packed_val_1                 (bitconcatenate   ) [ 001010]
packed_val_2                 (bitconcatenate   ) [ 001010]
packed_val_3                 (bitconcatenate   ) [ 001010]
specpipeline_ln107           (specpipeline     ) [ 000000]
speclooptripcount_ln106      (speclooptripcount) [ 000000]
specloopname_ln106           (specloopname     ) [ 000000]
write_ln112                  (write            ) [ 000000]
write_ln116                  (write            ) [ 000000]
write_ln120                  (write            ) [ 000000]
write_ln124                  (write            ) [ 000000]
br_ln106                     (br               ) [ 000000]
ret_ln126                    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_compute_to_write">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_compute_to_write"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout_data_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dout_data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stream_compute_to_write_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_compute_to_write_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln112/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln106_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln106_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln106_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="1"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="pack_i_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pack_i/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln109_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln109_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_3/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln109_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="128" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_4/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln109_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="128" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="0" index="3" bw="8" slack="0"/>
<pin id="184" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_5/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln109_6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="8" slack="0"/>
<pin id="194" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_6/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln109_7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_7/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln109_8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="128" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="8" slack="0"/>
<pin id="214" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_8/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="packed_val_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="packed_val/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="packed_val_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="packed_val_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="packed_val_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="packed_val_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="packed_val_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="packed_val_3/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="265" class="1005" name="packed_val_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packed_val "/>
</bind>
</comp>

<comp id="270" class="1005" name="packed_val_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packed_val_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="packed_val_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packed_val_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="packed_val_3_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packed_val_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="86" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="86" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="86" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="86" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="86" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="145" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="149" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="159" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="169" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="179" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="189" pin="4"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="199" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="209" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="258"><net_src comp="82" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="268"><net_src comp="219" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="273"><net_src comp="228" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="278"><net_src comp="237" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="283"><net_src comp="246" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_data_0 | {4 }
	Port: dout_data_1 | {4 }
	Port: dout_data_2 | {4 }
	Port: dout_data_3 | {4 }
 - Input state : 
	Port: write_outputs : stream_compute_to_write | {3 }
	Port: write_outputs : dout_data_0 | {}
	Port: write_outputs : dout_data_1 | {}
	Port: write_outputs : dout_data_2 | {}
	Port: write_outputs : dout_data_3 | {}
  - Chain level:
	State 1
		store_ln106 : 1
	State 2
		icmp_ln106 : 1
		i_2 : 1
		br_ln106 : 2
		store_ln106 : 2
	State 3
		packed_val : 1
		write_ln112 : 2
		packed_val_1 : 1
		write_ln116 : 2
		packed_val_2 : 1
		write_ln120 : 2
		packed_val_3 : 1
		write_ln124 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |            icmp_ln106_fu_128            |    0    |    11   |
|----------|-----------------------------------------|---------|---------|
|    add   |                i_2_fu_134               |    0    |    11   |
|----------|-----------------------------------------|---------|---------|
|   read   | stream_compute_to_write_read_read_fu_86 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             grp_write_fu_92             |    0    |    0    |
|   write  |             grp_write_fu_99             |    0    |    0    |
|          |             grp_write_fu_106            |    0    |    0    |
|          |             grp_write_fu_113            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |              pack_i_fu_145              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           trunc_ln109_2_fu_149          |    0    |    0    |
|          |           trunc_ln109_3_fu_159          |    0    |    0    |
|          |           trunc_ln109_4_fu_169          |    0    |    0    |
|partselect|           trunc_ln109_5_fu_179          |    0    |    0    |
|          |           trunc_ln109_6_fu_189          |    0    |    0    |
|          |           trunc_ln109_7_fu_199          |    0    |    0    |
|          |           trunc_ln109_8_fu_209          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            packed_val_fu_219            |    0    |    0    |
|bitconcatenate|           packed_val_1_fu_228           |    0    |    0    |
|          |           packed_val_2_fu_237           |    0    |    0    |
|          |           packed_val_3_fu_246           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    22   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_255     |   11   |
|packed_val_1_reg_270|   32   |
|packed_val_2_reg_275|   32   |
|packed_val_3_reg_280|   32   |
| packed_val_reg_265 |   32   |
+--------------------+--------+
|        Total       |   139  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92 |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_99 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_106 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_113 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  5.192  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   139  |   58   |
+-----------+--------+--------+--------+
