============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 16:28:00 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-5007 WARNING: macro 'TEST_PATTERN' is redefined in ../../../src/rtl/led_phy/LED_send.sv(1)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_generated_clock -add -name clk_150m -source  -master_clock SYSCLK -divide_by 6 -phase 0 "
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net data_in[124] will be merged to another kept net data_in[123]
SYN-5055 WARNING: The kept net u_LED_send/data_in[123] will be merged to another kept net data_in[123]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 374/1 useful/useless nets, 327/0 useful/useless insts
SYN-4016 : Net u_LED_send/clk driven by BUFG (154 clock/control pins, 1 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_LED_send/clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 327 instances
RUN-0007 : 119 luts, 178 seqs, 14 mslices, 8 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 374 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 22 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     20      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     129     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 119 luts, 178 seqs, 22 slices, 4 macros(22 instances: 14 mslices 8 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1326, tnet num: 372, tinst num: 325, tnode num: 1747, tedge num: 2047.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033346s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 82611.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 325.
PHY-3001 : End clustering;  0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 73373.7, overlap = 0
PHY-3002 : Step(2): len = 65371.1, overlap = 0
PHY-3002 : Step(3): len = 58777.7, overlap = 0
PHY-3002 : Step(4): len = 53687.5, overlap = 0
PHY-3002 : Step(5): len = 48426.9, overlap = 0
PHY-3002 : Step(6): len = 43459.2, overlap = 0
PHY-3002 : Step(7): len = 39197.3, overlap = 0
PHY-3002 : Step(8): len = 35718.8, overlap = 0
PHY-3002 : Step(9): len = 31832.9, overlap = 0
PHY-3002 : Step(10): len = 28328, overlap = 0
PHY-3002 : Step(11): len = 25915, overlap = 0
PHY-3002 : Step(12): len = 23611.6, overlap = 0
PHY-3002 : Step(13): len = 20872.4, overlap = 0
PHY-3002 : Step(14): len = 19166.8, overlap = 0
PHY-3002 : Step(15): len = 17390.5, overlap = 0
PHY-3002 : Step(16): len = 15745.4, overlap = 0
PHY-3002 : Step(17): len = 14179, overlap = 0
PHY-3002 : Step(18): len = 12693.6, overlap = 0
PHY-3002 : Step(19): len = 11445.1, overlap = 0
PHY-3002 : Step(20): len = 9992.7, overlap = 0
PHY-3002 : Step(21): len = 8923.8, overlap = 0
PHY-3002 : Step(22): len = 8451.5, overlap = 0
PHY-3002 : Step(23): len = 7259.9, overlap = 0
PHY-3002 : Step(24): len = 6900.1, overlap = 0
PHY-3002 : Step(25): len = 6312.5, overlap = 0
PHY-3002 : Step(26): len = 6059.2, overlap = 0
PHY-3002 : Step(27): len = 5526.9, overlap = 0
PHY-3002 : Step(28): len = 5355.2, overlap = 0
PHY-3002 : Step(29): len = 5143.9, overlap = 0
PHY-3002 : Step(30): len = 4978.1, overlap = 0
PHY-3002 : Step(31): len = 4777.3, overlap = 0
PHY-3002 : Step(32): len = 4535.4, overlap = 0
PHY-3002 : Step(33): len = 4457.7, overlap = 0
PHY-3002 : Step(34): len = 4317.4, overlap = 0
PHY-3002 : Step(35): len = 4217.9, overlap = 0
PHY-3002 : Step(36): len = 4106.3, overlap = 0
PHY-3002 : Step(37): len = 3992.7, overlap = 0
PHY-3002 : Step(38): len = 3945.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008177s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 3881.8, overlap = 3.8125
PHY-3002 : Step(40): len = 3881.8, overlap = 3.8125
PHY-3002 : Step(41): len = 3835.6, overlap = 3.9375
PHY-3002 : Step(42): len = 3820.7, overlap = 3.9375
PHY-3002 : Step(43): len = 3729.7, overlap = 4
PHY-3002 : Step(44): len = 3716.9, overlap = 4
PHY-3002 : Step(45): len = 3753.5, overlap = 3.9375
PHY-3002 : Step(46): len = 3786.3, overlap = 4
PHY-3002 : Step(47): len = 3786.4, overlap = 4.0625
PHY-3002 : Step(48): len = 3790.1, overlap = 4.0625
PHY-3002 : Step(49): len = 3716.7, overlap = 4.125
PHY-3002 : Step(50): len = 3692.2, overlap = 4.3125
PHY-3002 : Step(51): len = 3572.2, overlap = 4.25
PHY-3002 : Step(52): len = 3524.4, overlap = 4.1875
PHY-3002 : Step(53): len = 3481.9, overlap = 4.0625
PHY-3002 : Step(54): len = 3455.3, overlap = 3.875
PHY-3002 : Step(55): len = 3465.7, overlap = 3.875
PHY-3002 : Step(56): len = 3436.6, overlap = 3.3125
PHY-3002 : Step(57): len = 3427, overlap = 2.9375
PHY-3002 : Step(58): len = 3432.5, overlap = 1.6875
PHY-3002 : Step(59): len = 3395.5, overlap = 0.5625
PHY-3002 : Step(60): len = 3374.1, overlap = 0.6875
PHY-3002 : Step(61): len = 3381.4, overlap = 0.75
PHY-3002 : Step(62): len = 3393.5, overlap = 2.25
PHY-3002 : Step(63): len = 3427.4, overlap = 3.625
PHY-3002 : Step(64): len = 3457.1, overlap = 3.5625
PHY-3002 : Step(65): len = 3411, overlap = 3.5
PHY-3002 : Step(66): len = 3382.8, overlap = 3.1875
PHY-3002 : Step(67): len = 3380.2, overlap = 3.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.77514e-05
PHY-3002 : Step(68): len = 3356.2, overlap = 12.9375
PHY-3002 : Step(69): len = 3374.4, overlap = 12.9375
PHY-3002 : Step(70): len = 3566.5, overlap = 11.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135503
PHY-3002 : Step(71): len = 3566.9, overlap = 11.8438
PHY-3002 : Step(72): len = 3794.1, overlap = 11.6562
PHY-3002 : Step(73): len = 4704.3, overlap = 7.75
PHY-3002 : Step(74): len = 4682.2, overlap = 7.1875
PHY-3002 : Step(75): len = 4684.4, overlap = 7.1875
PHY-3002 : Step(76): len = 4689.4, overlap = 7.03125
PHY-3002 : Step(77): len = 4704.1, overlap = 5.9375
PHY-3002 : Step(78): len = 4622.8, overlap = 5.96875
PHY-3002 : Step(79): len = 4598.8, overlap = 5.5
PHY-3002 : Step(80): len = 4583.3, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271006
PHY-3002 : Step(81): len = 4537.3, overlap = 5.28125
PHY-3002 : Step(82): len = 4536.4, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000542011
PHY-3002 : Step(83): len = 4506.2, overlap = 5.125
PHY-3002 : Step(84): len = 4508, overlap = 5.03125
PHY-3002 : Step(85): len = 4465.6, overlap = 4.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108402
PHY-3002 : Step(86): len = 4479.4, overlap = 4.375
PHY-3002 : Step(87): len = 4485.1, overlap = 4.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1326, tnet num: 372, tinst num: 325, tnode num: 1747, tedge num: 2047.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 13.66 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/374.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 5016, over cnt = 19(0%), over = 87, worst = 15
PHY-1001 : End global iterations;  0.014958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 13.21, top5 = 3.76, top10 = 1.88, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.062230s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009135s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.075808s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.2%)

OPT-1001 : Current memory(MB): used = 144, reserve = 112, peak = 144.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 201/374.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 5016, over cnt = 19(0%), over = 87, worst = 15
PHY-1002 : len = 6000, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 6080, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 6128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 14.98, top5 = 4.29, top10 = 2.14, top15 = 1.43.
OPT-1001 : End congestion update;  0.055410s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -170 TNS -170 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -170 TNS -170 NUM_FEPS 1 with 6 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -86 TNS -86 NUM_FEPS 1 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -70 TNS -70 NUM_FEPS 1 with 2 cells processed and 16 slack improved
OPT-0007 : Iter 4: improved WNS -70 TNS -70 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.065470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.7%)

OPT-1001 : Current memory(MB): used = 145, reserve = 114, peak = 145.
OPT-1001 : End physical optimization;  0.188772s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 119 LUT to BLE ...
SYN-4008 : Packed 119 LUT and 20 SEQ to BLE.
SYN-4003 : Packing 158 remaining SEQ's ...
SYN-4005 : Packed 89 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 188/218 primitive instances ...
PHY-3001 : End packing;  0.011838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 129 instances
RUN-1001 : 60 mslices, 61 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 355 nets
RUN-1001 : 311 nets have 2 pins
RUN-1001 : 24 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 127 instances, 121 slices, 4 macros(22 instances: 14 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4675, Over = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1133, tnet num: 353, tinst num: 127, tnode num: 1388, tedge num: 1791.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133863
PHY-3002 : Step(88): len = 4530.9, overlap = 7
PHY-3002 : Step(89): len = 4512.3, overlap = 6.25
PHY-3002 : Step(90): len = 4532, overlap = 6.75
PHY-3002 : Step(91): len = 4579.4, overlap = 6.5
PHY-3002 : Step(92): len = 4593.4, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000267726
PHY-3002 : Step(93): len = 4706.7, overlap = 6.5
PHY-3002 : Step(94): len = 4738.3, overlap = 6.5
PHY-3002 : Step(95): len = 4755.2, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000535453
PHY-3002 : Step(96): len = 4809.2, overlap = 6.25
PHY-3002 : Step(97): len = 4831.3, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034450s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (45.4%)

PHY-3001 : Trial Legalized: Len = 7734
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00994077
PHY-3002 : Step(98): len = 7030.9, overlap = 0.75
PHY-3002 : Step(99): len = 6331.8, overlap = 1.5
PHY-3002 : Step(100): len = 6180.5, overlap = 2
PHY-3002 : Step(101): len = 6130.4, overlap = 2
PHY-3002 : Step(102): len = 5932.8, overlap = 2.25
PHY-3002 : Step(103): len = 5754.2, overlap = 2.5
PHY-3002 : Step(104): len = 5738.4, overlap = 2.5
PHY-3002 : Step(105): len = 5655.2, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0186492
PHY-3002 : Step(106): len = 5671.5, overlap = 2.75
PHY-3002 : Step(107): len = 5623.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6814, Over = 0
PHY-3001 : End spreading;  0.002057s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 6814, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1133, tnet num: 353, tinst num: 127, tnode num: 1388, tedge num: 1791.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7760, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 7776, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7792, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033612s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (93.0%)

PHY-1001 : Congestion index: top1 = 17.22, top5 = 5.50, top10 = 2.74, top15 = 1.83.
PHY-1001 : End incremental global routing;  0.071634s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (65.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.084559s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (73.9%)

OPT-1001 : Current memory(MB): used = 147, reserve = 115, peak = 148.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.22, top5 = 5.50, top10 = 2.74, top15 = 1.83.
OPT-1001 : End congestion update;  0.038674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -241 TNS -241 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 121 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 127 instances, 121 slices, 4 macros(22 instances: 14 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 6830, Over = 0
PHY-3001 : End spreading;  0.002315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 6830, Over = 0
PHY-3001 : End incremental legalization;  0.015160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS -141 TNS -141 NUM_FEPS 1 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -141 TNS -141 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.064965s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.1%)

OPT-1001 : Current memory(MB): used = 149, reserve = 118, peak = 150.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 283/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.11, top5 = 5.50, top10 = 2.74, top15 = 1.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -141 TNS -141 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.724138
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -141ps with too many logic level 9 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 121 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 127 instances, 121 slices, 4 macros(22 instances: 14 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 6830, Over = 0
PHY-3001 : End spreading;  0.001960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 6830, Over = 0
PHY-3001 : End incremental legalization;  0.013394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007847s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.11, top5 = 5.50, top10 = 2.74, top15 = 1.83.
OPT-1001 : End congestion update;  0.040913s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -141 TNS -141 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -141 TNS -141 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.049024s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.6%)

OPT-1001 : Current memory(MB): used = 148, reserve = 117, peak = 150.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.11, top5 = 5.50, top10 = 2.74, top15 = 1.83.
OPT-1001 : End congestion update;  0.039159s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007835s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (199.4%)

OPT-0007 : Start: WNS -141 TNS -141 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -141 TNS -141 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -141 TNS -141 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.048533s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (96.6%)

OPT-1001 : Current memory(MB): used = 148, reserve = 117, peak = 150.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 148, reserve = 117, peak = 150.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.5%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/355.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.11, top5 = 5.50, top10 = 2.74, top15 = 1.83.
RUN-1001 : End congestion update;  0.036781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.0%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.043488s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.8%)

OPT-1001 : Current memory(MB): used = 148, reserve = 117, peak = 150.
OPT-1001 : End physical optimization;  0.426467s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (62.3%)

RUN-1003 : finish command "place" in  2.285362s wall, 0.640625s user + 0.281250s system = 0.921875s CPU (40.3%)

RUN-1004 : used memory is 138 MB, reserved memory is 107 MB, peak memory is 150 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 129 instances
RUN-1001 : 60 mslices, 61 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 355 nets
RUN-1001 : 311 nets have 2 pins
RUN-1001 : 24 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1133, tnet num: 353, tinst num: 127, tnode num: 1388, tedge num: 1791.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 60 mslices, 61 lslices, 3 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 7544, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 7656, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.75, top5 = 5.39, top10 = 2.69, top15 = 1.79.
PHY-1001 : End global routing;  0.062190s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 169, reserve = 137, peak = 175.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_LED_send/clk will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : Current memory(MB): used = 433, reserve = 406, peak = 433.
PHY-1001 : End build detailed router design. 3.247525s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (73.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.328045s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (52.4%)

PHY-1001 : Current memory(MB): used = 463, reserve = 437, peak = 463.
PHY-1001 : End phase 1; 0.334283s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (51.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 46768, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 463, reserve = 437, peak = 463.
PHY-1001 : End initial routed; 0.229248s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (75.0%)

PHY-1001 : Update timing.....
PHY-1001 : 147/332(44%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.848   |  -2.086   |   2   
RUN-1001 :   Hold   |   0.194   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.047327s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (66.0%)

PHY-1001 : Current memory(MB): used = 464, reserve = 437, peak = 464.
PHY-1001 : End phase 2; 0.276649s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (73.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 46784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.027829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 147/332(44%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.848   |  -2.086   |   2   
RUN-1001 :   Hold   |   0.194   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.056256s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.042373s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.7%)

PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End phase 3; 0.242038s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (71.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -1.582ns STNS -1.582ns FEP 1.
PHY-1001 : End OPT Iter 1; 0.078998s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.3%)

PHY-1022 : len = 46864, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.085395s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.582ns, -1.582ns, 1}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 46848, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.014635s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 147/332(44%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.757   |  -1.904   |   2   
RUN-1001 :   Hold   |   0.194   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.049146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.033490s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.7%)

PHY-1001 : Current memory(MB): used = 475, reserve = 449, peak = 475.
PHY-1001 : End phase 4; 0.200811s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.7%)

PHY-1003 : Routed, final wirelength = 46848
PHY-1001 : Current memory(MB): used = 475, reserve = 449, peak = 475.
PHY-1001 : End export database. 0.006075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.490084s wall, 3.078125s user + 0.062500s system = 3.140625s CPU (69.9%)

RUN-1003 : finish command "route" in  4.635008s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (69.8%)

RUN-1004 : used memory is 428 MB, reserved memory is 401 MB, peak memory is 475 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      166   out of  19600    0.85%
#reg                      181   out of  19600    0.92%
#le                       235
  #lut only                54   out of    235   22.98%
  #reg only                69   out of    235   29.36%
  #lut&reg                112   out of    235   47.66%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    85
#2        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance     |Module    |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top          |fpga_ed4g |235    |144     |22      |183     |0       |0       |
|  u_LED_send |LED_send  |191    |135     |14      |152     |0       |0       |
|  u_PLL_150M |PLL_150M  |1      |1       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       308   
    #2         2        8    
    #3         3        12   
    #4         4        4    
    #5        5-10      10   
    #6       11-50      4    
    #7       51-100     2    
  Average     1.94           

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1133, tnet num: 353, tinst num: 127, tnode num: 1388, tedge num: 1791.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 2 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 127
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 355, pip num: 2870
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 594 valid insts, and 7437 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  1.128688s wall, 3.234375s user + 0.046875s system = 3.281250s CPU (290.7%)

RUN-1004 : used memory is 438 MB, reserved memory is 412 MB, peak memory is 607 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_162800.log"
