<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date         : Sun Jun 25 13:40:22 2023&#xA;| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : xc7k160t&#xA;| Design State : Physopt postRoute&#xA;-------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Design Analysis&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. Setup Path Characteristics 1-1&#xA;2. Logic Level Distribution&#xA;3. Placer Final Level Congestion Reporting&#xA;4. Initial Estimated Router Congestion Reporting&#xA;5. SLR Net Crossing Reporting&#xA;&#xA;&#xA;1. Setup Path Characteristics 1-1&#xA;---------------------------------&#xA;&#xA;&#xA;+---------------------------+-----------------------------+&#xA;|      Characteristics      |           Path #1           |&#xA;+---------------------------+-----------------------------+&#xA;| Requirement               |                       4.000 |&#xA;| Path Delay                |                       3.308 |&#xA;| Logic Delay               | 0.322(10%)                  |&#xA;| Net Delay                 | 2.986(90%)                  |&#xA;| Clock Skew                |                      -0.034 |&#xA;| Slack                     |                       0.202 |&#xA;| Clock Relationship        | Safely Timed                |&#xA;| Logic Levels              |                           1 |&#xA;| Routes                    |                           0 |&#xA;| Logical Path              | FDRE LUT3 DSP48E1           |&#xA;| Start Point Clock         | ap_clk                      |&#xA;| End Point Clock           | ap_clk                      |&#xA;| DSP Block                 | Seq                         |&#xA;| BRAM                      | None                        |&#xA;| IO Crossings              |                           0 |&#xA;| Config Crossings          |                           0 |&#xA;| SLR Crossings             |                           0 |&#xA;| PBlocks                   |                           0 |&#xA;| High Fanout               |                          52 |&#xA;| Dont Touch                |                           0 |&#xA;| Mark Debug                |                           0 |&#xA;| Start Point Pin Primitive | FDRE/C                      |&#xA;| End Point Pin Primitive   | DSP48E1/CEA1                |&#xA;| Start Point Pin           | icmp_ln97_reg_1728_reg[0]/C |&#xA;| End Point Pin             | buff0_reg/CEA1              |&#xA;+---------------------------+-----------------------------+&#xA;* Bounding box calculated as % of dimensions for the target device (308, 500)&#xA;&#xA;&#xA;&#xA;&#xA;2. Logic Level Distribution&#xA;---------------------------&#xA;&#xA;&#xA;+-----------------+-------------+-----+-----+----+----+----+---+&#xA;| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 | 5 |&#xA;+-----------------+-------------+-----+-----+----+----+----+---+&#xA;| ap_clk          | 4.000ns     | 125 | 749 | 38 | 66 | 18 | 4 |&#xA;+-----------------+-------------+-----+-----+----+----+----+---+&#xA;* Columns represent the logic levels per end point clock&#xA;** Distribution is for top worst 1000 paths&#xA;&#xA;&#xA;&#xA;&#xA;3. Placer Final Level Congestion Reporting&#xA;------------------------------------------&#xA;&#xA;&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;* No congestion windows are found above level 5&#xA;&#xA;&#xA;&#xA;&#xA;4. Initial Estimated Router Congestion Reporting&#xA;------------------------------------------------&#xA;&#xA;&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;&#xA;&#xA;&#xA;&#xA;5. SLR Net Crossing Reporting&#xA;-----------------------------&#xA;&#xA;&#xA;+------------+-----------------------------+&#xA;| Cell Names | Number of Nets crossing SLR |&#xA;+------------+-----------------------------+&#xA;* The current part is not an SSI device&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt&#xA; -I- design metrics completed in 0 seconds&#xA; -I- DONT_TOUCH metric completed in 0 seconds&#xA; -I- utilization metrics completed in 0 seconds&#xA; -I- control set metrics completed in 0 seconds&#xA; -I- methodology check metrics completed in 1 seconds&#xA; -I- average fanout metrics completed in 0 seconds (0 modules)&#xA; -I- non-FD high fanout nets completed in 0 seconds&#xA; -I- path budgeting metrics completed in 0 seconds&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.82%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.77%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 10.00% | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 10.00% | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 28     | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA; -I- Generated file /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt&#xA; -I- Number of criteria to review: 0&#xA; -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging&#xA; -I- report_failfast completed in 1 seconds&#xA;Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:&#xA;# ---------------------------------------------------------------------------------&#xA;# Created on Sun Jun 25 13:40:23 CEST 2023 with report_failfast (2019.08.23)&#xA;# ---------------------------------------------------------------------------------&#xA;&#xA;&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.82%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.77%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 10.00% | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 10.00% | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 28     | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;&#xA;&#xA;&#xA;&#xA;HLS: impl run complete: worst setup slack (WNS)=0.201716, worst hold slack (WHS)=0.091293, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0&#xA;HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0&#xA;HLS EXTRACTION: impl area_current: 494 830 1570 60 0 0 0 0 0 0&#xA;HLS EXTRACTION: generated /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             proj_loop_imperfect&#xA;Solution:            solution1&#xA;Device target:       xc7k160t-fbg484-1&#xA;Report date:         Sun Jun 25 13:40:23 CEST 2023&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:          494&#xA;LUT:            830&#xA;FF:            1570&#xA;DSP:             60&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    4.000&#xA;CP achieved post-synthesis:    3.292&#xA;CP achieved post-implementation:    3.798&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:40:23.761+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:40:21.298+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:40:13.273+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q1[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q1[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.303+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q1[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q1[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.300+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.282+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.280+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.270+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.258+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.237+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.223+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.217+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.206+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.192+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.185+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.179+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.177+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.175+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.153+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.143+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.133+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.112+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.105+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.101+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.087+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.085+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.083+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.081+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.071+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.046+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.039+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.032+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:49.010+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.999+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.996+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.980+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q1[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q1[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.978+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.968+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.959+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.944+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.937+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.935+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.925+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.923+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.896+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.890+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.884+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.871+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.862+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.861+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.855+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.853+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.821+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.806+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.798+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.791+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.789+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.787+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.767+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.755+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.751+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.747+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.745+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.735+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.727+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.709+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.703+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.693+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.689+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.686+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.675+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.660+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.655+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.651+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;matrix_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;matrix_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:39:48.642+0200" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
