DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "elink_to_fifo_emci"
duLibraryName "MOPSHUB_LIB"
duName "elink_to_fifo"
elements [
(GiElement
name "serialized_input"
type "integer"
value "0"
)
(GiElement
name "GENERATE_FEI4B"
type "integer"
value "GENERATE_FEI4B"
)
]
mwi 0
uid 1808,0
)
(Instance
name "elink_interface_SM0"
duLibraryName "mopshub_lib"
duName "elink_interface_SM"
elements [
]
mwi 0
uid 6813,0
)
(Instance
name "tra_elink_buf_emci"
duLibraryName "mopshub_lib"
duName "tra_elink_buf"
elements [
]
mwi 0
uid 7964,0
)
(Instance
name "fifo_to_elink_emci"
duLibraryName "mopshub_lib"
duName "fifo_to_elink"
elements [
]
mwi 0
uid 8675,0
)
]
embeddedInstances [
(EmbeddedInstance
name "FIFO_Write2"
number "5"
)
(EmbeddedInstance
name "Data_rdy_signal"
number "6"
)
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/@e@m@c@i_@emulator/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/@e@m@c@i_@emulator/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_lib/hds/@e@m@c@i_@emulator"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/EMCI_Emulator"
)
(vvPair
variable "date"
value "08/20/21"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "EMCI_Emulator"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "08/20/21"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "13:55:20"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "EMCI_Emulator"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_lib/hds/@e@m@c@i_@emulator/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/EMCI_Emulator/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:55:20"
)
(vvPair
variable "unit"
value "EMCI_Emulator"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,47000,75000,48000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "58200,47050,69200,47950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,43000,79000,44000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "75200,43050,79200,43950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,45000,75000,46000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "58200,45050,71700,45950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,45000,58000,46000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "54200,45050,57200,45950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,44000,95000,48000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "75200,44200,86200,45100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,43000,95000,44000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "79200,43050,82700,43950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,43000,75000,45000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "60000,43500,69000,44500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,46000,58000,47000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "54200,46050,56700,46950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,47000,58000,48000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "54200,47050,57700,47950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,46000,75000,47000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "58200,46050,74700,46950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "54000,43000,95000,48000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "43000,4625,44500,5375"
)
(Line
uid 112,0
sl 0
ro 270
xt "44500,5000,45000,5000"
pts [
"44500,5000"
"45000,5000"
]
)
]
)
stc 0
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
font "courier,8,0"
)
xt "39000,4550,42000,5450"
st "bitCLK"
ju 2
blo "42000,5250"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "43000,2625,44500,3375"
)
(Line
uid 118,0
sl 0
ro 270
xt "44500,3000,45000,3000"
pts [
"44500,3000"
"45000,3000"
]
)
]
)
stc 0
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "39500,2550,42000,3450"
st "reset"
ju 2
blo "42000,3250"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "9000,16625,10500,17375"
)
(Line
uid 124,0
sl 0
ro 270
xt "10500,17000,11000,17000"
pts [
"10500,17000"
"11000,17000"
]
)
]
)
stc 0
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "1500,16550,8000,17450"
st "rx_elink2bit"
ju 2
blo "8000,17250"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 484,0
lang 5
decl (Decl
n "bitCLK"
t "wire"
o 1
suid 2,0
)
declText (MLText
uid 485,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,1800,12500,2700"
st "wire         bitCLK;"
)
)
*16 (Net
uid 492,0
lang 5
decl (Decl
n "reset"
t "wire"
o 2
suid 6,0
)
declText (MLText
uid 493,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,2700,12000,3600"
st "wire         reset;"
)
)
*17 (GlobalConnector
uid 748,0
shape (Circle
uid 749,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "48000,2000,50000,4000"
radius 1000
)
name (Text
uid 750,0
va (VaSet
font "courier,8,1"
)
xt "48750,2550,49250,3450"
st "G"
blo "48750,3250"
)
)
*18 (GlobalConnector
uid 751,0
shape (Circle
uid 752,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "48000,4000,50000,6000"
radius 1000
)
name (Text
uid 753,0
va (VaSet
font "courier,8,1"
)
xt "48750,4550,49250,5450"
st "G"
blo "48750,5250"
)
)
*19 (Net
uid 1344,0
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 4
suid 27,0
)
declText (MLText
uid 1345,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,5400,13500,6300"
st "wire         bitCLKx2;"
)
)
*20 (PortIoIn
uid 1352,0
shape (CompositeShape
uid 1353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1354,0
sl 0
ro 270
xt "9000,8625,10500,9375"
)
(Line
uid 1355,0
sl 0
ro 270
xt "10500,9000,11000,9000"
pts [
"10500,9000"
"11000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1356,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1357,0
va (VaSet
font "courier,8,0"
)
xt "4000,8550,8000,9450"
st "bitCLKx2"
ju 2
blo "8000,9250"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 1384,0
shape (CompositeShape
uid 1385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1386,0
sl 0
ro 270
xt "9000,13625,10500,14375"
)
(Line
uid 1387,0
sl 0
ro 270
xt "10500,14000,11000,14000"
pts [
"10500,14000"
"11000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1388,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1389,0
va (VaSet
font "courier,8,0"
)
xt "1500,13550,8000,14450"
st "swap_tx_bits"
ju 2
blo "8000,14250"
tm "WireNameMgr"
)
)
)
*22 (SaComponent
uid 1808,0
optionalChildren [
*23 (CptPort
uid 1756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,8625,16000,9375"
)
tg (CPTG
uid 1758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1759,0
va (VaSet
font "courier,8,0"
)
xt "17000,8550,21000,9450"
st "bitCLKx2"
blo "17000,9250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
suid 2,0
)
)
)
*24 (CptPort
uid 1760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,9625,16000,10375"
)
tg (CPTG
uid 1762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1763,0
va (VaSet
font "courier,8,0"
)
xt "17000,9550,20000,10450"
st "bitCLK"
blo "17000,10250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*25 (CptPort
uid 1776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,6625,16000,7375"
)
tg (CPTG
uid 1778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1779,0
va (VaSet
font "courier,8,0"
)
xt "17000,6550,22500,7450"
st "fifo_flush"
blo "17000,7250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 6
suid 8,0
)
)
)
*26 (CptPort
uid 2068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,7625,16000,8375"
)
tg (CPTG
uid 2070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2071,0
va (VaSet
font "courier,8,0"
)
xt "17000,7550,21000,8450"
st "bitCLKx4"
blo "17000,8250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 10
suid 49,0
)
)
)
*27 (CptPort
uid 4046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,16625,16000,17375"
)
tg (CPTG
uid 4048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4049,0
va (VaSet
font "courier,8,0"
)
xt "17000,16550,27500,17450"
st "rx_elink2bit : [1:0]"
blo "17000,17250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 9
suid 92,0
)
)
)
*28 (CptPort
uid 4050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,14625,16000,15375"
)
tg (CPTG
uid 4052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4053,0
va (VaSet
font "courier,8,0"
)
xt "17000,14550,26500,15450"
st "reverse_stream_10b"
blo "17000,15250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b"
t "wire"
o 12
suid 93,0
)
)
)
*29 (CptPort
uid 4058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,13625,16000,14375"
)
tg (CPTG
uid 4060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4061,0
va (VaSet
font "courier,8,0"
)
xt "17000,13550,23500,14450"
st "swap_tx_bits"
blo "17000,14250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_tx_bits"
t "wire"
o 3
suid 94,0
)
)
)
*30 (CptPort
uid 4195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,12625,34750,13375"
)
tg (CPTG
uid 4197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4198,0
va (VaSet
font "courier,8,0"
)
xt "24000,12550,33000,13450"
st "fifo_dout : [9:0]"
ju 2
blo "33000,13250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_dout"
t "wire"
b "[9:0]"
o 8
suid 100,0
)
)
)
*31 (CptPort
uid 4203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,15625,34750,16375"
)
tg (CPTG
uid 4205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4206,0
va (VaSet
font "courier,8,0"
)
xt "27500,15550,33000,16450"
st "fifo_rd_en"
ju 2
blo "33000,16250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_rd_en"
t "wire"
o 13
suid 99,0
)
)
)
*32 (CptPort
uid 4207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,10625,16000,11375"
)
tg (CPTG
uid 4209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4210,0
va (VaSet
font "courier,8,0"
)
xt "17000,10550,23000,11450"
st "fifo_wr_clk"
blo "17000,11250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_clk"
t "wire"
o 14
suid 98,0
)
)
)
*33 (CptPort
uid 4801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,5625,16000,6375"
)
tg (CPTG
uid 4803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4804,0
va (VaSet
font "courier,8,0"
)
xt "17000,5550,19500,6450"
st "reset"
blo "17000,6250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reset"
t "wire"
o 11
suid 105,0
)
)
)
*34 (CptPort
uid 5787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5788,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,6625,34750,7375"
)
tg (CPTG
uid 5789,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5790,0
va (VaSet
font "courier,8,0"
)
xt "27000,6550,33000,7450"
st "fifo_rd_clk"
ju 2
blo "33000,7250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_rd_clk"
t "wire"
o 17
suid 106,0
)
)
)
*35 (CptPort
uid 5936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,13625,34750,14375"
)
tg (CPTG
uid 5938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5939,0
va (VaSet
font "courier,8,0"
)
xt "27500,13550,33000,14450"
st "fifo_empty"
ju 2
blo "33000,14250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_empty"
t "wire"
o 5
suid 107,0
)
)
)
*36 (CptPort
uid 5940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,7625,34750,8375"
)
tg (CPTG
uid 5942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5943,0
va (VaSet
font "courier,8,0"
)
xt "28500,7550,33000,8450"
st "fifo_full"
ju 2
blo "33000,8250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_full"
t "wire"
o 7
suid 108,0
)
)
)
*37 (CptPort
uid 5996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,17625,34750,18375"
)
tg (CPTG
uid 5998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5999,0
va (VaSet
font "courier,8,0"
)
xt "22000,17550,33000,18450"
st "dec8b_Out_dbg : [9:0]"
ju 2
blo "33000,18250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dec8b_Out_dbg"
t "wire"
b "[9:0]"
o 15
suid 111,0
)
)
)
*38 (CptPort
uid 6000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,18625,34750,19375"
)
tg (CPTG
uid 6002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6003,0
va (VaSet
font "courier,8,0"
)
xt "26000,18550,33000,19450"
st "dec8b_rdy_dbg"
ju 2
blo "33000,19250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dec8b_rdy_dbg"
t "wire"
o 16
suid 110,0
)
)
)
*39 (CptPort
uid 8873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,15625,16000,16375"
)
tg (CPTG
uid 8875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8876,0
va (VaSet
font "courier,8,0"
)
xt "17000,15550,23500,16450"
st "rx_elink1bit"
blo "17000,16250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink1bit"
t "wire"
o 1
suid 112,0
)
)
)
]
shape (Rectangle
uid 1809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,5000,34000,21000"
)
oxt "21000,8000,45000,20000"
ttg (MlTextGroup
uid 1810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1811,0
va (VaSet
font "courier,8,1"
)
xt "23750,9100,29750,10000"
st "MOPSHUB_LIB"
blo "23750,9800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1812,0
va (VaSet
font "courier,8,1"
)
xt "23750,10000,30750,10900"
st "elink_to_fifo"
blo "23750,10700"
tm "CptNameMgr"
)
*42 (Text
uid 1813,0
va (VaSet
font "courier,8,1"
)
xt "23750,10900,33250,11800"
st "elink_to_fifo_emci"
blo "23750,11600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1815,0
text (MLText
uid 1816,0
va (VaSet
font "courier,8,0"
)
xt "12000,200,37500,2000"
st "serialized_input = 0                 ( integer )  
GENERATE_FEI4B   = GENERATE_FEI4B    ( integer )  "
)
header ""
)
elements [
(GiElement
name "serialized_input"
type "integer"
value "0"
)
(GiElement
name "GENERATE_FEI4B"
type "integer"
value "GENERATE_FEI4B"
)
]
)
viewicon (ZoomableIcon
uid 1817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,19250,17750,20750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*43 (PortIoIn
uid 2054,0
shape (CompositeShape
uid 2055,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2056,0
sl 0
ro 270
xt "9000,7625,10500,8375"
)
(Line
uid 2057,0
sl 0
ro 270
xt "10500,8000,11000,8000"
pts [
"10500,8000"
"11000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2058,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2059,0
va (VaSet
font "courier,8,0"
)
xt "4000,7500,8000,8400"
st "bitCLKx4"
ju 2
blo "8000,8200"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 2066,0
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 6
suid 45,0
)
declText (MLText
uid 2067,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,9900,13500,10800"
st "wire         bitCLKx4;"
)
)
*45 (PortIoIn
uid 2084,0
shape (CompositeShape
uid 2085,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2086,0
sl 0
ro 270
xt "9000,14625,10500,15375"
)
(Line
uid 2087,0
sl 0
ro 270
xt "10500,15000,11000,15000"
pts [
"10500,15000"
"11000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2088,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2089,0
va (VaSet
font "courier,8,0"
)
xt "-3000,14550,8000,15450"
st "reverse_stream_10b_rx"
ju 2
blo "8000,15250"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 4062,0
lang 5
decl (Decl
n "swap_tx_bits"
t "wire"
o 5
suid 77,0
)
declText (MLText
uid 4063,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,9000,15500,9900"
st "wire         swap_tx_bits;"
)
)
*47 (Net
uid 4211,0
lang 5
decl (Decl
n "fifo_dout"
t "wire"
b "[9:0]"
o 11
suid 80,0
)
declText (MLText
uid 4212,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,2700,14000,3600"
st "wire [9:0]   fifo_dout;"
)
)
*48 (Net
uid 4763,0
lang 5
decl (Decl
n "fifo_empty"
t "wire"
o 9
suid 85,0
)
declText (MLText
uid 4764,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,1800,14500,2700"
st "wire         fifo_empty;"
)
)
*49 (Net
uid 4765,0
lang 5
decl (Decl
n "fifo_full"
t "wire"
o 10
suid 86,0
)
declText (MLText
uid 4766,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,11700,14000,12600"
st "wire         fifo_full;"
)
)
*50 (Net
uid 4869,0
lang 5
decl (Decl
n "rst"
t "wire"
o 12
suid 90,0
)
declText (MLText
uid 4870,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,12600,11000,13500"
st "wire         rst;"
)
)
*51 (PortIoIn
uid 4879,0
shape (CompositeShape
uid 4880,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4881,0
sl 0
ro 270
xt "80000,11625,81500,12375"
)
(Line
uid 4882,0
sl 0
ro 270
xt "81500,12000,82000,12000"
pts [
"81500,12000"
"82000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4883,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4884,0
va (VaSet
font "courier,8,0"
)
xt "77500,11550,79000,12450"
st "rst"
ju 2
blo "79000,12250"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 5974,0
lang 5
decl (Decl
n "elink_data_rdy"
t "wire"
o 13
suid 112,0
)
declText (MLText
uid 5975,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,3600,16500,4500"
st "wire         elink_data_rdy;"
)
)
*53 (Net
uid 6032,0
lang 5
decl (Decl
n "dec8b_Out_dbg"
t "wire"
b "[9:0]"
o 14
suid 119,0
)
declText (MLText
uid 6033,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,4500,16000,5400"
st "wire [9:0]   dec8b_Out_dbg;"
)
)
*54 (Net
uid 6040,0
lang 5
decl (Decl
n "dec8b_rdy_dbg"
t "wire"
o 15
suid 120,0
)
declText (MLText
uid 6041,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,5400,16000,6300"
st "wire         dec8b_rdy_dbg;"
)
)
*55 (HdlText
uid 6641,0
optionalChildren [
*56 (EmbeddedText
uid 6647,0
commentText (CommentText
uid 6648,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 6649,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "66000,17000,84000,22000"
)
oxt "49000,20000,67000,25000"
text (MLText
uid 6650,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
font "courier,8,0"
)
xt "66200,17200,79200,21700"
st "

//Check FIFO output
assign elink_data_rdy = !fifo_empty;
always@(fifo_dout)
  begin
  if(fifo_dout == {2'b10,Kchar_sop})// 0x3c = 0011 1100 SOP (if 8b10b)
      begin
        fifo_data_sop = 1'b1;
        fifo_data_eop = 1'b0;
      end 
    else if(cs_elink && fifo_dout != {2'b10,Kchar_sop}&& fifo_dout != {2'b01,Kchar_eop})// data
      begin
        fifo_data_sop = 1'b0;
        fifo_data_eop = 1'b0;
      end   
    else if(fifo_dout == {2'b01,Kchar_eop})// 0xdc = 1101 1100 (if 8b10b)
      begin
       fifo_data_sop = 1'b0;
       fifo_data_eop = 1'b1;
      end
    else  
      begin
       fifo_data_sop = 1'b0;
       fifo_data_eop = 1'b0;
      end    
  end


















































































































"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 6642,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "58000,11000,65000,15000"
)
oxt "41000,7000,48000,13000"
ttg (MlTextGroup
uid 6643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 6644,0
va (VaSet
font "courier,8,1"
)
xt "58250,11100,64250,12000"
st "FIFO_Write2"
blo "58250,11800"
tm "HdlTextNameMgr"
)
*58 (Text
uid 6645,0
va (VaSet
font "courier,8,1"
)
xt "58250,12000,58750,12900"
st "5"
blo "58250,12700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 6646,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,13250,59750,14750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*59 (HdlText
uid 6667,0
optionalChildren [
*60 (EmbeddedText
uid 6673,0
commentText (CommentText
uid 6674,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 6675,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "118000,29000,136000,34000"
)
oxt "49000,20000,67000,25000"
text (MLText
uid 6676,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
font "courier,8,0"
)
xt "118200,29200,131200,33700"
st "
//Save data into a buffer
always@(posedge bitCLK)
begin 
  if (rst)
  begin
    data_tra_out_reg <= 75'b0;
  end
  if (irq_elink_tra)
  begin
    data_tra_out_reg <= data_tra_out; 
  end 
  else
  begin
   data_tra_out_reg <= data_tra_out_reg; 
  end
end  
















































































































"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 6668,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "110000,19000,120000,23000"
)
oxt "41000,7000,48000,13000"
ttg (MlTextGroup
uid 6669,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 6670,0
va (VaSet
font "courier,8,1"
)
xt "110250,20100,118250,21000"
st "Data_rdy_signal"
blo "110250,20800"
tm "HdlTextNameMgr"
)
*62 (Text
uid 6671,0
va (VaSet
font "courier,8,1"
)
xt "110250,21000,110750,21900"
st "6"
blo "110250,21700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 6672,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,21250,111750,22750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*63 (SaComponent
uid 6813,0
optionalChildren [
*64 (CptPort
uid 6721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,23625,71000,24375"
)
tg (CPTG
uid 6723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6724,0
va (VaSet
font "courier,8,0"
)
xt "72000,23550,73500,24450"
st "clk"
blo "72000,24250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
eolc "posedge"
o 2
suid 4,0
)
)
)
*65 (CptPort
uid 6725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,24625,71000,25375"
)
tg (CPTG
uid 6727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6728,0
va (VaSet
font "courier,8,0"
)
xt "72000,24550,73500,25450"
st "rst"
blo "72000,25250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "synchronous low active"
o 7
suid 6,0
)
)
)
*66 (CptPort
uid 6753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,24625,92750,25375"
)
tg (CPTG
uid 6755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6756,0
va (VaSet
font "courier,8,0"
)
xt "89000,24550,91000,25450"
st "addr"
ju 2
blo "91000,25250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "addr"
t "reg"
b "[4:0]"
eolc "request to caninterface block"
o 10
suid 18,0
)
)
)
*67 (CptPort
uid 6757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,34625,71000,35375"
)
tg (CPTG
uid 6759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6760,0
va (VaSet
font "courier,8,0"
)
xt "72000,34550,77500,35450"
st "timeoutrst"
blo "72000,35250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "timeoutrst"
t "wire"
eolc "timeout reset signal to the state machine in case bridge controller is not respoding for a specified time"
o 9
suid 23,0
)
)
)
*68 (CptPort
uid 6769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,31625,92750,32375"
)
tg (CPTG
uid 6771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6772,0
va (VaSet
font "courier,8,0"
)
xt "88500,31550,91000,32450"
st "abort"
ju 2
blo "91000,32250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "abort"
t "wire"
eolc "Upon receiving a reset message on the CANbus. FSM goes into a known state"
o 1
suid 34,0
)
)
)
*69 (CptPort
uid 6801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,29625,92750,30375"
)
tg (CPTG
uid 6803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6804,0
va (VaSet
font "courier,8,0"
)
xt "82500,29550,91000,30450"
st "start_read_elink"
ju 2
blo "91000,30250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_read_elink"
t "reg"
o 18
suid 57,0
)
)
)
*70 (CptPort
uid 6805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6806,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,29625,71000,30375"
)
tg (CPTG
uid 6807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6808,0
va (VaSet
font "courier,8,0"
)
xt "72000,29550,76000,30450"
st "cs_elink"
blo "72000,30250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "cs_elink"
t "reg"
o 13
suid 58,0
)
)
)
*71 (CptPort
uid 6875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,27625,92750,28375"
)
tg (CPTG
uid 6877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6878,0
va (VaSet
font "courier,8,0"
)
xt "83500,27550,91000,28450"
st "end_read_elink"
ju 2
blo "91000,28250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_read_elink"
t "reg"
eolc "request to bridge FSM "
o 14
suid 63,0
)
)
)
*72 (CptPort
uid 6879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,32625,92750,33375"
)
tg (CPTG
uid 6881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6882,0
va (VaSet
font "courier,8,0"
)
xt "84000,32550,91000,33450"
st "irq_elink_rec"
ju 2
blo "91000,33250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_rec"
t "reg"
o 16
suid 65,0
)
)
)
*73 (CptPort
uid 6933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,28625,71000,29375"
)
tg (CPTG
uid 6935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6936,0
va (VaSet
font "courier,8,0"
)
xt "72000,28550,79500,29450"
st "fifo_elink_rdy"
blo "72000,29250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_elink_rdy"
t "wire"
o 6
suid 66,0
)
)
)
*74 (CptPort
uid 6971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,26625,71000,27375"
)
tg (CPTG
uid 6973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6974,0
va (VaSet
font "courier,8,0"
)
xt "72000,26550,79000,27450"
st "fifo_data_sop"
blo "72000,27250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_data_sop"
t "wire"
o 5
suid 68,0
)
)
)
*75 (CptPort
uid 7043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,27625,71000,28375"
)
tg (CPTG
uid 7045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7046,0
va (VaSet
font "courier,8,0"
)
xt "72000,27550,79000,28450"
st "fifo_data_eop"
blo "72000,28250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_data_eop"
t "wire"
o 4
suid 69,0
)
)
)
*76 (CptPort
uid 7095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,32625,71000,33375"
)
tg (CPTG
uid 7097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7098,0
va (VaSet
font "courier,8,0"
)
xt "72000,32550,80000,33450"
st "end_write_elink"
blo "72000,33250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_write_elink"
t "reg"
eolc "request to bridge FSM"
o 15
suid 73,0
)
)
)
*77 (CptPort
uid 7099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,35625,71000,36375"
)
tg (CPTG
uid 7101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7102,0
va (VaSet
font "courier,8,0"
)
xt "72000,35550,81000,36450"
st "start_write_elink"
blo "72000,36250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "start_write_elink"
t "wire"
eolc "request from bridge FSM"
o 8
suid 72,0
)
)
)
*78 (CptPort
uid 7103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,30625,92750,31375"
)
tg (CPTG
uid 7105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7106,0
va (VaSet
font "courier,8,0"
)
xt "84000,30550,91000,31450"
st "buffer_rec_en"
ju 2
blo "91000,31250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "buffer_rec_en"
t "reg"
o 11
suid 75,0
)
)
)
*79 (CptPort
uid 7107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,26625,92750,27375"
)
tg (CPTG
uid 7109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7110,0
va (VaSet
font "courier,8,0"
)
xt "84000,26550,91000,27450"
st "irq_elink_tra"
ju 2
blo "91000,27250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_tra"
t "reg"
o 17
suid 76,0
)
)
)
*80 (CptPort
uid 7509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,33625,92750,34375"
)
tg (CPTG
uid 7511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7512,0
va (VaSet
font "courier,8,0"
)
xt "87000,33550,91000,34450"
st "statedeb"
ju 2
blo "91000,34250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb"
t "reg"
b "[6:0]"
o 19
suid 77,0
)
)
)
*81 (CptPort
uid 8103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,33625,71000,34375"
)
tg (CPTG
uid 8105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8106,0
va (VaSet
font "courier,8,0"
)
xt "72000,33550,80000,34450"
st "elink_delim_dbg"
blo "72000,34250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "elink_delim_dbg"
t "wire"
o 3
suid 83,0
)
)
)
*82 (CptPort
uid 8389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,25625,92750,26375"
)
tg (CPTG
uid 8391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8392,0
va (VaSet
font "courier,8,0"
)
xt "84000,25550,91000,26450"
st "buffer_tra_en"
ju 2
blo "91000,26250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "buffer_tra_en"
t "reg"
o 12
suid 84,0
)
)
)
]
shape (Rectangle
uid 6814,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,23000,92000,39000"
)
oxt "89000,9000,110000,39000"
ttg (MlTextGroup
uid 6815,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 6816,0
va (VaSet
font "courier,8,1"
)
xt "82000,35100,88000,36000"
st "mopshub_lib"
blo "82000,35800"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 6817,0
va (VaSet
font "courier,8,1"
)
xt "82000,36000,91500,36900"
st "elink_interface_SM"
blo "82000,36700"
tm "CptNameMgr"
)
*85 (Text
uid 6818,0
va (VaSet
font "courier,8,1"
)
xt "82000,36900,92000,37800"
st "elink_interface_SM0"
blo "82000,37600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6819,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6820,0
text (MLText
uid 6821,0
va (VaSet
font "courier,8,0"
)
xt "48000,33000,48000,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6822,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "71250,37250,72750,38750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*86 (Net
uid 6845,0
lang 5
decl (Decl
n "cs_elink"
t "wire"
o 19
suid 136,0
)
declText (MLText
uid 6846,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,8100,13500,9000"
st "wire         cs_elink;"
)
)
*87 (Net
uid 6899,0
lang 5
decl (Decl
n "end_read_elink"
t "wire"
eolc "request to bridge FSM "
o 20
suid 139,0
)
declText (MLText
uid 6900,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,9000,29500,9900"
st "wire         end_read_elink; // request to bridge FSM "
)
)
*88 (Net
uid 6937,0
lang 5
decl (Decl
n "addr"
t "wire"
b "[4:0]"
eolc "request to caninterface block"
o 21
suid 141,0
)
declText (MLText
uid 6938,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,9900,28000,10800"
st "wire [4:0]   addr; // request to caninterface block"
)
)
*89 (Net
uid 6969,0
lang 5
decl (Decl
n "fifo_data_sop"
t "reg"
o 22
suid 142,0
iv "1'b0"
)
declText (MLText
uid 6970,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,10800,19600,11700"
st "reg          fifo_data_sop = 1'b0;"
)
)
*90 (Net
uid 7041,0
lang 5
decl (Decl
n "fifo_data_eop"
t "reg"
o 23
suid 144,0
iv "1'b0"
)
declText (MLText
uid 7042,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,11700,19600,12600"
st "reg          fifo_data_eop = 1'b0;"
)
)
*91 (Net
uid 7241,0
lang 5
decl (Decl
n "irq_elink_tra"
t "wire"
o 24
suid 149,0
)
declText (MLText
uid 7242,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,12600,16000,13500"
st "wire         irq_elink_tra;"
)
)
*92 (Net
uid 7644,0
lang 5
decl (Decl
n "data_tra_out"
t "wire"
b "[75:0]"
o 16
suid 151,0
)
declText (MLText
uid 7645,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,6300,15500,7200"
st "wire [75:0]  data_tra_out;"
)
)
*93 (Net
uid 7650,0
lang 5
decl (Decl
n "data_tra_out_reg"
t "reg"
b "[75:0]"
o 17
suid 152,0
iv "76'b0"
)
declText (MLText
uid 7651,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,7200,21600,8100"
st "reg [75:0]   data_tra_out_reg = 76'b0;"
)
)
*94 (SaComponent
uid 7964,0
optionalChildren [
*95 (CptPort
uid 7940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,10625,85000,11375"
)
tg (CPTG
uid 7942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7943,0
va (VaSet
font "courier,8,0"
)
xt "86000,10550,87500,11450"
st "clk"
blo "86000,11250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 1
)
)
)
*96 (CptPort
uid 7944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,12625,85000,13375"
)
tg (CPTG
uid 7946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7947,0
va (VaSet
font "courier,8,0"
)
xt "86000,12550,96000,13450"
st "data_tra_in : [7:0]"
blo "86000,13250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data_tra_in"
t "wire"
b "[7:0]"
o 2
)
)
)
*97 (CptPort
uid 7948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7949,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,16000,97375,16750"
)
tg (CPTG
uid 7950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7951,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "96550,10500,97450,15000"
st "buffer_en"
blo "97250,15000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "buffer_en"
t "wire"
o 3
)
)
)
*98 (CptPort
uid 7952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,11625,85000,12375"
)
tg (CPTG
uid 7954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7955,0
va (VaSet
font "courier,8,0"
)
xt "86000,11550,87500,12450"
st "rst"
blo "86000,12250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 4
)
)
)
*99 (CptPort
uid 7956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7957,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,16000,96375,16750"
)
tg (CPTG
uid 7958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7959,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "95550,8500,96450,15000"
st "addr : [4:0]"
blo "96250,15000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "addr"
t "wire"
b "[4:0]"
o 5
)
)
)
*100 (CptPort
uid 7960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109000,10625,109750,11375"
)
tg (CPTG
uid 7962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7963,0
va (VaSet
font "courier,8,0"
)
xt "97000,10550,108000,11450"
st "data_tra_out : [75:0]"
ju 2
blo "108000,11250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_tra_out"
t "wire"
b "[75:0]"
o 6
)
)
)
]
shape (Rectangle
uid 7965,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,9000,109000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7966,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 7967,0
va (VaSet
font "courier,8,1"
)
xt "99500,12000,105500,12900"
st "mopshub_lib"
blo "99500,12700"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 7968,0
va (VaSet
font "courier,8,1"
)
xt "99500,12900,106500,13800"
st "tra_elink_buf"
blo "99500,13600"
tm "CptNameMgr"
)
*103 (Text
uid 7969,0
va (VaSet
font "courier,8,1"
)
xt "99500,13800,109000,14700"
st "tra_elink_buf_emci"
blo "99500,14500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7970,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7971,0
text (MLText
uid 7972,0
va (VaSet
font "courier,8,0"
)
xt "97000,10000,97000,10000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 7973,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,14250,86750,15750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*104 (Net
uid 8393,0
lang 5
decl (Decl
n "buffer_tra_en"
t "wire"
o 25
suid 154,0
)
declText (MLText
uid 8394,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,13500,16000,14400"
st "wire         buffer_tra_en;"
)
)
*105 (Net
uid 8671,0
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
prec "// Port Declarations"
preAdd 0
o 3
suid 157,0
)
declText (MLText
uid 8672,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,3600,14500,5400"
st "// Port Declarations
wire [1:0] rx_elink2bit;"
)
)
*106 (SaComponent
uid 8675,0
optionalChildren [
*107 (CptPort
uid 8689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,24625,16000,25375"
)
tg (CPTG
uid 8691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8692,0
va (VaSet
font "courier,8,0"
)
xt "17000,24550,21000,25450"
st "bitCLKx2"
blo "17000,25250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
)
)
)
*108 (CptPort
uid 8693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,25625,16000,26375"
)
tg (CPTG
uid 8695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8696,0
va (VaSet
font "courier,8,0"
)
xt "17000,25550,21000,26450"
st "bitCLKx4"
blo "17000,26250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 3
)
)
)
*109 (CptPort
uid 8701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,23625,16000,24375"
)
tg (CPTG
uid 8703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8704,0
va (VaSet
font "courier,8,0"
)
xt "17000,23550,22500,24450"
st "fifo_flush"
blo "17000,24250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 8
)
)
)
*110 (CptPort
uid 8705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,31625,16000,32375"
)
tg (CPTG
uid 8707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8708,0
va (VaSet
font "courier,8,0"
)
xt "17000,31550,22500,32450"
st "reverse_tx"
blo "17000,32250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_tx"
t "wire"
eolc "// 0"
posAdd 0
o 9
)
)
)
*111 (CptPort
uid 8709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,22625,16000,23375"
)
tg (CPTG
uid 8711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8712,0
va (VaSet
font "courier,8,0"
)
xt "17000,22550,18500,23450"
st "rst"
blo "17000,23250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 4
)
)
)
*112 (CptPort
uid 8713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,30625,16000,31375"
)
tg (CPTG
uid 8715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8716,0
va (VaSet
font "courier,8,0"
)
xt "17000,30550,23000,31450"
st "swap_output"
blo "17000,31250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_output"
t "wire"
eolc "// 0 default when '1', the output bits will be swapped"
preAdd 0
posAdd 0
o 10
)
)
)
*113 (CptPort
uid 8717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,27625,16000,28375"
)
tg (CPTG
uid 8719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8720,0
va (VaSet
font "courier,8,0"
)
xt "17000,27550,23000,28450"
st "fifo_wr_clk"
blo "17000,28250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_clk"
t "wire"
o 13
)
)
)
*114 (CptPort
uid 8721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,33625,16000,34375"
)
tg (CPTG
uid 8723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8724,0
va (VaSet
font "courier,8,0"
)
xt "17000,33550,22500,34450"
st "fifo_wr_en"
blo "17000,34250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_en"
t "wire"
o 1
)
)
)
*115 (CptPort
uid 8725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,32625,16000,33375"
)
tg (CPTG
uid 8727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8728,0
va (VaSet
font "courier,8,0"
)
xt "17000,32550,25500,33450"
st "fifo_din : [9:0]"
blo "17000,33250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_din"
t "wire"
b "[9:0]"
o 5
)
)
)
*116 (CptPort
uid 8729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,26625,16000,27375"
)
tg (CPTG
uid 8731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8732,0
va (VaSet
font "courier,8,0"
)
xt "17000,26550,20000,27450"
st "bitCLK"
blo "17000,27250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 11
)
)
)
*117 (CptPort
uid 8737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,28625,16000,29375"
)
tg (CPTG
uid 8739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8740,0
va (VaSet
font "courier,8,0"
)
xt "17000,28550,23000,29450"
st "fifo_rd_clk"
blo "17000,29250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_rd_clk"
t "wire"
o 14
)
)
)
*118 (CptPort
uid 8861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,24625,34750,25375"
)
tg (CPTG
uid 8863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8864,0
va (VaSet
font "courier,8,0"
)
xt "27500,24550,33000,25450"
st "efifo_full"
ju 2
blo "33000,25250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifo_full"
t "wire"
o 12
suid 37,0
)
)
)
*119 (CptPort
uid 8865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8866,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,35625,16000,36375"
)
tg (CPTG
uid 8867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8868,0
va (VaSet
font "courier,8,0"
)
xt "17000,35550,23500,36450"
st "tx_elink1bit"
blo "17000,36250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bit"
t "wire"
o 6
suid 39,0
)
)
)
*120 (CptPort
uid 8869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8870,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,34625,16000,35375"
)
tg (CPTG
uid 8871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8872,0
va (VaSet
font "courier,8,0"
)
xt "17000,34550,27500,35450"
st "tx_elink2bit : [1:0]"
blo "17000,35250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 7
suid 38,0
)
)
)
]
shape (Rectangle
uid 8676,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,22000,34000,38000"
)
oxt "27000,6000,43000,27000"
ttg (MlTextGroup
uid 8677,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 8678,0
va (VaSet
font "courier,8,1"
)
xt "23750,26100,29750,27000"
st "mopshub_lib"
blo "23750,26800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 8679,0
va (VaSet
font "courier,8,1"
)
xt "23750,27000,30750,27900"
st "fifo_to_elink"
blo "23750,27700"
tm "CptNameMgr"
)
*123 (Text
uid 8680,0
va (VaSet
font "courier,8,1"
)
xt "23750,27900,33250,28800"
st "fifo_to_elink_emci"
blo "23750,28600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8681,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8682,0
text (MLText
uid 8683,0
va (VaSet
font "courier,8,0"
)
xt "16000,19200,16000,19200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8684,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,36250,17750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*124 (PortIoOut
uid 8741,0
shape (CompositeShape
uid 8742,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8743,0
sl 0
ro 90
xt "4000,34625,5500,35375"
)
(Line
uid 8744,0
sl 0
ro 90
xt "5500,35000,6000,35000"
pts [
"6000,35000"
"5500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8746,0
va (VaSet
font "courier,8,0"
)
xt "-3500,34550,3000,35450"
st "tx_elink2bit"
ju 2
blo "3000,35250"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 8817,0
lang 5
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
preAdd 0
posAdd 0
o 26
suid 158,0
)
declText (MLText
uid 8818,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,0,12500,900"
st "wire [1:0]   tx_elink2bit;"
)
)
*126 (Net
uid 8825,0
lang 5
decl (Decl
n "reverse_stream_10b_tx"
t "wire"
o 7
suid 160,0
)
declText (MLText
uid 8826,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*127 (PortIoIn
uid 8827,0
shape (CompositeShape
uid 8828,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8829,0
sl 0
ro 270
xt "4000,31625,5500,32375"
)
(Line
uid 8830,0
sl 0
ro 270
xt "5500,32000,6000,32000"
pts [
"5500,32000"
"6000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8831,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8832,0
va (VaSet
font "courier,8,0"
)
xt "-8000,31550,3000,32450"
st "reverse_stream_10b_tx"
ju 2
blo "3000,32250"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 8833,0
lang 5
decl (Decl
n "reverse_stream_10b_rx"
t "wire"
o 8
suid 161,0
)
declText (MLText
uid 8834,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*129 (PortIoIn
uid 8837,0
shape (CompositeShape
uid 8838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8839,0
sl 0
ro 270
xt "4000,32625,5500,33375"
)
(Line
uid 8840,0
sl 0
ro 270
xt "5500,33000,6000,33000"
pts [
"5500,33000"
"6000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8841,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8842,0
va (VaSet
font "courier,8,0"
)
xt "-6500,32550,3000,33450"
st "data_mopshub_10bit"
ju 2
blo "3000,33250"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 8843,0
lang 5
decl (Decl
n "wr_elink_en"
t "wire"
o 18
suid 163,0
)
declText (MLText
uid 8844,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*131 (PortIoIn
uid 8845,0
shape (CompositeShape
uid 8846,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8847,0
sl 0
ro 270
xt "4000,33625,5500,34375"
)
(Line
uid 8848,0
sl 0
ro 270
xt "5500,34000,6000,34000"
pts [
"5500,34000"
"6000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8849,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8850,0
va (VaSet
font "courier,8,0"
)
xt "-3000,33550,3000,34450"
st "wr_elink_en"
ju 2
blo "3000,34250"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 8851,0
lang 5
decl (Decl
n "data_mopshub_10bit"
t "wire"
b "[9:0]"
o 27
suid 164,0
)
declText (MLText
uid 8852,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*133 (Wire
uid 302,0
shape (OrthoPolyLine
uid 303,0
va (VaSet
vasetType 3
)
xt "45000,5000,48000,5000"
pts [
"45000,5000"
"48000,5000"
]
)
start &12
end &18
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 307,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "46000,4100,49000,5000"
st "bitCLK"
blo "46000,4800"
tm "WireNameMgr"
)
)
on &15
)
*134 (Wire
uid 346,0
shape (OrthoPolyLine
uid 347,0
va (VaSet
vasetType 3
)
xt "45000,3000,48000,3000"
pts [
"45000,3000"
"48000,3000"
]
)
start &13
end &17
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 351,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,2100,47500,3000"
st "reset"
blo "45000,2800"
tm "WireNameMgr"
)
)
on &16
)
*135 (Wire
uid 412,0
shape (OrthoPolyLine
uid 413,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,17000,15250,17000"
pts [
"11000,17000"
"15250,17000"
]
)
start &14
end &27
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 415,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "7000,16100,13500,17000"
st "rx_elink2bit"
blo "7000,16800"
tm "WireNameMgr"
)
)
on &105
)
*136 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
)
xt "10000,10000,15250,10000"
pts [
"10000,10000"
"15250,10000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
font "courier,8,0"
)
xt "11000,9100,14000,10000"
st "bitCLK"
blo "11000,9800"
tm "WireNameMgr"
)
)
on &15
)
*137 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
)
xt "11000,9000,15250,9000"
pts [
"11000,9000"
"15250,9000"
]
)
start &20
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1351,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "12000,8100,16000,9000"
st "bitCLKx2"
blo "12000,8800"
tm "WireNameMgr"
)
)
on &19
)
*138 (Wire
uid 1378,0
shape (OrthoPolyLine
uid 1379,0
va (VaSet
vasetType 3
)
xt "11000,14000,15250,14000"
pts [
"11000,14000"
"15250,14000"
]
)
start &21
end &29
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1383,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,13100,14500,14000"
st "swap_tx_bits"
blo "8000,13800"
tm "WireNameMgr"
)
)
on &46
)
*139 (Wire
uid 1927,0
shape (OrthoPolyLine
uid 1928,0
va (VaSet
vasetType 3
)
xt "10000,7000,15250,7000"
pts [
"10000,7000"
"15250,7000"
]
)
end &25
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1932,0
va (VaSet
font "courier,8,0"
)
xt "11000,6100,13500,7000"
st "reset"
blo "11000,6800"
tm "WireNameMgr"
)
)
on &16
)
*140 (Wire
uid 2060,0
shape (OrthoPolyLine
uid 2061,0
va (VaSet
vasetType 3
)
xt "11000,8000,15250,8000"
pts [
"11000,8000"
"15250,8000"
]
)
start &43
end &26
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2065,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "13000,7100,17000,8000"
st "bitCLKx4"
blo "13000,7800"
tm "WireNameMgr"
)
)
on &44
)
*141 (Wire
uid 2078,0
shape (OrthoPolyLine
uid 2079,0
va (VaSet
vasetType 3
)
xt "11000,15000,15250,15000"
pts [
"11000,15000"
"15250,15000"
]
)
start &45
end &28
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2083,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "6000,14100,17000,15000"
st "reverse_stream_10b_rx"
blo "6000,14800"
tm "WireNameMgr"
)
)
on &128
)
*142 (Wire
uid 2116,0
shape (OrthoPolyLine
uid 2117,0
va (VaSet
vasetType 3
)
xt "34750,14000,58000,14000"
pts [
"34750,14000"
"58000,14000"
]
)
start &35
end &55
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2121,0
va (VaSet
font "courier,8,0"
)
xt "51000,13100,56500,14000"
st "fifo_empty"
blo "51000,13800"
tm "WireNameMgr"
)
)
on &48
)
*143 (Wire
uid 2124,0
shape (OrthoPolyLine
uid 2125,0
va (VaSet
vasetType 3
)
xt "34750,8000,39000,8000"
pts [
"34750,8000"
"39000,8000"
]
)
start &36
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2129,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37000,7100,41500,8000"
st "fifo_full"
blo "37000,7800"
tm "WireNameMgr"
)
)
on &49
)
*144 (Wire
uid 2851,0
shape (OrthoPolyLine
uid 2852,0
va (VaSet
vasetType 3
)
xt "10000,6000,15250,6000"
pts [
"10000,6000"
"15250,6000"
]
)
end &33
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2856,0
va (VaSet
font "courier,8,0"
)
xt "11000,5100,13500,6000"
st "reset"
blo "11000,5800"
tm "WireNameMgr"
)
)
on &16
)
*145 (Wire
uid 4213,0
shape (OrthoPolyLine
uid 4214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,13000,58000,13000"
pts [
"34750,13000"
"58000,13000"
]
)
start &30
end &55
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4218,0
va (VaSet
font "courier,8,0"
)
xt "52000,12100,56500,13000"
st "fifo_dout"
blo "52000,12800"
tm "WireNameMgr"
)
)
on &47
)
*146 (Wire
uid 4227,0
shape (OrthoPolyLine
uid 4228,0
va (VaSet
vasetType 3
)
xt "10000,11000,15250,11000"
pts [
"10000,11000"
"15250,11000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4234,0
va (VaSet
font "courier,8,0"
)
xt "11000,10100,14000,11000"
st "bitCLK"
blo "11000,10800"
tm "WireNameMgr"
)
)
on &15
)
*147 (Wire
uid 4861,0
shape (OrthoPolyLine
uid 4862,0
va (VaSet
vasetType 3
)
xt "82000,12000,84250,12000"
pts [
"82000,12000"
"84250,12000"
]
)
start &51
end &98
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4868,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "81000,11100,82500,12000"
st "rst"
blo "81000,11800"
tm "WireNameMgr"
)
)
on &50
)
*148 (Wire
uid 4871,0
shape (OrthoPolyLine
uid 4872,0
va (VaSet
vasetType 3
)
xt "80000,11000,84250,11000"
pts [
"80000,11000"
"84250,11000"
]
)
end &95
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4878,0
va (VaSet
font "courier,8,0"
)
xt "80000,10100,83000,11000"
st "bitCLK"
blo "80000,10800"
tm "WireNameMgr"
)
)
on &15
)
*149 (Wire
uid 5805,0
shape (OrthoPolyLine
uid 5806,0
va (VaSet
vasetType 3
)
xt "34750,7000,39000,7000"
pts [
"39000,7000"
"34750,7000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5812,0
va (VaSet
font "courier,8,0"
)
xt "35000,6100,38000,7000"
st "bitCLK"
blo "35000,6800"
tm "WireNameMgr"
)
)
on &15
)
*150 (Wire
uid 5966,0
shape (OrthoPolyLine
uid 5967,0
va (VaSet
vasetType 3
)
xt "60000,15000,70250,29000"
pts [
"60000,15000"
"60000,29000"
"70250,29000"
]
)
start &55
end &73
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5973,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "59100,16500,60000,24000"
st "elink_data_rdy"
blo "59800,24000"
tm "WireNameMgr"
)
)
on &52
)
*151 (Wire
uid 6034,0
shape (OrthoPolyLine
uid 6035,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,18000,48000,18000"
pts [
"34750,18000"
"48000,18000"
]
)
start &37
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 6038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6039,0
va (VaSet
font "courier,8,0"
)
xt "36000,17100,47000,18000"
st "dec8b_Out_dbg : [9:0]"
blo "36000,17800"
tm "WireNameMgr"
)
)
on &53
)
*152 (Wire
uid 6042,0
shape (OrthoPolyLine
uid 6043,0
va (VaSet
vasetType 3
)
xt "34750,19000,48000,19000"
pts [
"34750,19000"
"48000,19000"
]
)
start &38
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6047,0
va (VaSet
font "courier,8,0"
)
xt "36000,18100,43000,19000"
st "dec8b_rdy_dbg"
blo "36000,18800"
tm "WireNameMgr"
)
)
on &54
)
*153 (Wire
uid 6420,0
shape (OrthoPolyLine
uid 6421,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "109750,11000,116000,19000"
pts [
"116000,19000"
"116000,11000"
"109750,11000"
]
)
start &59
end &100
es 0
sat 1
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6425,0
va (VaSet
font "courier,8,0"
)
xt "110000,10100,121000,11000"
st "data_tra_out : [75:0]"
blo "110000,10800"
tm "WireNameMgr"
)
)
on &92
)
*154 (Wire
uid 6689,0
shape (OrthoPolyLine
uid 6690,0
va (VaSet
vasetType 3
)
xt "105000,21000,110000,21000"
pts [
"105000,21000"
"110000,21000"
]
)
end &59
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 6695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6696,0
va (VaSet
font "courier,8,0"
)
xt "105000,20100,108000,21000"
st "bitCLK"
blo "105000,20800"
tm "WireNameMgr"
)
)
on &15
)
*155 (Wire
uid 6697,0
shape (OrthoPolyLine
uid 6698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,21000,128000,21000"
pts [
"120000,21000"
"128000,21000"
]
)
start &59
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6704,0
va (VaSet
font "courier,8,0"
)
xt "123000,20100,136000,21000"
st "data_tra_out_reg : [75:0]"
blo "123000,20800"
tm "WireNameMgr"
)
)
on &93
)
*156 (Wire
uid 6707,0
shape (OrthoPolyLine
uid 6708,0
va (VaSet
vasetType 3
)
xt "105000,20000,110000,20000"
pts [
"105000,20000"
"110000,20000"
]
)
end &59
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6714,0
va (VaSet
font "courier,8,0"
)
xt "108000,19100,109500,20000"
st "rst"
blo "108000,19800"
tm "WireNameMgr"
)
)
on &50
)
*157 (Wire
uid 6831,0
shape (OrthoPolyLine
uid 6832,0
va (VaSet
vasetType 3
)
xt "67000,25000,70250,25000"
pts [
"67000,25000"
"70250,25000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6836,0
va (VaSet
font "courier,8,0"
)
xt "68000,24100,69500,25000"
st "rst"
blo "68000,24800"
tm "WireNameMgr"
)
)
on &50
)
*158 (Wire
uid 6847,0
shape (OrthoPolyLine
uid 6848,0
va (VaSet
vasetType 3
)
xt "34750,16000,70250,30000"
pts [
"70250,30000"
"59000,30000"
"59000,16000"
"34750,16000"
]
)
start &70
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6852,0
va (VaSet
font "courier,8,0"
)
xt "65250,29100,69250,30000"
st "cs_elink"
blo "65250,29800"
tm "WireNameMgr"
)
)
on &86
)
*159 (Wire
uid 6901,0
shape (OrthoPolyLine
uid 6902,0
va (VaSet
vasetType 3
)
xt "92750,28000,104000,28000"
pts [
"92750,28000"
"104000,28000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6906,0
va (VaSet
font "courier,8,0"
)
xt "94000,27100,101500,28000"
st "end_read_elink"
blo "94000,27800"
tm "WireNameMgr"
)
)
on &87
)
*160 (Wire
uid 6913,0
shape (OrthoPolyLine
uid 6914,0
va (VaSet
vasetType 3
)
xt "67000,24000,70250,24000"
pts [
"67000,24000"
"70250,24000"
]
)
end &64
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6920,0
va (VaSet
font "courier,8,0"
)
xt "67000,23100,70000,24000"
st "bitCLK"
blo "67000,23800"
tm "WireNameMgr"
)
)
on &15
)
*161 (Wire
uid 6939,0
shape (OrthoPolyLine
uid 6940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,16750,96000,25000"
pts [
"92750,25000"
"96000,25000"
"96000,16750"
]
)
start &66
end &99
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6944,0
va (VaSet
font "courier,8,0"
)
xt "93000,24100,95000,25000"
st "addr"
blo "93000,24800"
tm "WireNameMgr"
)
)
on &88
)
*162 (Wire
uid 6961,0
shape (OrthoPolyLine
uid 6962,0
va (VaSet
vasetType 3
)
xt "62000,15000,70250,27000"
pts [
"62000,15000"
"62000,27000"
"70250,27000"
]
)
start &55
end &74
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6968,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "61100,17000,62000,24000"
st "fifo_data_sop"
blo "61800,24000"
tm "WireNameMgr"
)
)
on &89
)
*163 (Wire
uid 7023,0
shape (OrthoPolyLine
uid 7024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,13000,84250,13000"
pts [
"65000,13000"
"84250,13000"
]
)
start &55
end &96
es 0
sat 2
eat 32
sty 1
sl "[7:0]"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7030,0
va (VaSet
font "courier,8,0"
)
xt "66000,12100,73500,13000"
st "fifo_dout[7:0]"
blo "66000,12800"
tm "WireNameMgr"
)
)
on &47
)
*164 (Wire
uid 7033,0
shape (OrthoPolyLine
uid 7034,0
va (VaSet
vasetType 3
)
xt "61000,15000,70250,28000"
pts [
"61000,15000"
"61000,28000"
"70250,28000"
]
)
start &55
end &75
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7040,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "60100,17000,61000,24000"
st "fifo_data_eop"
blo "60800,24000"
tm "WireNameMgr"
)
)
on &90
)
*165 (Wire
uid 7243,0
shape (OrthoPolyLine
uid 7244,0
va (VaSet
vasetType 3
)
xt "92750,22000,110000,27000"
pts [
"92750,27000"
"102000,27000"
"102000,22000"
"110000,22000"
]
)
start &79
end &59
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7248,0
va (VaSet
font "courier,8,0"
)
xt "94750,26100,101750,27000"
st "irq_elink_tra"
blo "94750,26800"
tm "WireNameMgr"
)
)
on &91
)
*166 (Wire
uid 8395,0
shape (OrthoPolyLine
uid 8396,0
va (VaSet
vasetType 3
)
xt "92750,16750,97000,26000"
pts [
"92750,26000"
"97000,26000"
"97000,16750"
]
)
start &82
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8398,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "96100,18000,97000,25000"
st "buffer_tra_en"
blo "96800,25000"
tm "WireNameMgr"
)
)
on &104
)
*167 (Wire
uid 8747,0
shape (OrthoPolyLine
uid 8748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,35000,15250,35000"
pts [
"15250,35000"
"6000,35000"
]
)
start &120
end &124
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8750,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11000,34100,17500,35000"
st "tx_elink2bit"
blo "11000,34800"
tm "WireNameMgr"
)
)
on &125
)
*168 (Wire
uid 8751,0
shape (OrthoPolyLine
uid 8752,0
va (VaSet
vasetType 3
)
xt "10000,26000,15250,26000"
pts [
"10000,26000"
"15250,26000"
]
)
end &108
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8756,0
va (VaSet
font "courier,8,0"
)
xt "11000,25100,15000,26000"
st "bitCLKx4"
blo "11000,25800"
tm "WireNameMgr"
)
)
on &44
)
*169 (Wire
uid 8757,0
shape (OrthoPolyLine
uid 8758,0
va (VaSet
vasetType 3
)
xt "10000,27000,15250,27000"
pts [
"10000,27000"
"15250,27000"
]
)
end &116
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8762,0
va (VaSet
font "courier,8,0"
)
xt "11000,26100,14000,27000"
st "bitCLK"
blo "11000,26800"
tm "WireNameMgr"
)
)
on &15
)
*170 (Wire
uid 8763,0
shape (OrthoPolyLine
uid 8764,0
va (VaSet
vasetType 3
)
xt "6000,32000,15250,32000"
pts [
"6000,32000"
"15250,32000"
]
)
start &127
end &110
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8768,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "7000,31100,18000,32000"
st "reverse_stream_10b_tx"
blo "7000,31800"
tm "WireNameMgr"
)
)
on &126
)
*171 (Wire
uid 8769,0
shape (OrthoPolyLine
uid 8770,0
va (VaSet
vasetType 3
)
xt "7000,31000,15250,31000"
pts [
"7000,31000"
"15250,31000"
]
)
end &112
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8774,0
va (VaSet
font "courier,8,0"
)
xt "8000,30100,14500,31000"
st "swap_tx_bits"
blo "8000,30800"
tm "WireNameMgr"
)
)
on &46
)
*172 (Wire
uid 8775,0
shape (OrthoPolyLine
uid 8776,0
va (VaSet
vasetType 3
)
xt "10000,23000,15250,23000"
pts [
"10000,23000"
"15250,23000"
]
)
end &111
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8780,0
va (VaSet
font "courier,8,0"
)
xt "11000,22100,13500,23000"
st "reset"
blo "11000,22800"
tm "WireNameMgr"
)
)
on &16
)
*173 (Wire
uid 8781,0
shape (OrthoPolyLine
uid 8782,0
va (VaSet
vasetType 3
)
xt "10000,28000,15250,28000"
pts [
"10000,28000"
"15250,28000"
]
)
end &113
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8786,0
va (VaSet
font "courier,8,0"
)
xt "11000,27100,14000,28000"
st "bitCLK"
blo "11000,27800"
tm "WireNameMgr"
)
)
on &15
)
*174 (Wire
uid 8787,0
shape (OrthoPolyLine
uid 8788,0
va (VaSet
vasetType 3
)
xt "10000,24000,15250,24000"
pts [
"10000,24000"
"15250,24000"
]
)
end &109
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8792,0
va (VaSet
font "courier,8,0"
)
xt "11000,23100,13500,24000"
st "reset"
blo "11000,23800"
tm "WireNameMgr"
)
)
on &16
)
*175 (Wire
uid 8793,0
shape (OrthoPolyLine
uid 8794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,33000,15250,33000"
pts [
"6000,33000"
"15250,33000"
]
)
start &129
end &115
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8798,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,32100,14500,33000"
st "data_mopshub_10bit"
blo "5000,32800"
tm "WireNameMgr"
)
)
on &132
)
*176 (Wire
uid 8799,0
shape (OrthoPolyLine
uid 8800,0
va (VaSet
vasetType 3
)
xt "6000,34000,15250,34000"
pts [
"6000,34000"
"15250,34000"
]
)
start &131
end &114
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8804,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11000,33100,17000,34000"
st "wr_elink_en"
blo "11000,33800"
tm "WireNameMgr"
)
)
on &130
)
*177 (Wire
uid 8805,0
shape (OrthoPolyLine
uid 8806,0
va (VaSet
vasetType 3
)
xt "10000,29000,15250,29000"
pts [
"10000,29000"
"15250,29000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8810,0
va (VaSet
font "courier,8,0"
)
xt "11000,28100,15000,29000"
st "bitCLKx4"
blo "11000,28800"
tm "WireNameMgr"
)
)
on &44
)
*178 (Wire
uid 8811,0
shape (OrthoPolyLine
uid 8812,0
va (VaSet
vasetType 3
)
xt "10000,25000,15250,25000"
pts [
"10000,25000"
"15250,25000"
]
)
end &107
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 8815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8816,0
va (VaSet
font "courier,8,0"
)
xt "11000,24100,15000,25000"
st "bitCLKx2"
blo "11000,24800"
tm "WireNameMgr"
)
)
on &19
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *179 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 42,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*181 (MLText
uid 43,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 45,0
va (VaSet
font "courier,8,1"
)
xt "1000,300,11000,1200"
st "Compiler Directives"
blo "1000,1000"
)
*183 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,1200,12500,2100"
st "Pre-module directives:"
blo "1000,1900"
)
*184 (MLText
uid 47,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1000,1200,11100,3000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*185 (Text
uid 48,0
va (VaSet
font "courier,8,1"
)
xt "1000,1200,13000,2100"
st "Post-module directives:"
blo "1000,1900"
)
*186 (MLText
uid 49,0
va (VaSet
font "courier,8,0"
)
xt "1000,300,1000,300"
tm "BdCompilerDirectivesTextMgr"
)
*187 (Text
uid 50,0
va (VaSet
font "courier,8,1"
)
xt "1000,2100,12500,3000"
st "End-module directives:"
blo "1000,2800"
)
*188 (MLText
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "1000,3000,1000,3000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "4152,689,5608,1444"
viewArea "38204,-5667,101087,24117"
cachedDiagramExtent "-8000,0,136000,48000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-51000"
lastUid 8892,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*190 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*191 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*193 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*194 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*196 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*197 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*199 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*200 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*202 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*203 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*205 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*207 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*209 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Declarations"
blo "0,700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,900,3000,1800"
st "Ports:"
blo "0,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,4500,900"
st "Pre User:"
blo "0,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,900,8500,1800"
st "Diagram Signals:"
blo "0,1600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,5500,900"
st "Post User:"
blo "0,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 165,0
usingSuid 1
emptyRow *210 (LEmptyRow
)
uid 54,0
optionalChildren [
*211 (RefLabelRowHdr
)
*212 (TitleRowHdr
)
*213 (FilterRowHdr
)
*214 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*215 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*216 (GroupColHdr
tm "GroupColHdrMgr"
)
*217 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*218 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*219 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*220 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*221 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*222 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*223 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*224 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*225 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
o 1
suid 2,0
)
)
uid 520,0
)
*226 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "reset"
t "wire"
o 2
suid 6,0
)
)
uid 528,0
)
*227 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 4
suid 27,0
)
)
uid 1358,0
)
*228 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 6
suid 45,0
)
)
uid 2052,0
)
*229 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "swap_tx_bits"
t "wire"
o 5
suid 77,0
)
)
uid 4064,0
)
*230 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_dout"
t "wire"
b "[9:0]"
o 11
suid 80,0
)
)
uid 4225,0
)
*231 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_empty"
t "wire"
o 9
suid 85,0
)
)
uid 4767,0
)
*232 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_full"
t "wire"
o 10
suid 86,0
)
)
uid 4769,0
)
*233 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 12
suid 90,0
)
)
uid 4859,0
scheme 0
)
*234 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "elink_data_rdy"
t "wire"
o 13
suid 112,0
)
)
uid 5964,0
scheme 0
)
*235 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dec8b_Out_dbg"
t "wire"
b "[9:0]"
o 14
suid 119,0
)
)
uid 6048,0
)
*236 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dec8b_rdy_dbg"
t "wire"
o 15
suid 120,0
)
)
uid 6050,0
)
*237 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "cs_elink"
t "wire"
o 19
suid 136,0
)
)
uid 6863,0
)
*238 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "end_read_elink"
t "wire"
eolc "request to bridge FSM "
o 20
suid 139,0
)
)
uid 6911,0
)
*239 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "addr"
t "wire"
b "[4:0]"
eolc "request to caninterface block"
o 21
suid 141,0
)
)
uid 6945,0
)
*240 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_data_sop"
t "reg"
o 22
suid 142,0
iv "1'b0"
)
)
uid 6959,0
scheme 0
)
*241 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_data_eop"
t "reg"
o 23
suid 144,0
iv "1'b0"
)
)
uid 7031,0
scheme 0
)
*242 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "irq_elink_tra"
t "wire"
o 24
suid 149,0
)
)
uid 7249,0
)
*243 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_tra_out"
t "wire"
b "[75:0]"
o 16
suid 151,0
)
)
uid 7648,0
)
*244 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_tra_out_reg"
t "reg"
b "[75:0]"
o 17
suid 152,0
iv "76'b0"
)
)
uid 7652,0
)
*245 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "buffer_tra_en"
t "wire"
o 25
suid 154,0
)
)
uid 8399,0
)
*246 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 3
suid 157,0
)
)
uid 8673,0
)
*247 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 26
suid 158,0
)
)
uid 8821,0
)
*248 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_tx"
t "wire"
o 7
suid 160,0
)
)
uid 8853,0
)
*249 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_rx"
t "wire"
o 8
suid 161,0
)
)
uid 8855,0
)
*250 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "wr_elink_en"
t "wire"
o 18
suid 163,0
)
)
uid 8857,0
)
*251 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "data_mopshub_10bit"
t "wire"
b "[9:0]"
o 27
suid 164,0
)
)
uid 8859,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 69,0
optionalChildren [
*252 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *253 (MRCItem
litem &210
pos 27
dimension 20
)
uid 71,0
optionalChildren [
*254 (MRCItem
litem &211
pos 0
dimension 20
uid 72,0
)
*255 (MRCItem
litem &212
pos 1
dimension 23
uid 73,0
)
*256 (MRCItem
litem &213
pos 2
hidden 1
dimension 20
uid 74,0
)
*257 (MRCItem
litem &225
pos 0
dimension 20
uid 521,0
)
*258 (MRCItem
litem &226
pos 3
dimension 20
uid 529,0
)
*259 (MRCItem
litem &227
pos 2
dimension 20
uid 1359,0
)
*260 (MRCItem
litem &228
pos 1
dimension 20
uid 2053,0
)
*261 (MRCItem
litem &229
pos 4
dimension 20
uid 4065,0
)
*262 (MRCItem
litem &230
pos 5
dimension 20
uid 4226,0
)
*263 (MRCItem
litem &231
pos 6
dimension 20
uid 4768,0
)
*264 (MRCItem
litem &232
pos 7
dimension 20
uid 4770,0
)
*265 (MRCItem
litem &233
pos 8
dimension 20
uid 4860,0
)
*266 (MRCItem
litem &234
pos 9
dimension 20
uid 5965,0
)
*267 (MRCItem
litem &235
pos 10
dimension 20
uid 6049,0
)
*268 (MRCItem
litem &236
pos 11
dimension 20
uid 6051,0
)
*269 (MRCItem
litem &237
pos 12
dimension 20
uid 6864,0
)
*270 (MRCItem
litem &238
pos 13
dimension 20
uid 6912,0
)
*271 (MRCItem
litem &239
pos 14
dimension 20
uid 6946,0
)
*272 (MRCItem
litem &240
pos 15
dimension 20
uid 6960,0
)
*273 (MRCItem
litem &241
pos 16
dimension 20
uid 7032,0
)
*274 (MRCItem
litem &242
pos 17
dimension 20
uid 7250,0
)
*275 (MRCItem
litem &243
pos 18
dimension 20
uid 7649,0
)
*276 (MRCItem
litem &244
pos 19
dimension 20
uid 7653,0
)
*277 (MRCItem
litem &245
pos 20
dimension 20
uid 8400,0
)
*278 (MRCItem
litem &246
pos 21
dimension 20
uid 8674,0
)
*279 (MRCItem
litem &247
pos 22
dimension 20
uid 8822,0
)
*280 (MRCItem
litem &248
pos 23
dimension 20
uid 8854,0
)
*281 (MRCItem
litem &249
pos 24
dimension 20
uid 8856,0
)
*282 (MRCItem
litem &250
pos 25
dimension 20
uid 8858,0
)
*283 (MRCItem
litem &251
pos 26
dimension 20
uid 8860,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 75,0
optionalChildren [
*284 (MRCItem
litem &214
pos 0
dimension 20
uid 76,0
)
*285 (MRCItem
litem &216
pos 1
dimension 50
uid 77,0
)
*286 (MRCItem
litem &217
pos 2
dimension 145
uid 78,0
)
*287 (MRCItem
litem &218
pos 3
dimension 50
uid 79,0
)
*288 (MRCItem
litem &219
pos 4
dimension 100
uid 80,0
)
*289 (MRCItem
litem &220
pos 5
dimension 60
uid 81,0
)
*290 (MRCItem
litem &221
pos 6
dimension 100
uid 82,0
)
*291 (MRCItem
litem &222
pos 7
dimension 50
uid 83,0
)
*292 (MRCItem
litem &223
pos 8
dimension 50
uid 84,0
)
*293 (MRCItem
litem &224
pos 9
dimension 80
uid 85,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 70,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *294 (LEmptyRow
)
uid 87,0
optionalChildren [
*295 (RefLabelRowHdr
)
*296 (TitleRowHdr
)
*297 (FilterRowHdr
)
*298 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*299 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*300 (GroupColHdr
tm "GroupColHdrMgr"
)
*301 (NameColHdr
tm "GenericNameColHdrMgr"
)
*302 (InitColHdr
tm "GenericValueColHdrMgr"
)
*303 (EolColHdr
tm "GenericEolColHdrMgr"
)
*304 (LogGeneric
generic (GiElement
name "GENERATE_FEI4B"
type "integer"
value "0"
)
uid 4771,0
)
*305 (LogGeneric
generic (GiElement
name "Kchar_eop"
type "integer"
value "8'b11011100"
e "// K28.6"
)
uid 5155,0
)
*306 (LogGeneric
generic (GiElement
name "Kchar_sop"
type "integer"
value "8'b00111100"
e "// K28.1"
)
uid 5159,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*307 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *308 (MRCItem
litem &294
pos 3
dimension 20
)
uid 99,0
optionalChildren [
*309 (MRCItem
litem &295
pos 0
dimension 20
uid 100,0
)
*310 (MRCItem
litem &296
pos 1
dimension 23
uid 101,0
)
*311 (MRCItem
litem &297
pos 2
hidden 1
dimension 20
uid 102,0
)
*312 (MRCItem
litem &304
pos 0
dimension 20
uid 4772,0
)
*313 (MRCItem
litem &305
pos 1
dimension 20
uid 5156,0
)
*314 (MRCItem
litem &306
pos 2
dimension 20
uid 5160,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*315 (MRCItem
litem &298
pos 0
dimension 20
uid 104,0
)
*316 (MRCItem
litem &300
pos 1
dimension 50
uid 105,0
)
*317 (MRCItem
litem &301
pos 2
dimension 100
uid 106,0
)
*318 (MRCItem
litem &302
pos 3
dimension 50
uid 107,0
)
*319 (MRCItem
litem &303
pos 4
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 86,0
type 1
)
activeModelName "BlockDiag"
)
