Warning (10268): Verilog HDL information at clk18.v(7): Always Construct contains both blocking and non-blocking assignments
