In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 2258 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *2257 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 181752 faults were added to fault list.
 0           69591  72458         1/0/0    55.17%      0.34
 0           17691  54762         4/0/0    66.11%      0.58
 0            8244  46508        11/0/0    71.22%      0.78
 0            6509  39989        17/0/0    75.25%      0.93
 0            4698  35277        26/0/0    78.16%      1.04
 0            2971  32291        35/0/1    80.01%      1.14
 0            2447  29829        46/0/5    81.53%      1.30
 0            2648  27164        57/0/5    83.17%      1.46
 0            1834  25314        68/0/7    84.32%      1.61
 0            1040  24257        81/0/8    84.97%      1.78
 0            1091  23143        97/0/9    85.66%      1.98
 0            1545  21569      117/0/10    86.63%      2.14
 0            1099  20449      132/0/11    87.32%      2.29
 0            1044  19379      150/0/11    87.98%      2.48
 0             817  18543      166/0/12    88.50%      2.66
 0             790  17724      185/0/13    89.00%      2.82
 0             677  17024      203/0/13    89.44%      3.01
 0             637  16358      222/0/13    89.85%      3.22
 0             496  15830      246/0/14    90.17%      3.47
 0             356  15439      268/0/15    90.41%      3.65
 0             622  14775      299/0/19    90.82%      4.00
 0             371  14363      323/0/20    91.08%      4.20
 0             391  13937      349/0/22    91.34%      4.44
 0             320  13484      441/0/23    91.61%      4.71
 0             412  12992      494/0/26    91.91%      4.94
 0             301  12626      544/0/27    92.14%      5.17
 0             217  12376      567/0/27    92.29%      5.34
 0             143  12198      591/0/27    92.40%      5.53
 0             158  11993      618/0/27    92.53%      5.71
 0             264  11692      643/0/28    92.71%      5.91
 0             278  11269      738/0/33    92.97%      6.31
 0             173  11057      770/0/33    93.10%      6.58
 0             201  10817      797/0/33    93.25%      6.76
 0             120  10651      823/0/34    93.35%      6.94
 0             149  10399      897/0/34    93.50%      7.15
 0             121  10045     1082/0/35    93.71%      7.54
 0             100   9845     1153/0/35    93.83%      7.83
 0             138   9664     1183/0/35    93.94%      8.10
 0             192   9432     1210/0/35    94.09%      8.37
 0             121   9259     1241/0/35    94.19%      8.65
 0             134   9085     1269/0/36    94.30%      8.87
 0              78   8961     1300/0/38    94.38%      9.11
 0              72   8839     1330/1/38    94.45%      9.40
 0              81   8713     1358/1/38    94.53%      9.82
 0              82   8583     1389/1/38    94.61%     10.25
 0             127   8408     1421/1/38    94.72%     10.69
 0              79   8277     1453/1/39    94.80%     11.11
 0              70   8150     1486/1/39    94.87%     11.59
 0              74   7992     1536/1/40    94.97%     12.22
 0              70   7874     1573/1/41    95.04%     12.45
 0              45   7782     1606/1/42    95.10%     12.61
 0              88   7634     1640/1/42    95.19%     12.96
 0              95   7484     1672/1/44    95.28%     13.33
 0              91   7323     1724/1/45    95.38%     13.80
 0              63   7209     1759/1/45    95.45%     14.29
 0              57   7059     1824/1/51    95.54%     14.84
 0              50   6960     1857/1/52    95.61%     15.33
 0              60   6777     1924/1/60    95.72%     15.67
 0              62   6631     1972/1/63    95.81%     16.03
 0              73   6505     2014/1/65    95.89%     16.56
 0              88   6078     2227/1/65    96.15%     17.60
 0              82   5935     2261/1/70    96.23%     18.19
 0              56   5771     2324/3/72    96.33%     19.06
 0              57   5645     2364/3/73    96.41%     19.68
 0              52   5539     2402/3/73    96.48%     20.29
 0              46   5440     2438/3/73    96.54%     20.85
 0              41   4828     2756/4/75    96.92%     23.43
 0              45   4729     2793/4/75    96.98%     23.84
 0             118   4549     2831/4/77    97.09%     24.33
 0              44   4445     2869/4/77    97.16%     24.72
 0              48    429     5476/4/79    99.70%     43.80
 0              50    341     5503/4/79    99.76%     43.98
 0              19     95     5665/4/81    99.92%     44.97
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     152911
 Possibly detected                PT          0
 Undetectable                     UD      28717
 ATPG untestable                  AU         29
 Not detected                     ND         95
 -----------------------------------------------
 total faults                            181752
 test coverage                            99.92%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
