<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p143" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_143{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_143{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_143{left:152px;bottom:1082px;letter-spacing:-0.21px;word-spacing:1.92px;}
#t4_143{left:152px;bottom:1062px;letter-spacing:-0.19px;word-spacing:1.38px;}
#t5_143{left:152px;bottom:1027px;letter-spacing:-0.15px;word-spacing:1.54px;}
#t6_143{left:152px;bottom:1006px;letter-spacing:-0.17px;word-spacing:4.03px;}
#t7_143{left:152px;bottom:986px;letter-spacing:-0.17px;}
#t8_143{left:213px;bottom:986px;letter-spacing:-0.2px;}
#t9_143{left:152px;bottom:951px;letter-spacing:-0.15px;word-spacing:1.43px;}
#ta_143{left:152px;bottom:931px;letter-spacing:-0.17px;word-spacing:2.94px;}
#tb_143{left:152px;bottom:910px;letter-spacing:-0.17px;word-spacing:1.42px;}
#tc_143{left:510px;bottom:910px;letter-spacing:-0.18px;}
#td_143{left:572px;bottom:910px;letter-spacing:-0.2px;}
#te_143{left:152px;bottom:876px;letter-spacing:-0.15px;word-spacing:3.43px;}
#tf_143{left:499px;bottom:876px;letter-spacing:-0.18px;}
#tg_143{left:561px;bottom:876px;letter-spacing:-0.14px;word-spacing:3.43px;}
#th_143{left:152px;bottom:855px;letter-spacing:-0.17px;word-spacing:1.39px;}
#ti_143{left:152px;bottom:820px;letter-spacing:-0.15px;word-spacing:3.55px;}
#tj_143{left:152px;bottom:800px;letter-spacing:-0.17px;word-spacing:1.41px;}
#tk_143{left:637px;bottom:800px;letter-spacing:-0.18px;}
#tl_143{left:699px;bottom:800px;letter-spacing:-0.2px;}
#tm_143{left:152px;bottom:765px;letter-spacing:-0.16px;word-spacing:3.81px;}
#tn_143{left:152px;bottom:745px;letter-spacing:-0.17px;word-spacing:1.04px;}
#to_143{left:152px;bottom:724px;letter-spacing:-0.17px;}
#tp_143{left:213px;bottom:724px;letter-spacing:-0.2px;}
#tq_143{left:152px;bottom:690px;letter-spacing:-0.15px;word-spacing:1.99px;}
#tr_143{left:486px;bottom:690px;letter-spacing:-0.18px;}
#ts_143{left:547px;bottom:690px;letter-spacing:-0.2px;word-spacing:2px;}
#tt_143{left:654px;bottom:690px;letter-spacing:-0.18px;}
#tu_143{left:715px;bottom:690px;letter-spacing:-0.17px;word-spacing:2.15px;}
#tv_143{left:152px;bottom:669px;letter-spacing:-0.14px;word-spacing:1.37px;}
#tw_143{left:152px;bottom:634px;letter-spacing:-0.15px;word-spacing:1.36px;}
#tx_143{left:493px;bottom:634px;letter-spacing:-0.18px;}
#ty_143{left:554px;bottom:634px;letter-spacing:-0.18px;word-spacing:1.38px;}
#tz_143{left:152px;bottom:600px;letter-spacing:-0.18px;word-spacing:0.13px;}
#t10_143{left:152px;bottom:579px;letter-spacing:-0.17px;}
#t11_143{left:187px;bottom:579px;letter-spacing:-0.16px;word-spacing:1.38px;}
#t12_143{left:240px;bottom:579px;letter-spacing:-0.17px;}
#t13_143{left:302px;bottom:579px;letter-spacing:-0.21px;}
#t14_143{left:110px;bottom:530px;letter-spacing:-0.16px;word-spacing:1.38px;}
#t15_143{left:110px;bottom:509px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t16_143{left:110px;bottom:473px;letter-spacing:-0.14px;word-spacing:0.94px;}
#t17_143{left:329px;bottom:473px;letter-spacing:-0.17px;}
#t18_143{left:378px;bottom:473px;letter-spacing:-0.15px;}
#t19_143{left:398px;bottom:473px;letter-spacing:-0.18px;}
#t1a_143{left:447px;bottom:473px;letter-spacing:-0.14px;word-spacing:0.94px;}
#t1b_143{left:152px;bottom:429px;letter-spacing:0.07px;word-spacing:2.73px;}
#t1c_143{left:152px;bottom:410px;letter-spacing:-0.02px;word-spacing:2.78px;}
#t1d_143{left:152px;bottom:392px;letter-spacing:0.02px;word-spacing:2.01px;}
#t1e_143{left:152px;bottom:374px;letter-spacing:-0.06px;word-spacing:2.88px;}
#t1f_143{left:152px;bottom:355px;letter-spacing:0.02px;word-spacing:1.54px;}
#t1g_143{left:152px;bottom:337px;letter-spacing:0.05px;word-spacing:1.71px;}
#t1h_143{left:177px;bottom:319px;letter-spacing:0.06px;word-spacing:1.59px;}
#t1i_143{left:152px;bottom:301px;letter-spacing:0.06px;word-spacing:1.7px;}
#t1j_143{left:152px;bottom:255px;word-spacing:2.61px;}
#t1k_143{left:339px;bottom:255px;letter-spacing:0.12px;}
#t1l_143{left:401px;bottom:255px;letter-spacing:-0.02px;word-spacing:2.65px;}
#t1m_143{left:152px;bottom:237px;letter-spacing:0.01px;word-spacing:1.82px;}
#t1n_143{left:110px;bottom:201px;letter-spacing:-0.19px;word-spacing:2.49px;}
#t1o_143{left:110px;bottom:180px;letter-spacing:-0.14px;}
#t1p_143{left:137px;bottom:180px;letter-spacing:-0.14px;}
#t1q_143{left:164px;bottom:180px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t1r_143{left:537px;bottom:180px;letter-spacing:-0.18px;}
#t1s_143{left:595px;bottom:180px;letter-spacing:-0.15px;}
#t1t_143{left:615px;bottom:180px;letter-spacing:-0.18px;}
#t1u_143{left:668px;bottom:180px;}

.s1_143{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_143{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_143{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_143{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_143{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_143{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts143" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg143Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg143" style="-webkit-user-select: none;"><object width="935" height="1210" data="143/143.svg" type="image/svg+xml" id="pdf143" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_143" class="t s1_143">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_143" class="t s2_143">129 </span>
<span id="t3_143" class="t s2_143">in VS-mode or VU-mode, attempts to execute a hypervisor instruction (HLV, HLVX, HSV, </span>
<span id="t4_143" class="t s2_143">or HFENCE); </span>
<span id="t5_143" class="t s2_143">in VS-mode or VU-mode, attempts to access an implemented non-high-half hypervisor CSR </span>
<span id="t6_143" class="t s2_143">or VS CSR when the same access (read/write) would be allowed in HS-mode, assuming </span>
<span id="t7_143" class="t s3_143">mstatus</span><span id="t8_143" class="t s2_143">.TVM=0; </span>
<span id="t9_143" class="t s2_143">in VS-mode or VU-mode, if XLEN=32, attempts to access an implemented high-half hyper- </span>
<span id="ta_143" class="t s2_143">visor CSR or high-half VS CSR when the same access (read/write) to the CSR’s low-half </span>
<span id="tb_143" class="t s2_143">partner would be allowed in HS-mode, assuming </span><span id="tc_143" class="t s3_143">mstatus</span><span id="td_143" class="t s2_143">.TVM=0; </span>
<span id="te_143" class="t s2_143">in VU-mode, attempts to execute WFI when </span><span id="tf_143" class="t s3_143">mstatus</span><span id="tg_143" class="t s2_143">.TW=0, or to execute a supervisor </span>
<span id="th_143" class="t s2_143">instruction (SRET or SFENCE); </span>
<span id="ti_143" class="t s2_143">in VU-mode, attempts to access an implemented non-high-half supervisor CSR when the </span>
<span id="tj_143" class="t s2_143">same access (read/write) would be allowed in HS-mode, assuming </span><span id="tk_143" class="t s3_143">mstatus</span><span id="tl_143" class="t s2_143">.TVM=0; </span>
<span id="tm_143" class="t s2_143">in VU-mode, if XLEN=32, attempts to access an implemented high-half supervisor CSR </span>
<span id="tn_143" class="t s2_143">when the same access to the CSR’s low-half partner would be allowed in HS-mode, assuming </span>
<span id="to_143" class="t s3_143">mstatus</span><span id="tp_143" class="t s2_143">.TVM=0; </span>
<span id="tq_143" class="t s2_143">in VS-mode, attempts to execute WFI when </span><span id="tr_143" class="t s3_143">hstatus</span><span id="ts_143" class="t s2_143">.VTW=1 and </span><span id="tt_143" class="t s3_143">mstatus</span><span id="tu_143" class="t s2_143">.TW=0, unless </span>
<span id="tv_143" class="t s2_143" data-mappings='[[56,"fi"]]'>the instruction completes within an implementation-speciﬁc, bounded time; </span>
<span id="tw_143" class="t s2_143">in VS-mode, attempts to execute SRET when </span><span id="tx_143" class="t s3_143">hstatus</span><span id="ty_143" class="t s2_143">.VTSR=1; and </span>
<span id="tz_143" class="t s2_143">in VS-mode, attempts to execute an SFENCE.VMA or SINVAL.VMA instruction or to access </span>
<span id="t10_143" class="t s3_143">satp</span><span id="t11_143" class="t s2_143">, when </span><span id="t12_143" class="t s3_143">hstatus</span><span id="t13_143" class="t s2_143">.VTVM=1. </span>
<span id="t14_143" class="t s2_143">Other extensions to the RISC-V Privileged Architecture may add to the set of circumstances that </span>
<span id="t15_143" class="t s2_143">cause a virtual instruction exception when V=1. </span>
<span id="t16_143" class="t s2_143">On a virtual instruction trap, </span><span id="t17_143" class="t s3_143">mtval </span><span id="t18_143" class="t s2_143">or </span><span id="t19_143" class="t s3_143">stval </span><span id="t1a_143" class="t s2_143">is written the same as for an illegal instruction trap. </span>
<span id="t1b_143" class="t s4_143">It is not unusual that hypervisors must emulate the instructions that raise virtual instruction </span>
<span id="t1c_143" class="t s4_143">exceptions, to support nested hypervisors or for other reasons. Machine level is expected ordi- </span>
<span id="t1d_143" class="t s4_143">narily to delegate virtual instruction traps directly to HS-level, whereas illegal instruction traps </span>
<span id="t1e_143" class="t s4_143" data-mappings='[[27,"fi"]]'>are likely to be processed ﬁrst in M-mode before being conditionally delegated (by software) to </span>
<span id="t1f_143" class="t s4_143">HS-level. Consequently, virtual instruction traps are expected typically to be handled faster than </span>
<span id="t1g_143" class="t s4_143">illegal instruction traps. </span>
<span id="t1h_143" class="t s4_143">When not emulating the trapping instruction, a hypervisor should convert a virtual instruc- </span>
<span id="t1i_143" class="t s4_143">tion trap into an illegal instruction exception for the guest virtual machine. </span>
<span id="t1j_143" class="t s4_143">Because TSR and TVM in </span><span id="t1k_143" class="t s5_143">mstatus </span><span id="t1l_143" class="t s4_143">are intended to impact only S-mode (HS-mode), they are </span>
<span id="t1m_143" class="t s4_143">ignored for determining exceptions in VS-mode. </span>
<span id="t1n_143" class="t s2_143">If an instruction may raise multiple synchronous exceptions, the decreasing priority order of Ta- </span>
<span id="t1o_143" class="t s2_143">ble </span><span id="t1p_143" class="t s6_143">8.7 </span><span id="t1q_143" class="t s2_143">indicates which exception is taken and reported in </span><span id="t1r_143" class="t s3_143">mcause </span><span id="t1s_143" class="t s2_143">or </span><span id="t1t_143" class="t s3_143">scause</span><span id="t1u_143" class="t s2_143">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
