	component soc_system is
		port (
			accelerator_v2_0_debug_count_readdata : out std_logic_vector(9 downto 0);        -- readdata
			accelerator_v2_0_debug_state_readdata : out std_logic_vector(7 downto 0);        -- readdata
			clk_clk                               : in  std_logic                    := 'X'; -- clk
			reset_reset_n                         : in  std_logic                    := 'X'  -- reset_n
		);
	end component soc_system;

