#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Aug 31 19:26:18 2024
# Process ID: 21108
# Current directory: /home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/vivado.log
# Journal file: /home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/vivado.jou
# Running On: cadence30, OS: Linux, CPU Frequency: 3887.500 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
## }
## set sv_files {
##     ../rtl/pkgs/vga_pkg.sv 
##     ../rtl/pkgs/state_pkg.sv
##     ../rtl/pkgs/vga_if.sv
##     ../rtl/vga_timing.sv
##     ../rtl/state_machine/state_control.sv 
##     ../rtl/start_finish/start_screen.sv 
##     ../rtl/delay.sv 
##     ../rtl/state_machine/start_game.sv 
##     ../rtl/LEVEL_1/level_1.sv 
##     ../rtl/start_finish/finish_screen.sv 
##     ../rtl/LEVEL_1/draw_rect.sv
##     ../rtl/LEVEL_1/draw_rect_ctl.sv
##     ../rtl/top_vga.sv
##     ../rtl/mouse/draw_mouse.sv
##     ../rtl/LEVEL_1/image_rom.sv
##     ../rtl/LEVEL_1/draw_buttons.sv
##     ../rtl/LEVEL_1/draw_player.sv
##     ../rtl/LEVEL_1/draw_player_ctl.sv
##     rtl/top_vga_basys3.sv
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
## }
## set verilog_files {
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
##  }
## set vhdl_files {
##     ../rtl/mouse/MouseCtl.vhd
##     ../rtl/mouse/MouseDisplay.vhd
##     ../rtl/mouse/Ps2Interface.vhd
##  }
## set mem_files {
##     ../rtl/LEVEL_1/mine.dat
##  
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.691 ; gain = 7.961 ; free physical = 5945 ; free virtual = 12981
WARNING: [filemgmt 56-12] File '/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0.v' cannot be added to the project because it already exists in the project, skipping this file
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Aug 31 19:26:35 2024] Launched synth_1...
Run output will be captured here: /home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/build/vga_project.runs/synth_1/runme.log
[Sat Aug 31 19:26:35 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21773
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.820 ; gain = 0.000 ; free physical = 4201 ; free virtual = 11239
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/clk_wiz_0.v:71]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:46]
WARNING: [Synth 8-7023] instance 'u_clk' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/top_vga.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/vga_timing.sv:13]
WARNING: [Synth 8-3848] Net vga_out\.rgb in module/entity vga_timing does not have driver. [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/vga_timing.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/vga_timing.sv:13]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (10#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (11#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-6157] synthesizing module 'draw_player_ctl' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_player_ctl.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'draw_player_ctl' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_player_ctl.sv:11]
INFO: [Synth 8-6157] synthesizing module 'start_game' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/state_machine/start_game.sv:13]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (12#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/pkgs/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/start_finish/start_screen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (13#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/start_finish/start_screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/draw_mouse.sv:3]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/delay.sv:3]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter CLK_DEL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (14#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/delay.sv:3]
WARNING: [Synth 8-689] width (2) of port connection 'dout' does not match port width (24) of module 'delay' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/draw_mouse.sv:21]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (15#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (16#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/mouse/draw_mouse.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_1' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/level_1.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'level_1' (17#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/level_1.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_buttons' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_buttons.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'draw_buttons' (18#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_buttons.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_rect.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (19#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_rect.sv:9]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/image_rom.sv:9]
INFO: [Synth 8-3876] $readmem data file 'mine.dat' is read successfully [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/image_rom.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (20#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/image_rom.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_player' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_player.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_player.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'draw_player' (21#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/LEVEL_1/draw_player.sv:12]
INFO: [Synth 8-6157] synthesizing module 'finish_screen' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/start_finish/finish_screen.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'finish_screen' (22#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/start_finish/finish_screen.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'start_game' (23#1) [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/state_machine/start_game.sv:13]
ERROR: [Synth 8-448] named port connection 'xpos_player_ctl' does not exist for instance 'u_start_game' of module 'start_game' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/top_vga.sv:94]
ERROR: [Synth 8-448] named port connection 'ypos_player_ctl' does not exist for instance 'u_start_game' of module 'start_game' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/top_vga.sv:95]
INFO: [Synth 8-6157] synthesizing module 'state_control' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/state_machine/state_control.sv:13]
ERROR: [Synth 8-6156] failed synthesizing module 'state_control' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/state_machine/state_control.sv:13]
ERROR: [Synth 8-6156] failed synthesizing module 'top_vga' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/rtl/top_vga.sv:12]
ERROR: [Synth 8-6156] failed synthesizing module 'top_vga_basys3' [/home/student/hsikora/Desktop/Projekt/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.820 ; gain = 0.000 ; free physical = 4961 ; free virtual = 11999
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 8 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 19:26:58 2024...
[Sat Aug 31 19:27:08 2024] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2723.812 ; gain = 0.000 ; free physical = 5932 ; free virtual = 12971
ERROR: [Common 17-70] Application Exception: Failed to launch run 'impl_1' due to failures in the following run(s):
synth_1
These failed run(s) need to be reset prior to launching 'impl_1' again.

