// Seed: 45335109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd24
) (
    output tri0  id_0,
    output tri1  id_1,
    output wire  _id_2,
    input  tri   _id_3,
    input  uwire _id_4
);
  logic [id_2 : id_3] id_6[-1 : id_4];
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  wire id_8;
endmodule
