{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683621323744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683621323746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:35:23 2023 " "Processing started: Tue May 09 20:35:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683621323746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621323746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_tester -c vga_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_tester -c vga_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621323749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683621324020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683621324020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../vga_sync.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329517 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../vga_sync.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_tester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tester " "Found entity 1: vga_tester" {  } { { "vga_tester.bdf" "" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25Mhz-rtl " "Found design unit 1: pll25Mhz-rtl" {  } { { "pll25Mhz.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329517 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz " "Found entity 1: pll25Mhz" {  } { { "pll25Mhz.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz/pll25mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25mhz/pll25mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz_0002 " "Found entity 1: pll25Mhz_0002" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz/pll25Mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../bouncy_ball.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../bouncy_ball.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Mouse Testing/mouse.vhd " "Can't analyze file -- file ../Mouse Testing/mouse.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /compsys305/305_miniproject/compsys305-project-g32/week 9 monday 08-05-23/compsys305-project-g32-main/compsys305-project-g32-main/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../lab2/Weekend Files/BCD_2digit_counter.vhd " "Can't analyze file -- file ../../../../../lab2/Weekend Files/BCD_2digit_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/hbou026/Downloads/BCD_to_7Seg.vhd " "Can't analyze file -- file C:/Users/hbou026/Downloads/BCD_to_7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../lab3/clk_converter.vhd " "Can't analyze file -- file ../../../../../lab3/clk_converter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../lab2/Weekend Files/BCD_counter.vhd " "Can't analyze file -- file ../../../../../lab2/Weekend Files/BCD_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys305/305_miniproject/compsys305-project-g32/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /compsys305/305_miniproject/compsys305-project-g32/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../../../../char_rom.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../../../../char_rom.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_pos_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_pos_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_pos_gen-behav " "Found design unit 1: text_pos_gen-behav" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_pos_gen " "Found entity 1: text_pos_gen" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_tester " "Elaborating entity \"vga_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683621329549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "vga_tester.bdf" "inst" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 168 456 680 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz pll25Mhz:inst1 " "Elaborating entity \"pll25Mhz\" for hierarchy \"pll25Mhz:inst1\"" {  } { { "vga_tester.bdf" "inst1" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 40 128 288 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz_0002 pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst " "Elaborating entity \"pll25Mhz_0002\" for hierarchy \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\"" {  } { { "pll25Mhz.vhd" "pll25mhz_inst" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "altera_pll_i" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329583 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683621329596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329596 ""}  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683621329596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst3 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst3\"" {  } { { "vga_tester.bdf" "inst3" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 264 128 320 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst4\"" {  } { { "vga_tester.bdf" "inst4" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 224 -424 -160 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 "|vga_tester|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 "|vga_tester|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 "|vga_tester|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 "|vga_tester|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329612 "|vga_tester|MOUSE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst6 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst6\"" {  } { { "vga_tester.bdf" "inst6" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 760 152 416 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "../../../../char_rom.vhd" "altsyncram_component" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "../../../../char_rom.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683621329643 ""}  } { { "../../../../char_rom.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683621329643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683621329674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_pos_gen text_pos_gen:inst7 " "Elaborating entity \"text_pos_gen\" for hierarchy \"text_pos_gen:inst7\"" {  } { { "vga_tester.bdf" "inst7" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { 776 -344 -88 888 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683621329683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row text_pos_gen.vhd(29) " "VHDL Process Statement warning at text_pos_gen.vhd(29): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329683 "|text_pos_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row text_pos_gen.vhd(30) " "VHDL Process Statement warning at text_pos_gen.vhd(30): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329683 "|text_pos_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_pos_gen.vhd(35) " "VHDL Process Statement warning at text_pos_gen.vhd(35): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329683 "|text_pos_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_pos_gen.vhd(36) " "VHDL Process Statement warning at text_pos_gen.vhd(36): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_pos_gen.vhd" "" { Text "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/text_pos_gen.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683621329683 "|text_pos_gen"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "7seg0 BCD_to_SevenSeg " "Node instance \"7seg0\" instantiates undefined entity \"BCD_to_SevenSeg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_tester.bdf" "7seg0" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { -24 960 1200 56 "7seg0" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1683621329707 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bcd_count BCD_2digit_counter " "Node instance \"bcd_count\" instantiates undefined entity \"BCD_2digit_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_tester.bdf" "bcd_count" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { -144 496 672 -32 "bcd_count" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1683621329707 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkconv clk_converter_1hz " "Node instance \"clkconv\" instantiates undefined entity \"clk_converter_1hz\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_tester.bdf" "clkconv" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { -144 200 352 -64 "clkconv" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1683621329707 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "7seg1 BCD_to_SevenSeg " "Node instance \"7seg1\" instantiates undefined entity \"BCD_to_SevenSeg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_tester.bdf" "7seg1" { Schematic "E:/COMPSYS305/305_miniproject/COMPSYS305-project-G32/Week 9 Monday 08-05-23/COMPSYS305-project-G32-main/COMPSYS305-project-G32-main/VGA Testing/vga_tester.bdf" { { -120 968 1208 -40 "7seg1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1683621329707 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683621329786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 20:35:29 2023 " "Processing ended: Tue May 09 20:35:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683621329786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683621329786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683621329786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621329786 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683621330385 ""}
