// Seed: 275114518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26#(.id_27((1))),
    id_28
);
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_26 = id_26 & id_17;
  assign module_1.type_3 = 0;
  always
  fork
  join
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    output wire id_10,
    output tri1 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input supply1 id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19,
    output wire id_20,
    input wor id_21,
    input tri1 id_22,
    input supply1 id_23,
    input wor id_24,
    output wire id_25
);
  id_27 :
  assert property (@(posedge 1 or posedge id_16) id_18)
  else;
  supply0 id_28;
  assign id_28 = 1;
  always @(1) id_12 = 1;
  uwire id_29 = id_6;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  assign id_4  = id_23;
  assign id_10 = 1;
endmodule
