Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar 20 23:02:17 2025
| Host         : moonknight-HP-Laptop-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
| Design       : SystemTop
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 60
+-----------+----------+---------------------------------------------+--------+
| Rule      | Severity | Description                                 | Checks |
+-----------+----------+---------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 4      |
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal  | 7      |
| SYNTH-15  | Warning  | Byte wide write enable not inferred         | 7      |
| TIMING-18 | Warning  | Missing input or output delay               | 4      |
| TIMING-20 | Warning  | Non-clocked latch                           | 32     |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1      |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 4      |
| LATCH-1   | Advisory | Existing latches in the design              | 1      |
+-----------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_0_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_0_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_1_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_1_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_2_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_2_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ram1/ram_reg_3_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_0_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_0_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_1_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_1_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_2_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_2_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ram1/ram_reg_3_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PB[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PB[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PB[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PB[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[0] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[10] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[11] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[12] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[13] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[14] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[15] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[16] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[17] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[18] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[19] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[1] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[20] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[21] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[22] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[23] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[24] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[25] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[26] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[27] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[28] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[29] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[2] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[30] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[31] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[3] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[4] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[5] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[6] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[7] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[8] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch execute/alu_1/alu_out_reg[9] cannot be properly analyzed as its control pin execute/alu_1/alu_out_reg[9]/G is not reached by a timing clock
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 423 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


