#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0107BCC8 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v010B79C0_0 .net "EX_MEM_NPC", 31 0, v010B2600_0; 1 drivers
v010B7AC8_0 .net "EX_MEM_PCSrc", 0 0, L_010B48A8; 1 drivers
v010B7910_0 .net "IF_ID_instr", 31 0, v010B6070_0; 1 drivers
v010B7A70_0 .net "IF_ID_npc", 31 0, v010B6648_0; 1 drivers
v010B7A18_0 .net "MEM_WB_memtoreg", 0 0, v010B1E48_0; 1 drivers
v010B7968_0 .net "MEM_WB_rd", 4 0, v010B1F50_0; 1 drivers
v010B7B78_0 .net "MEM_WB_regwrite", 0 0, v010B1AD8_0; 1 drivers
v010B7B20_0 .net "WB_mux_writedata", 31 0, L_010B9558; 1 drivers
v010B7BD0_0 .net "alu_result", 31 0, v010B2550_0; 1 drivers
v010B7C28_0 .net "aluop", 1 0, v010B4140_0; 1 drivers
v010B7C80_0 .net "alusrc", 0 0, v010B42F8_0; 1 drivers
v010B7230_0 .net "branch", 0 0, v010B2708_0; 1 drivers
v010B7758_0 .net "five_bit_muxout", 4 0, v010B27B8_0; 1 drivers
v010B7650_0 .net "instrout_1511", 4 0, v010B4400_0; 1 drivers
v010B75F8_0 .net "instrout_2016", 4 0, v010B40E8_0; 1 drivers
v010B76A8_0 .net "m_ctlout", 2 0, v010B4458_0; 1 drivers
v010B7020_0 .net "mem_alu_result", 31 0, v010B1B30_0; 1 drivers
v010B7808_0 .net "memread", 0 0, v010B2188_0; 1 drivers
v010B7548_0 .net "memwrite", 0 0, v010B2AD0_0; 1 drivers
v010B6F70_0 .net "npcout", 31 0, v010B44B0_0; 1 drivers
v010B73E8_0 .net "rdata1out", 31 0, v010B4090_0; 1 drivers
v010B72E0_0 .net "rdata2out", 31 0, v010B5058_0; 1 drivers
v010B7078_0 .net "rdata2out_pipe", 31 0, v010B2340_0; 1 drivers
v010B7338_0 .net "read_data", 31 0, v010B1CE8_0; 1 drivers
v010B70D0_0 .net "regdst", 0 0, v010B5108_0; 1 drivers
v010B7860_0 .net "s_extendout", 31 0, v010B4E48_0; 1 drivers
v010B7700_0 .net "wb_ctlout", 1 0, v010B4EF8_0; 1 drivers
v010B6F18_0 .net "wb_ctlout_pipe", 1 0, v010B24F8_0; 1 drivers
v010B77B0_0 .net "zero", 0 0, v010B2868_0; 1 drivers
S_0107CBA8 .scope module, "STAGE1" "fetch" 2 21, 3 16, S_0107BCC8;
 .timescale -9 -12;
v010B67A8_0 .alias "EX_MEM_NPC", 31 0, v010B79C0_0;
v010B6800_0 .alias "EX_MEM_PCSrc", 0 0, v010B7AC8_0;
v010B5DB0_0 .alias "IF_ID_instr", 31 0, v010B7910_0;
v010B6858_0 .alias "IF_ID_npc", 31 0, v010B7A70_0;
v010B5EB8_0 .net "PC", 31 0, v010B62D8_0; 1 drivers
v010B7D30_0 .net "dataout", 31 0, v010B66A0_0; 1 drivers
v010B7CD8_0 .net "npc", 31 0, L_010B7390; 1 drivers
v010B78B8_0 .net "npc_mux", 31 0, L_010B6DB8; 1 drivers
S_0107D8F0 .scope module, "mux1" "mux" 3 29, 4 10, S_0107CBA8;
 .timescale -9 -12;
v010B6330_0 .alias "a", 31 0, v010B79C0_0;
v010B61D0_0 .alias "b", 31 0, v010B7CD8_0;
v010B6490_0 .alias "sel", 0 0, v010B7AC8_0;
v010B66F8_0 .alias "y", 31 0, v010B78B8_0;
L_010B6DB8 .functor MUXZ 32, L_010B7390, v010B2600_0, L_010B48A8, C4<>;
S_0107D208 .scope module, "pc1" "pc" 3 35, 5 10, S_0107CBA8;
 .timescale -9 -12;
v010B62D8_0 .var "PC", 31 0;
v010B5E08_0 .alias "npc", 31 0, v010B78B8_0;
E_01050438 .event edge, v010B5E08_0;
S_0107D648 .scope module, "mem1" "mem" 3 39, 6 12, S_0107CBA8;
 .timescale -9 -12;
v010B6178 .array "MEM", 127 0, 31 0;
v010B6438_0 .alias "addr", 31 0, v010B5EB8_0;
v010B66A0_0 .var "data", 31 0;
E_01050098 .event edge, v010B6228_0;
S_0107CDC8 .scope module, "if_id1" "if_id" 3 43, 7 11, S_0107CBA8;
 .timescale -9 -12;
v010B6018_0 .alias "instr", 31 0, v010B7D30_0;
v010B6070_0 .var "instrout", 31 0;
v010B6120_0 .alias "npc", 31 0, v010B7CD8_0;
v010B6648_0 .var "npcout", 31 0;
E_01050C38 .event edge, v010B6018_0, v010B63E0_0;
S_0107CCB8 .scope module, "incrementer1" "incr" 3 49, 8 9, S_0107CBA8;
 .timescale -9 -12;
v010B5E60_0 .net *"_s0", 32 0, L_010B6FC8; 1 drivers
v010B6540_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v010B5F68_0 .net *"_s4", 32 0, C4<000000000000000000000000000000001>; 1 drivers
v010B6280_0 .net *"_s6", 32 0, L_010B7128; 1 drivers
v010B6228_0 .alias "pcin", 31 0, v010B5EB8_0;
v010B63E0_0 .alias "pcout", 31 0, v010B7CD8_0;
L_010B6FC8 .concat [ 32 1 0 0], v010B62D8_0, C4<0>;
L_010B7128 .arith/sum 33, L_010B6FC8, C4<000000000000000000000000000000001>;
L_010B7390 .part L_010B7128, 0, 32;
S_0107C080 .scope module, "STAGE2" "decode" 2 37, 9 15, S_0107BCC8;
 .timescale -9 -12;
v010B6908_0 .alias "IF_ID_instrout", 31 0, v010B7910_0;
v010B69B8_0 .alias "IF_ID_npcout", 31 0, v010B7A70_0;
v010B6C20_0 .alias "MEM_WB_rd", 4 0, v010B7968_0;
v010B6C78_0 .alias "MEM_WB_regwrite", 0 0, v010B7B78_0;
v010B6960_0 .alias "WB_mux_writedata", 31 0, v010B7B20_0;
v010B6CD0_0 .alias "aluop", 1 0, v010B7C28_0;
v010B6D28_0 .alias "alusrc", 0 0, v010B7C80_0;
v010B6B70_0 .net "ctlex_out", 3 0, v010B5000_0; 1 drivers
v010B68B0_0 .net "ctlm_out", 2 0, v010B51B8_0; 1 drivers
v010B6AC0_0 .net "ctlwb_out", 1 0, v010B5268_0; 1 drivers
v010B6A10_0 .alias "instrout_1511", 4 0, v010B7650_0;
v010B6A68_0 .alias "instrout_2016", 4 0, v010B75F8_0;
v010B6B18_0 .alias "m_ctlout", 2 0, v010B76A8_0;
v010B6BC8_0 .alias "npcout", 31 0, v010B6F70_0;
v010B65F0_0 .alias "rdata1out", 31 0, v010B73E8_0;
v010B64E8_0 .alias "rdata2out", 31 0, v010B72E0_0;
v010B6388_0 .net "readdat1", 31 0, v010B5160_0; 1 drivers
v010B5F10_0 .net "readdat2", 31 0, v010B4F50_0; 1 drivers
v010B5FC0_0 .alias "regdst", 0 0, v010B70D0_0;
v010B60C8_0 .alias "s_extendout", 31 0, v010B7860_0;
v010B6598_0 .net "signext_out", 31 0, v010B5318_0; 1 drivers
v010B6750_0 .alias "wb_ctlout", 1 0, v010B7700_0;
L_010B7180 .part v010B6070_0, 26, 6;
L_010B6E10 .part v010B6070_0, 21, 5;
L_010B7498 .part v010B6070_0, 16, 5;
L_010B6E68 .part v010B6070_0, 0, 16;
L_010B6EC0 .part v010B6070_0, 16, 5;
L_010B71D8 .part v010B6070_0, 11, 5;
S_0107CA10 .scope module, "control2" "control" 9 35, 10 10, S_0107C080;
 .timescale -9 -12;
P_01071864 .param/l "BEQ" 10 20, C4<000100>;
P_01071878 .param/l "LW" 10 18, C4<100011>;
P_0107188C .param/l "NOP" 10 21, C4<100000>;
P_010718A0 .param/l "RTYPE" 10 17, C4<000000>;
P_010718B4 .param/l "SW" 10 19, C4<101011>;
v010B5000_0 .var "EX", 3 0;
v010B51B8_0 .var "M", 2 0;
v010B5268_0 .var "WB", 1 0;
v010B52C0_0 .net "opcode", 5 0, L_010B7180; 1 drivers
E_0104F998 .event edge, v010B52C0_0;
S_0107C900 .scope module, "register2" "register" 9 41, 11 11, S_0107C080;
 .timescale -9 -12;
v010B5160_0 .var "A", 31 0;
v010B4F50_0 .var "B", 31 0;
v010B53C8 .array "REG", 31 0, 31 0;
v010B5420_0 .var/i "i", 31 0;
v010B5210_0 .alias "rd", 4 0, v010B7968_0;
v010B5478_0 .alias "regwrite", 0 0, v010B7B78_0;
v010B54D0_0 .net "rs", 4 0, L_010B6E10; 1 drivers
v010B4FA8_0 .net "rt", 4 0, L_010B7498; 1 drivers
v010B4D98_0 .alias "writedata", 31 0, v010B7B20_0;
v010B53C8_0 .array/port v010B53C8, 0;
v010B53C8_1 .array/port v010B53C8, 1;
v010B53C8_2 .array/port v010B53C8, 2;
E_01050AB8/0 .event edge, v010B54D0_0, v010B53C8_0, v010B53C8_1, v010B53C8_2;
v010B53C8_3 .array/port v010B53C8, 3;
v010B53C8_4 .array/port v010B53C8, 4;
v010B53C8_5 .array/port v010B53C8, 5;
v010B53C8_6 .array/port v010B53C8, 6;
E_01050AB8/1 .event edge, v010B53C8_3, v010B53C8_4, v010B53C8_5, v010B53C8_6;
v010B53C8_7 .array/port v010B53C8, 7;
v010B53C8_8 .array/port v010B53C8, 8;
v010B53C8_9 .array/port v010B53C8, 9;
v010B53C8_10 .array/port v010B53C8, 10;
E_01050AB8/2 .event edge, v010B53C8_7, v010B53C8_8, v010B53C8_9, v010B53C8_10;
v010B53C8_11 .array/port v010B53C8, 11;
v010B53C8_12 .array/port v010B53C8, 12;
v010B53C8_13 .array/port v010B53C8, 13;
v010B53C8_14 .array/port v010B53C8, 14;
E_01050AB8/3 .event edge, v010B53C8_11, v010B53C8_12, v010B53C8_13, v010B53C8_14;
v010B53C8_15 .array/port v010B53C8, 15;
v010B53C8_16 .array/port v010B53C8, 16;
v010B53C8_17 .array/port v010B53C8, 17;
v010B53C8_18 .array/port v010B53C8, 18;
E_01050AB8/4 .event edge, v010B53C8_15, v010B53C8_16, v010B53C8_17, v010B53C8_18;
v010B53C8_19 .array/port v010B53C8, 19;
v010B53C8_20 .array/port v010B53C8, 20;
v010B53C8_21 .array/port v010B53C8, 21;
v010B53C8_22 .array/port v010B53C8, 22;
E_01050AB8/5 .event edge, v010B53C8_19, v010B53C8_20, v010B53C8_21, v010B53C8_22;
v010B53C8_23 .array/port v010B53C8, 23;
v010B53C8_24 .array/port v010B53C8, 24;
v010B53C8_25 .array/port v010B53C8, 25;
v010B53C8_26 .array/port v010B53C8, 26;
E_01050AB8/6 .event edge, v010B53C8_23, v010B53C8_24, v010B53C8_25, v010B53C8_26;
v010B53C8_27 .array/port v010B53C8, 27;
v010B53C8_28 .array/port v010B53C8, 28;
v010B53C8_29 .array/port v010B53C8, 29;
v010B53C8_30 .array/port v010B53C8, 30;
E_01050AB8/7 .event edge, v010B53C8_27, v010B53C8_28, v010B53C8_29, v010B53C8_30;
v010B53C8_31 .array/port v010B53C8, 31;
E_01050AB8/8 .event edge, v010B53C8_31, v010B4FA8_0, v010B1F50_0, v010B1AD8_0;
E_01050AB8/9 .event edge, v01062120_0;
E_01050AB8 .event/or E_01050AB8/0, E_01050AB8/1, E_01050AB8/2, E_01050AB8/3, E_01050AB8/4, E_01050AB8/5, E_01050AB8/6, E_01050AB8/7, E_01050AB8/8, E_01050AB8/9;
S_0107CB20 .scope module, "s_extend2" "sign_extend" 9 50, 12 12, S_0107C080;
 .timescale -9 -12;
v010B5318_0 .var "extend", 31 0;
v010B5370_0 .net "nextend", 15 0, L_010B6E68; 1 drivers
E_01050C18 .event edge, v010B5370_0;
S_0107CA98 .scope module, "id_ex2" "id_ex" 9 54, 13 11, S_0107C080;
 .timescale -9 -12;
v010B4140_0 .var "aluop", 1 0;
v010B42F8_0 .var "alusrc", 0 0;
v010B4198_0 .alias "ctlex_out", 3 0, v010B6B70_0;
v010B4350_0 .alias "ctlm_out", 2 0, v010B68B0_0;
v010B4508_0 .alias "ctlwb_out", 1 0, v010B6AC0_0;
v010B43A8_0 .net "instr_1511", 4 0, L_010B71D8; 1 drivers
v010B42A0_0 .net "instr_2016", 4 0, L_010B6EC0; 1 drivers
v010B4400_0 .var "instrout_1511", 4 0;
v010B40E8_0 .var "instrout_2016", 4 0;
v010B4458_0 .var "m_ctlout", 2 0;
v010B4248_0 .alias "npc", 31 0, v010B7A70_0;
v010B44B0_0 .var "npcout", 31 0;
v010B4090_0 .var "rdata1out", 31 0;
v010B5058_0 .var "rdata2out", 31 0;
v010B50B0_0 .alias "readdat1", 31 0, v010B6388_0;
v010B4EA0_0 .alias "readdat2", 31 0, v010B5F10_0;
v010B5108_0 .var "regdst", 0 0;
v010B4E48_0 .var "s_extendout", 31 0;
v010B4DF0_0 .alias "signext_out", 31 0, v010B6598_0;
v010B4EF8_0 .var "wb_ctlout", 1 0;
E_01050C78/0 .event edge, v010B4508_0, v010B4350_0, v010B4198_0, v010B4248_0;
E_01050C78/1 .event edge, v010B50B0_0, v010B4EA0_0, v010B4DF0_0, v010B42A0_0;
E_01050C78/2 .event edge, v010B43A8_0;
E_01050C78 .event/or E_01050C78/0, E_01050C78/1, E_01050C78/2;
S_0107C4C0 .scope module, "STAGE3" "execute" 2 61, 14 16, S_0107BCC8;
 .timescale -9 -12;
v010B4038_0 .alias "add_result", 31 0, v010B79C0_0;
v010B3C18_0 .net "adder_out", 31 0, v010B3A08_0; 1 drivers
v010B3590_0 .alias "alu_result", 31 0, v010B7BD0_0;
v010B3C70_0 .alias "aluop", 1 0, v010B7C28_0;
v010B3B68_0 .net "aluout", 31 0, v010B2EF0_0; 1 drivers
v010B37F8_0 .alias "alusrc", 0 0, v010B7C80_0;
v010B35E8_0 .net "aluzero", 0 0, L_010B8FD8; 1 drivers
v010B3E28_0 .net "b", 31 0, L_010B7288; 1 drivers
v010B37A0_0 .alias "branch", 0 0, v010B7230_0;
v010B3748_0 .net "control", 2 0, v010B2D90_0; 1 drivers
v010B3CC8_0 .alias "five_bit_muxout", 4 0, v010B7758_0;
v010B3A60_0 .alias "instrout_1511", 4 0, v010B7650_0;
v010B3640_0 .alias "instrout_2016", 4 0, v010B75F8_0;
v010B3BC0_0 .alias "m_ctl", 2 0, v010B76A8_0;
v010B3850_0 .alias "memread", 0 0, v010B7808_0;
v010B3D78_0 .alias "memwrite", 0 0, v010B7548_0;
v010B3DD0_0 .net "muxout", 4 0, L_010B94A8; 1 drivers
v010B3698_0 .alias "npcout", 31 0, v010B6F70_0;
v010B3958_0 .alias "rdata1", 31 0, v010B73E8_0;
v010B3E80_0 .alias "rdata2", 31 0, v010B72E0_0;
v010B3ED8_0 .alias "rdata2out", 31 0, v010B7078_0;
v010B38A8_0 .alias "regdst", 0 0, v010B70D0_0;
v010B3900_0 .alias "s_extendout", 31 0, v010B7860_0;
v010B3F30_0 .alias "wb_ctl", 1 0, v010B7700_0;
v010B3F88_0 .alias "wb_ctlout", 1 0, v010B6F18_0;
v010B41F0_0 .alias "zero", 0 0, v010B77B0_0;
L_010B9710 .part v010B4E48_0, 0, 6;
S_0107BC40 .scope module, "adder1" "adder" 14 35, 15 9, S_0107C4C0;
 .timescale -9 -12;
v010B3FE0_0 .alias "add_in1", 31 0, v010B6F70_0;
v010B39B0_0 .alias "add_in2", 31 0, v010B7860_0;
v010B3A08_0 .var "add_out", 31 0;
E_01050918 .event edge, v010B3FE0_0, v010B3D20_0;
S_0107BE60 .scope module, "mux2" "mux" 14 40, 4 10, S_0107C4C0;
 .timescale -9 -12;
v010B3D20_0 .alias "a", 31 0, v010B7860_0;
v010B36F0_0 .alias "b", 31 0, v010B72E0_0;
v010B3AB8_0 .alias "sel", 0 0, v010B7C80_0;
v010B3B10_0 .alias "y", 31 0, v010B3E28_0;
L_010B7288 .functor MUXZ 32, v010B5058_0, v010B4E48_0, v010B42F8_0, C4<>;
S_0107C878 .scope module, "alu1" "alu" 14 46, 16 11, S_0107C4C0;
 .timescale -9 -12;
P_010717F4 .param/l "ALUadd" 16 19, C4<010>;
P_01071808 .param/l "ALUand" 16 21, C4<000>;
P_0107181C .param/l "ALUor" 16 22, C4<001>;
P_01071830 .param/l "ALUslt" 16 23, C4<111>;
P_01071844 .param/l "ALUsub" 16 20, C4<110>;
L_010B4678 .functor XOR 1, L_010B7440, L_010B74F0, C4<0>, C4<0>;
v010B2DE8_0 .net *"_s1", 0 0, L_010B7440; 1 drivers
v010B2FF8_0 .net *"_s10", 0 0, C4<1>; 1 drivers
v010B3050_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v010B2FA0_0 .net *"_s3", 0 0, L_010B74F0; 1 drivers
v010B30A8_0 .net *"_s6", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v010B2E40_0 .net *"_s8", 0 0, L_010B75A0; 1 drivers
v010B2CE0_0 .alias "a", 31 0, v010B73E8_0;
v010B2E98_0 .alias "b", 31 0, v010B3E28_0;
v010B3100_0 .alias "control", 2 0, v010B3748_0;
v010B2EF0_0 .var "result", 31 0;
v010B2C88_0 .net "sign_mismatch", 0 0, L_010B4678; 1 drivers
v010B2F48_0 .alias "zero", 0 0, v010B35E8_0;
E_01050218 .event edge, v010B2D90_0, v010B2CE0_0, v010B2E98_0, v010B2C88_0;
L_010B7440 .part v010B4090_0, 31, 1;
L_010B74F0 .part L_010B7288, 31, 1;
L_010B75A0 .cmp/eq 32, v010B2EF0_0, C4<00000000000000000000000000000000>;
L_010B8FD8 .functor MUXZ 1, C4<0>, C4<1>, L_010B75A0, C4<>;
S_0107C5D0 .scope module, "alu_control1" "alu_control" 14 53, 17 11, S_0107C4C0;
 .timescale -9 -12;
P_010559DC .param/l "ALUadd" 17 29, C4<010>;
P_010559F0 .param/l "ALUand" 17 31, C4<000>;
P_01055A04 .param/l "ALUor" 17 32, C4<001>;
P_01055A18 .param/l "ALUslt" 17 33, C4<111>;
P_01055A2C .param/l "ALUsub" 17 30, C4<110>;
P_01055A40 .param/l "ALUx" 17 36, C4<011>;
P_01055A54 .param/l "Itype" 17 25, C4<01>;
P_01055A68 .param/l "Radd" 17 18, C4<100000>;
P_01055A7C .param/l "Rand" 17 20, C4<100100>;
P_01055A90 .param/l "Ror" 17 21, C4<100101>;
P_01055AA4 .param/l "Rslt" 17 22, C4<101010>;
P_01055AB8 .param/l "Rsub" 17 19, C4<100010>;
P_01055ACC .param/l "Rtype" 17 17, C4<10>;
P_01055AE0 .param/l "lwsw" 17 24, C4<00>;
P_01055AF4 .param/l "unknown" 17 35, C4<11>;
P_01055B08 .param/l "xis" 17 26, C4<xxxxxx>;
v010B2C30_0 .alias "aluop", 1 0, v010B7C28_0;
v010B2D38_0 .net "funct", 5 0, L_010B9710; 1 drivers
v010B2D90_0 .var "select", 2 0;
E_010501B8 .event edge, v010B2C30_0, v010B2D38_0, v010B2D90_0;
S_0107C6E0 .scope module, "bottom_mux1" "bottom_mux" 14 58, 18 10, S_0107C4C0;
 .timescale -9 -12;
v010B2658_0 .alias "a", 4 0, v010B7650_0;
v010B2810_0 .alias "b", 4 0, v010B75F8_0;
v010B2B28_0 .alias "sel", 0 0, v010B70D0_0;
v010B2BD8_0 .alias "y", 4 0, v010B3DD0_0;
L_010B94A8 .functor MUXZ 5, v010B40E8_0, v010B4400_0, v010B5108_0, C4<>;
S_0107BDD8 .scope module, "ex_mem1" "ex_mem" 14 64, 19 10, S_0107C4C0;
 .timescale -9 -12;
v010B2600_0 .var "add_result", 31 0;
v010B28C0_0 .alias "adder_out", 31 0, v010B3C18_0;
v010B2550_0 .var "alu_result", 31 0;
v010B2290_0 .alias "aluout", 31 0, v010B3B68_0;
v010B21E0_0 .alias "aluzero", 0 0, v010B35E8_0;
v010B2708_0 .var "branch", 0 0;
v010B22E8_0 .alias "ctlm_out", 2 0, v010B76A8_0;
v010B26B0_0 .alias "ctlwb_out", 1 0, v010B7700_0;
v010B27B8_0 .var "five_bit_muxout", 4 0;
v010B2188_0 .var "memread", 0 0;
v010B2AD0_0 .var "memwrite", 0 0;
v010B2A78_0 .alias "muxout", 4 0, v010B3DD0_0;
v010B2340_0 .var "rdata2out", 31 0;
v010B2B80_0 .alias "readdat2", 31 0, v010B72E0_0;
v010B24F8_0 .var "wb_ctlout", 1 0;
v010B2868_0 .var "zero", 0 0;
E_01050818/0 .event edge, v010B26B0_0, v010B22E8_0, v010B28C0_0, v010B21E0_0;
E_01050818/1 .event edge, v010B2290_0, v010B2B80_0, v010B2A78_0;
E_01050818 .event/or E_01050818/0, E_01050818/1;
S_0107C658 .scope module, "STAGE4" "memory" 2 86, 20 12, S_0107BCC8;
 .timescale -9 -12;
v010B20B0_0 .alias "MEM_PCSrc", 0 0, v010B7AC8_0;
v010B1978_0 .alias "MEM_WB_memtoreg", 0 0, v010B7A18_0;
v010B1A28_0 .alias "MEM_WB_regwrite", 0 0, v010B7B78_0;
v010B1C38_0 .alias "alu_result", 31 0, v010B7BD0_0;
v010B2398_0 .alias "branch", 0 0, v010B7230_0;
v010B25A8_0 .alias "five_bit_muxout", 4 0, v010B7758_0;
v010B2238_0 .alias "mem_alu_result", 31 0, v010B7020_0;
v010B23F0_0 .alias "mem_write_reg", 4 0, v010B7968_0;
v010B2448_0 .alias "memread", 0 0, v010B7808_0;
v010B29C8_0 .alias "memwrite", 0 0, v010B7548_0;
v010B2970_0 .alias "rdata2out", 31 0, v010B7078_0;
v010B2918_0 .alias "read_data", 31 0, v010B7338_0;
v010B2A20_0 .net "read_data_in", 31 0, v010B1D98_0; 1 drivers
v010B24A0_0 .alias "wb_ctlout", 1 0, v010B6F18_0;
v010B2760_0 .alias "zero", 0 0, v010B77B0_0;
S_0107C108 .scope module, "AND_4" "AND" 20 28, 21 8, S_0107C658;
 .timescale -9 -12;
L_010B48A8 .functor AND 1, v010B2708_0, v010B2868_0, C4<1>, C4<1>;
v010B1B88_0 .alias "PCSrc", 0 0, v010B7AC8_0;
v010B1EA0_0 .alias "membranch", 0 0, v010B7230_0;
v010B1BE0_0 .alias "zero", 0 0, v010B77B0_0;
S_0107C438 .scope module, "data_memory4" "data_memory" 20 35, 22 10, S_0107C658;
 .timescale -9 -12;
v010B1C90 .array "DMEM", 255 0, 31 0;
v010B1D40_0 .alias "addr", 31 0, v010B7BD0_0;
v010B19D0_0 .alias "memread", 0 0, v010B7808_0;
v010B2000_0 .alias "memwrite", 0 0, v010B7548_0;
v010B1D98_0 .var "read_data", 31 0;
v010B2058_0 .alias "write_data", 31 0, v010B7078_0;
E_0104F978 .event edge, v010B1EF8_0;
S_0107C7F0 .scope module, "mem_wb4" "mem_wb" 20 44, 23 11, S_0107C658;
 .timescale -9 -12;
v010B1EF8_0 .alias "alu_result_in", 31 0, v010B7BD0_0;
v010B1DF0_0 .alias "control_wb_in", 1 0, v010B6F18_0;
v010B1B30_0 .var "mem_alu_result", 31 0;
v010B1F50_0 .var "mem_write_reg", 4 0;
v010B1E48_0 .var "memtoreg", 0 0;
v010B1CE8_0 .var "read_data", 31 0;
v010B1A80_0 .alias "read_data_in", 31 0, v010B2A20_0;
v010B1AD8_0 .var "regwrite", 0 0;
v010B1FA8_0 .alias "write_reg_in", 4 0, v010B7758_0;
E_0104FB38 .event edge, v010B1DF0_0, v010B1A80_0, v010B1EF8_0, v010B1FA8_0;
S_0107BD50 .scope module, "STAGE5" "writeback" 2 102, 24 10, S_0107BCC8;
 .timescale -9 -12;
v01062178_0 .alias "MEM_WB_memtoreg", 0 0, v010B7A18_0;
v010621D0_0 .alias "WB_mux_writedata", 31 0, v010B7B20_0;
v01056E50_0 .alias "mem_alu_result", 31 0, v010B7020_0;
v01056EA8_0 .alias "read_data", 31 0, v010B7338_0;
S_0107C2A0 .scope module, "mux3" "mux" 24 16, 4 10, S_0107BD50;
 .timescale -9 -12;
v0101E118_0 .alias "a", 31 0, v010B7338_0;
v01081F88_0 .alias "b", 31 0, v010B7020_0;
v01069638_0 .alias "sel", 0 0, v010B7A18_0;
v01062120_0 .alias "y", 31 0, v010B7B20_0;
L_010B9558 .functor MUXZ 32, v010B1B30_0, v010B1CE8_0, v010B1E48_0, C4<>;
    .scope S_0107D208;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v010B62D8_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0107D208;
T_1 ;
    %wait E_01050438;
    %delay 1000, 0;
    %load/v 8, v010B5E08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B62D8_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0107D648;
T_2 ;
    %vpi_call 6 20 "$readmemb", "risc.txt", v010B6178;
    %end;
    .thread T_2;
    .scope S_0107D648;
T_3 ;
    %wait E_01050098;
    %ix/getv 3, v010B6438_0;
    %load/av 8, v010B6178, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B66A0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0107CDC8;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v010B6070_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B6648_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0107CDC8;
T_5 ;
    %wait E_01050C38;
    %delay 1000, 0;
    %load/v 8, v010B6018_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B6070_0, 0, 8;
    %load/v 8, v010B6120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B6648_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0107CA10;
T_6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0107CA10;
T_7 ;
    %wait E_0104F998;
    %load/v 8, v010B52C0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_7.4, 6;
    %vpi_call 10 61 "$display", "Opcode not recognized.";
    %jmp T_7.6;
T_7.0 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 1;
    %jmp T_7.6;
T_7.2 ;
    %movi 8, 1, 3;
    %mov 11, 3, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 8;
    %movi 12, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 12;
    %mov 12, 3, 1;
    %movi 13, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 12;
    %jmp T_7.6;
T_7.3 ;
    %movi 8, 2, 3;
    %mov 11, 3, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 8;
    %movi 12, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 12;
    %mov 12, 3, 1;
    %movi 13, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 12;
    %jmp T_7.6;
T_7.4 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010B5000_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v010B51B8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v010B5268_0, 0, 0;
    %jmp T_7.6;
T_7.6 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0107C900;
T_8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v010B5160_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4F50_0, 0, 0;
    %set/v v010B5420_0, 0, 32;
T_8.0 ;
    %load/v 8, v010B5420_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v010B5420_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010B53C8, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v010B5420_0, 32;
    %set/v v010B5420_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0107C900;
T_9 ;
    %wait E_01050AB8;
    %ix/getv 3, v010B54D0_0;
    %load/av 8, v010B53C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B5160_0, 0, 8;
    %ix/getv 3, v010B4FA8_0;
    %load/av 8, v010B53C8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4F50_0, 0, 8;
    %load/v 8, v010B5210_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v010B5478_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v010B4D98_0, 32;
    %ix/getv 3, v010B5210_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010B53C8, 0, 8;
t_1 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0107CB20;
T_10 ;
    %wait E_01050C18;
    %load/v 8, v010B5370_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.0, 4;
    %load/x1p 56, v010B5370_0, 1;
    %jmp T_10.1;
T_10.0 ;
    %mov 56, 2, 1;
T_10.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v010B5318_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0107CA98;
T_11 ;
    %ix/load 0, 2, 0;
    %assign/v0 v010B4EF8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v010B4458_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B5108_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v010B4140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B42F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B44B0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4090_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B5058_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4E48_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v010B40E8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v010B4400_0, 0, 0;
    %end;
    .thread T_11;
    .scope S_0107CA98;
T_12 ;
    %wait E_01050C78;
    %delay 1000, 0;
    %load/v 8, v010B4508_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v010B4EF8_0, 0, 8;
    %load/v 8, v010B4350_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B4458_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 8, v010B4198_0, 1;
    %jmp T_12.1;
T_12.0 ;
    %mov 8, 2, 1;
T_12.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B5108_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v010B4198_0, 2;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 2;
T_12.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v010B4140_0, 0, 8;
    %load/v 8, v010B4198_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B42F8_0, 0, 8;
    %load/v 8, v010B4248_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B44B0_0, 0, 8;
    %load/v 8, v010B50B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4090_0, 0, 8;
    %load/v 8, v010B4EA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B5058_0, 0, 8;
    %load/v 8, v010B4DF0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B4E48_0, 0, 8;
    %load/v 8, v010B42A0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v010B40E8_0, 0, 8;
    %load/v 8, v010B43A8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v010B4400_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0107CA98;
T_13 ;
    %vpi_call 13 56 "$display", "Time\011 WB\011 M\011 EX\011 NPCout\011 rdata1\011 rdata2\011 sign_e\011 in2016\011 in1211";
    %vpi_call 13 57 "$monitor", "%0d\011 %0b\011 %0b\011 %0b\011 %0d\011 %0d\011 %0d\011 %0d\011 %0d\011 %0d\011", $time, v010B4508_0, v010B4350_0, v010B4198_0, v010B4248_0, v010B50B0_0, v010B4EA0_0, v010B4DF0_0, v010B42A0_0, v010B43A8_0;
    %delay 30000, 0;
    %vpi_call 13 59 "$finish";
    %end;
    .thread T_13;
    .scope S_0107BC40;
T_14 ;
    %wait E_01050918;
    %load/v 8, v010B3FE0_0, 32;
    %load/v 40, v010B39B0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B3A08_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0107C878;
T_15 ;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2EF0_0, 0, 0;
    %end;
    .thread T_15;
    .scope S_0107C878;
T_16 ;
    %wait E_01050218;
    %load/v 8, v010B3100_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_16.4, 6;
    %set/v v010B2EF0_0, 2, 32;
    %jmp T_16.6;
T_16.0 ;
    %load/v 8, v010B2CE0_0, 32;
    %load/v 40, v010B2E98_0, 32;
    %add 8, 40, 32;
    %set/v v010B2EF0_0, 8, 32;
    %jmp T_16.6;
T_16.1 ;
    %load/v 8, v010B2CE0_0, 32;
    %load/v 40, v010B2E98_0, 32;
    %sub 8, 40, 32;
    %set/v v010B2EF0_0, 8, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/v 40, v010B2CE0_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v010B2E98_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %mov 41, 4, 1;
    %and 40, 41, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v010B2EF0_0, 8, 32;
    %jmp T_16.6;
T_16.3 ;
    %load/v 40, v010B2CE0_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v010B2E98_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v010B2EF0_0, 8, 32;
    %jmp T_16.6;
T_16.4 ;
    %load/v 8, v010B2CE0_0, 32;
    %load/v 40, v010B2E98_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_16.7, 8;
    %movi 9, 1, 33;
    %load/v 42, v010B2C88_0, 1;
    %mov 43, 0, 32;
    %sub 9, 42, 33;
    %jmp/1  T_16.9, 8;
T_16.7 ; End of true expr.
    %load/v 42, v010B2C88_0, 1;
    %mov 43, 0, 32;
    %mov 75, 0, 33;
    %add 75, 42, 33;
    %jmp/0  T_16.8, 8;
 ; End of false expr.
    %blend  9, 75, 33; Condition unknown.
    %jmp  T_16.9;
T_16.8 ;
    %mov 9, 75, 33; Return false value
T_16.9 ;
    %set/v v010B2EF0_0, 9, 32;
    %jmp T_16.6;
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0107C5D0;
T_17 ;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 0;
    %end;
    .thread T_17;
    .scope S_0107C5D0;
T_18 ;
    %wait E_010501B8;
    %load/v 8, v010B2C30_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_18.0, 4;
    %load/v 8, v010B2D38_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_18.4, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_18.5, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_18.6, 6;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.8;
T_18.2 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.8;
T_18.3 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.8;
T_18.4 ;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 0;
    %jmp T_18.8;
T_18.5 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.8;
T_18.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 1;
    %jmp T_18.8;
T_18.8 ;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v010B2C30_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_18.9, 4;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.10;
T_18.9 ;
    %load/v 8, v010B2C30_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.11, 4;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.12;
T_18.11 ;
    %load/v 8, v010B2C30_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_18.13, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
    %jmp T_18.14;
T_18.13 ;
    %load/v 8, v010B2D90_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010B2D90_0, 0, 8;
T_18.14 ;
T_18.12 ;
T_18.10 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0107BDD8;
T_19 ;
    %ix/load 0, 2, 0;
    %assign/v0 v010B24F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B2708_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B2188_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B2AD0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B2868_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2550_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2340_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v010B27B8_0, 0, 0;
    %end;
    .thread T_19;
    .scope S_0107BDD8;
T_20 ;
    %wait E_01050818;
    %delay 1000, 0;
    %load/v 8, v010B26B0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v010B24F8_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.0, 4;
    %load/x1p 8, v010B22E8_0, 1;
    %jmp T_20.1;
T_20.0 ;
    %mov 8, 2, 1;
T_20.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B2708_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.2, 4;
    %load/x1p 8, v010B22E8_0, 1;
    %jmp T_20.3;
T_20.2 ;
    %mov 8, 2, 1;
T_20.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B2188_0, 0, 8;
    %load/v 8, v010B22E8_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B2AD0_0, 0, 8;
    %load/v 8, v010B28C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2600_0, 0, 8;
    %load/v 8, v010B21E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010B2868_0, 0, 8;
    %load/v 8, v010B2290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2550_0, 0, 8;
    %load/v 8, v010B2B80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B2340_0, 0, 8;
    %load/v 8, v010B2A78_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v010B27B8_0, 0, 8;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0107C438;
T_21 ;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1D98_0, 0, 0;
    %vpi_call 22 25 "$readmemb", "data.txt", v010B1C90;
    %end;
    .thread T_21;
    .scope S_0107C438;
T_22 ;
    %wait E_0104F978;
    %load/v 8, v010B19D0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v010B2000_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/getv 3, v010B1D40_0;
    %load/av 8, v010B1C90, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1D98_0, 0, 8;
T_22.0 ;
    %load/v 8, v010B2000_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v010B2000_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v010B2058_0, 32;
    %ix/getv 3, v010B1D40_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010B1C90, 0, 8;
t_2 ;
T_22.2 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0107C7F0;
T_23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v010B1AD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010B1E48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1CE8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1B30_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v010B1F50_0, 0, 0;
    %end;
    .thread T_23;
    .scope S_0107C7F0;
T_24 ;
    %wait E_0104FB38;
    %delay 1000, 0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.0, 4;
    %load/x1p 8, v010B1DF0_0, 1;
    %jmp T_24.1;
T_24.0 ;
    %mov 8, 2, 1;
T_24.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B1AD8_0, 0, 8;
    %load/v 8, v010B1DF0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v010B1E48_0, 0, 8;
    %load/v 8, v010B1A80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1CE8_0, 0, 8;
    %load/v 8, v010B1EF8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010B1B30_0, 0, 8;
    %load/v 8, v010B1FA8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v010B1F50_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./fetch.v";
    "./mux.v";
    "./pc.v";
    "./mem.v";
    "./if_id.v";
    "./incr.v";
    "./decode.v";
    "./control.v";
    "./reg.v";
    "./sign_extend.v";
    "./id_ex.v";
    "./execute.v";
    "./adder.v";
    "./alu.v";
    "./alu_control.v";
    "./bottom_mux.v";
    "./ex_mem.v";
    "./memory.v";
    "./and.v";
    "./data_memory.v";
    "./mem_wb.v";
    "./writeback.v";
