Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 17:48:40 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.917ns (22.138%)  route 3.225ns (77.862%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X37Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/Q
                         net (fo=2, routed)           0.619     0.728    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[8]
    SLICE_X38Y122        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.778 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8/O
                         net (fo=1, routed)           0.009     0.787    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_16_0[0]
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.977 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.003    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0_n_0
    SLICE_X38Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.085 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1/O[3]
                         net (fo=6, routed)           0.573     1.658    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[19]
    SLICE_X37Y122        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     1.821 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4/O
                         net (fo=1, routed)           0.750     2.571    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4_n_0
    SLICE_X38Y119        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     2.662 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.688    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_0
    SLICE_X38Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.804 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2/O[7]
                         net (fo=1, routed)           0.553     3.357    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2_n_8
    SLICE_X37Y122        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.394 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23/O
                         net (fo=1, routed)           0.628     4.022    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.075 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8/O
                         net (fo=1, routed)           0.015     4.090    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     4.146 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[31]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.211ns (30.931%)  route 2.704ns (69.069%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.920 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[5]
                         net (fo=1, routed)           0.025     3.945    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[29]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.198ns (30.694%)  route 2.705ns (69.307%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.907 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[6]
                         net (fo=1, routed)           0.026     3.933    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[30]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.181ns (30.398%)  route 2.704ns (69.602%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.890 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[4]
                         net (fo=1, routed)           0.025     3.915    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[28]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.177ns (30.319%)  route 2.705ns (69.681%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.886 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[3]
                         net (fo=1, routed)           0.026     3.912    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[27]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.171ns (30.219%)  route 2.704ns (69.781%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.880 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[1]
                         net (fo=1, routed)           0.025     3.905    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[25]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.162ns (30.048%)  route 2.705ns (69.952%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.871 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[2]
                         net (fo=1, routed)           0.026     3.897    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[26]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.151ns (29.856%)  route 2.704ns (70.144%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.860 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[0]
                         net (fo=1, routed)           0.025     3.885    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[24]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.143ns (29.905%)  route 2.679ns (70.095%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     3.826 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[7]
                         net (fo=1, routed)           0.026     3.852    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[23]
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y120        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.142ns (29.894%)  route 2.678ns (70.106%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.825 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[5]
                         net (fo=1, routed)           0.025     3.850    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[21]
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y120        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  1.161    




