// Seed: 4033885525
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
    , id_11,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output uwire id_9
);
  assign id_11[-1'b0] = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2
    , id_5,
    output tri0 id_3
);
  assign id_5 = id_0;
  logic [7:0][1 : -1] id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_6[1 : 1] = -1;
endmodule
