{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 12:23:44 2023 " "Info: Processing started: Mon Feb 20 12:23:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register inst14 inst15 420.17 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 420.17 MHz between source register \"inst14\" and destination register \"inst15\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.861 ns + Longest register register " "Info: + Longest register to register delay is 0.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LCFF_X64_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.366 ns) 0.861 ns inst15 2 REG LCFF_X64_Y19_N9 3 " "Info: 2: + IC(0.495 ns) + CELL(0.366 ns) = 0.861 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst14 inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 42.51 % ) " "Info: Total cell delay = 0.366 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.495 ns ( 57.49 % ) " "Info: Total interconnect delay = 0.495 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst14 inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.861 ns" { inst14 {} inst15 {} } { 0.000ns 0.495ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clock~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns inst15 3 REG LCFF_X64_Y19_N9 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock~clkctrl inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clock~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns inst14 3 REG LCFF_X64_Y19_N3 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock~clkctrl inst14 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst14 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst14 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst14 inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.861 ns" { inst14 {} inst15 {} } { 0.000ns 0.495ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst14 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst15 {} } {  } {  } "" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst15 T clock -0.705 ns register " "Info: tsu for register \"inst15\" (data pin = \"T\", clock pin = \"clock\") is -0.705 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.001 ns + Longest pin register " "Info: + Longest pin to register delay is 2.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns T 1 PIN PIN_P25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'T'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 0 0 168 16 "T" "" } { 128 8 72 144 "T" "" } { 224 56 112 240 "T" "" } { 360 56 112 376 "T" "" } { 504 56 112 520 "T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.660 ns) 2.001 ns inst15 2 REG LCFF_X64_Y19_N9 3 " "Info: 2: + IC(0.342 ns) + CELL(0.660 ns) = 2.001 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { T inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 82.91 % ) " "Info: Total cell delay = 1.659 ns ( 82.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.342 ns ( 17.09 % ) " "Info: Total interconnect delay = 0.342 ns ( 17.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { T inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.001 ns" { T {} T~combout {} inst15 {} } { 0.000ns 0.000ns 0.342ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clock~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns inst15 3 REG LCFF_X64_Y19_N9 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock~clkctrl inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { T inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.001 ns" { T {} T~combout {} inst15 {} } { 0.000ns 0.000ns 0.342ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock OC inst15 8.306 ns register " "Info: tco from clock \"clock\" to destination pin \"OC\" through register \"inst15\" is 8.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clock~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns inst15 3 REG LCFF_X64_Y19_N9 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock~clkctrl inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.386 ns + Longest register pin " "Info: + Longest register to pin delay is 5.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst15 1 REG LCFF_X64_Y19_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 328 488 552 408 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.420 ns) 0.733 ns inst19 2 COMB LCCOMB_X64_Y19_N20 1 " "Info: 2: + IC(0.313 ns) + CELL(0.420 ns) = 0.733 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { inst15 inst19 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 448 664 728 496 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(2.788 ns) 5.386 ns OC 3 PIN PIN_AB21 0 " "Info: 3: + IC(1.865 ns) + CELL(2.788 ns) = 5.386 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'OC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { inst19 OC } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 64 488 664 80 "OC" "" } { 456 728 760 472 "OC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 59.56 % ) " "Info: Total cell delay = 3.208 ns ( 59.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 40.44 % ) " "Info: Total interconnect delay = 2.178 ns ( 40.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { inst15 inst19 OC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { inst15 {} inst19 {} OC {} } { 0.000ns 0.313ns 1.865ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst15 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { inst15 inst19 OC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { inst15 {} inst19 {} OC {} } { 0.000ns 0.313ns 1.865ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst14 T clock 1.342 ns register " "Info: th for register \"inst14\" (data pin = \"T\", clock pin = \"clock\") is 1.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clock~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 80 0 168 96 "clock" "" } { 480 448 464 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns inst14 3 REG LCFF_X64_Y19_N3 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock~clkctrl inst14 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst14 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.594 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns T 1 PIN PIN_P25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'T'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 0 0 168 16 "T" "" } { 128 8 72 144 "T" "" } { 224 56 112 240 "T" "" } { 360 56 112 376 "T" "" } { 504 56 112 520 "T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.150 ns) 1.510 ns inst6~0 2 COMB LCCOMB_X64_Y19_N2 1 " "Info: 2: + IC(0.361 ns) + CELL(0.150 ns) = 1.510 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { T inst6~0 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 224 240 304 272 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.594 ns inst14 3 REG LCFF_X64_Y19_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.594 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst6~0 inst14 } "NODE_NAME" } } { "multicyclecpu.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/StateMachineDiagram/multicyclecpu.bdf" { { 216 488 552 296 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 77.35 % ) " "Info: Total cell delay = 1.233 ns ( 77.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.361 ns ( 22.65 % ) " "Info: Total interconnect delay = 0.361 ns ( 22.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { T inst6~0 inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { T {} T~combout {} inst6~0 {} inst14 {} } { 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} inst14 {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { T inst6~0 inst14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { T {} T~combout {} inst6~0 {} inst14 {} } { 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 12:23:45 2023 " "Info: Processing ended: Mon Feb 20 12:23:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
