
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015641                       # Number of seconds simulated (Second)
simTicks                                  15641090455                       # Number of ticks simulated (Tick)
finalTick                                 15641090455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     18.10                       # Real time elapsed on the host (Second)
hostTickRate                                863974751                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     855692                       # Number of bytes of host memory used (Byte)
simInsts                                     22113642                       # Number of instructions simulated (Count)
simOps                                       43500292                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1221493                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2402829                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         49971894                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.259757                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.442526                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             22113839                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               43500546                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.259757                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.442526                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103895                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          43434875                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6771559                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3682474                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2402      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     32972216     75.80%     75.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         4774      0.01%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3666      0.01%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        24415      0.06%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        10254      0.02%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          322      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8064      0.02%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4608      0.01%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        10368      0.02%     75.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2304      0.01%     75.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         2688      0.01%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6743528     15.50%     91.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3670116      8.44%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        28031      0.06%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        12358      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     43500546                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      4889596                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      3681880                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1207716                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2767884                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2121712                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       909188                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       909184                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       10424230                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10424230                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10424230                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10424230                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        11317                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           11317                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        11317                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          11317                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     10435547                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10435547                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10435547                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10435547                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001084                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001084                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001084                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001084                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6572                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6572                       # number of writebacks (Count)
system.cpu.dcache.replacements                  10807                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6755945                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6755945                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5209                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5209                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      6761154                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6761154                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000770                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000770                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      3668285                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3668285                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6108                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6108                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      3674393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3674393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001662                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001662                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.514607                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10435853                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              11319                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             921.976588                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.514607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          292                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           20883025                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          20883025                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1818372                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 49971893.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       10454033                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       103895                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          92086                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         82749                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     43434875                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      51369566                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     32099370                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10454033                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     20812600                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              22113839                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                43500546                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.442526                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            4889596                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.097847                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       28582960                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28582960                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28582960                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28582960                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2211                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2211                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2211                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2211                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     28585171                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28585171                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28585171                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28585171                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000077                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000077                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000077                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000077                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1701                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1701                       # number of writebacks (Count)
system.cpu.icache.replacements                   1701                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28582960                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28582960                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2211                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2211                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     28585171                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28585171                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000077                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000077                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           507.819202                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28585171                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2211                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           12928.616463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   507.819202                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.991834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.991834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          247                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           57172553                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          57172553                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 6771569                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3682486                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       398                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       225                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                28585244                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       358                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    81                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    391                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1971                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2362                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   391                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1971                       # number of overall hits (Count)
system.l2.overallHits::total                     2362                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1820                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 9348                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   11168                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1820                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                9348                       # number of overall misses (Count)
system.l2.overallMisses::total                  11168                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2211                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              11319                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 13530                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2211                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             11319                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                13530                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.823157                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.825868                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.825425                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.823157                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.825868                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.825425                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             391                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                391                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1820                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1820                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2211                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2211                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.823157                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.823157                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                168                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   168                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             5942                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                5942                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data           6110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.972504                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.972504                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           1803                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1803                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3406                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3406                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5209                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5209                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.653868                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.653868                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1701                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1701                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1701                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1701                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6572                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6572                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8559.709301                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        26038                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11168                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.331483                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1561.750546                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      6997.958755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.047661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.213561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.261222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11167                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  142                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  325                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2757                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 7940                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.340790                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     219472                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    219472                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           116480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           666214                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              782694                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       116480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          116480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data         43866                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total            43866                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             19540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                21360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data             7837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                7837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             7447051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            42593833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               50040884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         7447051                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            7447051                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            2804536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               2804536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            7447051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           45398369                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              52845420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                10192                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               15418                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                7837                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               7837                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5942                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5942                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5226                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        58395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        58395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   58395                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       826560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       826560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   826560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              29197                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    29197    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                29197                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          11169                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq               10192                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              17612                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               7837                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              7837                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6572                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1701                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4235                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6110                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6110                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2211                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5209                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6123                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        69503                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  75626                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       250368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1256832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1507200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             31560                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   31560    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               31560                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15641090455                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         26038                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        12508                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
