ARM GAS  /tmp/ccchCjVJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"xpd_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ADC_prvDmaConversionRedirect,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	ADC_prvDmaConversionRedirect:
  27              	.LVL0:
  28              	.LFB167:
  29              		.file 1 "STM32_XPD/STM32H7_XPD/src/xpd_adc.c"
   1:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
   2:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * @file    xpd_adc.c
   4:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * @brief   STM32 eXtensible Peripheral Drivers Analog Digital Converter Module
   8:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   *
   9:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   *
  11:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   *
  15:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   *
  17:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   */
  23:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  24:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #include <xpd_adc.h>
  25:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #include <xpd_rcc.h>
  26:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #include <xpd_utils.h>
  27:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  28:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @addtogroup ADC
  29:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
ARM GAS  /tmp/ccchCjVJ.s 			page 2


  30:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  31:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @addtogroup ADC_Clock_Source
  32:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
  33:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  34:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @defgroup ADC_Clock_Source_Exported_Functions ADC Clock Source Exported Functions
  35:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
  36:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  37:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
  38:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Sets the new source clock for the ADCs.
  39:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param ClockSource: the new source clock which should be configured
  40:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
  41:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vClockConfig(ADC_ClockSourceType ClockSource)
  42:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  43:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR &= ~ADC_CCR_PRESC;
  44:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR |= (ClockSource << ADC_CCR_PRESC_Pos) & ADC_CCR_PRESC_Msk;
  45:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
  46:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  47:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
  48:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Returns the input clock frequency of the ADCs.
  49:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @return The clock frequency of the ADCs in Hz
  50:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
  51:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** uint32_t ADC_ulClockFreq_Hz(void)
  52:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  53:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return RCC_ulClockFreq_Hz(PCLK2) / ((((ADC_COMMON()->CCR & ADC_CCR_PRESC_Msk) >> ADC_CCR_PRESC_
  54:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ) + 1) * 2);
  55:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   }
  56:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  57:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @} */
  58:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  59:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @} */
  60:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  61:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @addtogroup ADC_Core
  62:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
  63:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  64:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #define ADC_STAB_DELAY_US         3
  65:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #define ADC_TEMPSENSOR_DELAY_US   10
  66:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  67:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #define ADC_SQR_MASK            (ADC_SQR3_SQ11 >> ADC_SQR3_SQ11_Pos)
  68:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #define ADC_SQR_SIZE            (ADC_SQR3_SQ12_Pos - ADC_SQR3_SQ11_Pos)
  69:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #define ADC_SQR_REGDIR          (-1)
  70:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  71:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** static void ADC_prvDmaConversionRedirect(void *pxDMA)
  72:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  30              		.loc 1 72 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  73:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_HandleType* pxADC = (ADC_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  35              		.loc 1 73 5 view .LVU1
  36              		.loc 1 73 21 is_stmt 0 view .LVU2
  37 0000 4069     		ldr	r0, [r0, #20]
  38              	.LVL1:
  74:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  75:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER &= ~ ADC_IER_EOCIE;
  39              		.loc 1 75 5 is_stmt 1 view .LVU3
  40              		.loc 1 75 10 is_stmt 0 view .LVU4
ARM GAS  /tmp/ccchCjVJ.s 			page 3


  41 0002 0268     		ldr	r2, [r0]
  76:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  77:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_SAFE_CALLBACK(pxADC->Callbacks.ConvComplete, pxADC);
  42              		.loc 1 77 5 view .LVU5
  43 0004 C168     		ldr	r1, [r0, #12]
  75:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  44              		.loc 1 75 22 view .LVU6
  45 0006 5368     		ldr	r3, [r2, #4]
  46 0008 23F00403 		bic	r3, r3, #4
  47 000c 5360     		str	r3, [r2, #4]
  48              		.loc 1 77 5 is_stmt 1 view .LVU7
  49              		.loc 1 77 5 view .LVU8
  50 000e 01B1     		cbz	r1, .L1
  51              		.loc 1 77 5 discriminator 1 view .LVU9
  52 0010 0847     		bx	r1	@ indirect register sibling call
  53              	.LVL2:
  54              	.L1:
  78:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
  55              		.loc 1 78 1 is_stmt 0 view .LVU10
  56 0012 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE167:
  60              		.section	.text.ADC_prvCommonChannelConfig,"ax",%progbits
  61              		.align	1
  62              		.p2align 2,,3
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  66              		.fpu fpv4-sp-d16
  68              	ADC_prvCommonChannelConfig:
  69              	.LVL3:
  70              	.LFB170:
  79:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  80:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_DMA_ERROR_DETECT
  81:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** static void ADC_prvDmaErrorRedirect(void *pxDMA)
  82:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  83:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_HandleType* pxADC = (ADC_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  84:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  85:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Update error code */
  86:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Errors |= ADC_ERROR_DMA;
  87:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  88:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_SAFE_CALLBACK(pxADC->Callbacks.Error, pxADC);
  89:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
  90:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
  91:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  92:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /* Sets the sample time for a channel configuration */
  93:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** static void ADC_prvSampleTimeConfig(ADC_HandleType * pxADC, const ADC_ChannelInitType * pxChannel)
  94:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  95:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     __IO uint32_t *pulSMPR = &pxADC->Inst->SMPR2;
  96:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulNumber = pxChannel->Number;
  97:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
  98:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Channel sampling time configuration */
  99:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (ulNumber > 10)
 100:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 101:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pulSMPR = &pxADC->Inst->SMPR1;
 102:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ulNumber -= 10;
 103:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
ARM GAS  /tmp/ccchCjVJ.s 			page 4


 104:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ulNumber *= 3;
 105:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 106:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* set the sample time */
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     MODIFY_REG(*pulSMPR, ADC_SMPR2_SMP10 << ulNumber, pxChannel->SampleTime << ulNumber);
 108:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 109:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 110:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /* Enables an internal channel for conversion */
 111:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** static void ADC_prvInitInternalChannel(ADC_HandleType * pxADC, uint8_t ucChannel)
 112:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 113:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #if (ADC_COUNT > 1)
 114:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Only ADC1 has access to internal measurement channels */
 115:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (pxADC->Inst == ADC1)
 116:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 117:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 118:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* if ADC1 channel 18 is selected, enable VBAT */
 119:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         if (ucChannel == 18U)
 120:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 121:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* enable the VBAT input */
 122:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ADC_COMMON()->CCR |= ADC_CCR_VBATEN;
 123:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 124:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* if ADC1 channel 16 or 17 is selected, enable Temperature sensor and VREFINT */
 125:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         else if ((ucChannel == 16U) ||
 126:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  (ucChannel == 17U))
 127:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 128:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* enable the TS-VREF input */
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ADC_COMMON()->CCR |= ADC_CCR_TSEN;
 130:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 131:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if (ucChannel == 16U)
 132:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 133:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 /* wait temperature sensor stabilization */
 134:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 XPD_vDelay_us(ADC_TEMPSENSOR_DELAY_US);
 135:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 136:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 137:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 138:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 139:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 140:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /* Common (regular-injected) channel configuration includes:
 141:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *  - Sample Time
 142:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *  - Watchdogs channel selection
 143:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *  - Internal channels activation */
 144:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** static uint8_t ADC_prvCommonChannelConfig(
 145:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_HandleType *            pxADC,
 146:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         const ADC_ChannelInitType   axChannels[],
 147:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint8_t                     ucChannelCount)
 148:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
  71              		.loc 1 148 1 is_stmt 1 view -0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
 149:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t ucAWD1Chs = 0;
  75              		.loc 1 149 5 view .LVU12
  76              	.LBB18:
 150:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 151:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 152:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint8_t i;
  77              		.loc 1 152 9 view .LVU13
 153:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
ARM GAS  /tmp/ccchCjVJ.s 			page 5


 154:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Channel sampling time configuration */
 155:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         for (i = 0; i < ucChannelCount; i++)
  78              		.loc 1 155 9 view .LVU14
  79              		.loc 1 155 21 view .LVU15
  80              	.LBE18:
 148:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t ucAWD1Chs = 0;
  81              		.loc 1 148 1 is_stmt 0 view .LVU16
  82 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  83              	.LCFI0:
  84              		.cfi_def_cfa_offset 32
  85              		.cfi_offset 3, -32
  86              		.cfi_offset 4, -28
  87              		.cfi_offset 5, -24
  88              		.cfi_offset 6, -20
  89              		.cfi_offset 7, -16
  90              		.cfi_offset 8, -12
  91              		.cfi_offset 9, -8
  92              		.cfi_offset 14, -4
  93              	.LBB41:
  94              		.loc 1 155 9 view .LVU17
  95 0004 002A     		cmp	r2, #0
  96 0006 51D0     		beq	.L13
  97 0008 4FF00609 		mov	r9, #6
  98 000c 013A     		subs	r2, r2, #1
  99              	.LVL4:
 100              		.loc 1 155 9 view .LVU18
 101 000e 0746     		mov	r7, r0
 102 0010 0C46     		mov	r4, r1
 103 0012 D2B2     		uxtb	r2, r2
 104 0014 01EB0903 		add	r3, r1, r9
 105              	.LBE41:
 149:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 106              		.loc 1 149 13 view .LVU19
 107 0018 0026     		movs	r6, #0
 108              	.LBB42:
 109              	.LBB19:
 110              	.LBB20:
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 111              		.loc 1 107 5 view .LVU20
 112 001a 0725     		movs	r5, #7
 113 001c 19FB0239 		smlabb	r9, r9, r2, r3
 114              	.LBE20:
 115              	.LBE19:
 116              	.LBB26:
 117              	.LBB27:
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 118              		.loc 1 129 31 view .LVU21
 119 0020 DFF89080 		ldr	r8, .L17
 120 0024 0DE0     		b	.L12
 121              	.LVL5:
 122              	.L16:
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 123              		.loc 1 129 31 view .LVU22
 124              	.LBE27:
 125              	.LBE26:
 126              	.LBB32:
 127              	.LBB21:
ARM GAS  /tmp/ccchCjVJ.s 			page 6


  95:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulNumber = pxChannel->Number;
 128              		.loc 1 95 20 view .LVU23
 129 0026 8A69     		ldr	r2, [r1, #24]
 130              	.LVL6:
 104:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 131              		.loc 1 104 5 is_stmt 1 view .LVU24
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 132              		.loc 1 107 5 view .LVU25
 133 0028 5340     		eors	r3, r3, r2
 134 002a 03EA0E03 		and	r3, r3, lr
 135 002e 5340     		eors	r3, r3, r2
 136 0030 8B61     		str	r3, [r1, #24]
 137              	.LVL7:
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 138              		.loc 1 107 5 is_stmt 0 view .LVU26
 139              	.LBE21:
 140              	.LBE32:
 156:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 157:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Sample time configuration */
 158:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ADC_prvSampleTimeConfig(pxADC, &axChannels[i]);
 159:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 160:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Internal channel configuration (if applicable) */
 161:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ADC_prvInitInternalChannel(pxADC, axChannels[i].Number);
 141              		.loc 1 161 13 is_stmt 1 view .LVU27
 142              	.LBB33:
 143              	.LBI26:
 111:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 144              		.loc 1 111 13 view .LVU28
 145              	.LBB28:
 119:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 146              		.loc 1 119 9 view .LVU29
 125:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  (ucChannel == 17U))
 147              		.loc 1 125 14 view .LVU30
 148              	.L7:
 125:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  (ucChannel == 17U))
 149              		.loc 1 125 14 is_stmt 0 view .LVU31
 150              	.LBE28:
 151              	.LBE33:
 162:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 163:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* If a watchdog is used for the channel, set it in the configuration */
 164:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if (axChannels[i].Watchdog == ADC_AWD1)
 152              		.loc 1 164 13 is_stmt 1 view .LVU32
 153              		.loc 1 164 16 is_stmt 0 view .LVU33
 154 0032 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 155 0034 0634     		adds	r4, r4, #6
 156              	.LVL8:
 157              		.loc 1 164 16 view .LVU34
 158 0036 012B     		cmp	r3, #1
 159 0038 01D1     		bne	.L11
 165:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 166:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 167:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ucAWD1Chs++;
 160              		.loc 1 167 17 is_stmt 1 view .LVU35
 161              		.loc 1 167 26 is_stmt 0 view .LVU36
 162 003a 0136     		adds	r6, r6, #1
 163              	.LVL9:
 164              		.loc 1 167 26 view .LVU37
ARM GAS  /tmp/ccchCjVJ.s 			page 7


 165 003c F6B2     		uxtb	r6, r6
 166              	.LVL10:
 167              	.L11:
 155:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 168              		.loc 1 155 41 is_stmt 1 discriminator 2 view .LVU38
 155:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 169              		.loc 1 155 21 discriminator 2 view .LVU39
 155:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 170              		.loc 1 155 9 is_stmt 0 discriminator 2 view .LVU40
 171 003e A145     		cmp	r9, r4
 172 0040 35D0     		beq	.L5
 173              	.LVL11:
 174              	.L12:
 158:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 175              		.loc 1 158 13 is_stmt 1 view .LVU41
 176              	.LBB34:
 177              	.LBB22:
 101:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ulNumber -= 10;
 178              		.loc 1 101 9 view .LVU42
 179              	.LBE22:
 180              	.LBE34:
 158:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 181              		.loc 1 158 13 is_stmt 0 view .LVU43
 182 0042 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 183              	.LVL12:
 184              	.LBB35:
 185              	.LBI19:
  93:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 186              		.loc 1 93 13 is_stmt 1 view .LVU44
 187              	.LBB23:
  95:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulNumber = pxChannel->Number;
 188              		.loc 1 95 5 view .LVU45
 189 0044 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 104:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 190              		.loc 1 104 14 is_stmt 0 view .LVU46
 191 0046 00EB4003 		add	r3, r0, r0, lsl #1
 102:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 192              		.loc 1 102 18 view .LVU47
 193 004a A0F10A0C 		sub	ip, r0, #10
  99:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 194              		.loc 1 99 8 view .LVU48
 195 004e 0A28     		cmp	r0, #10
  95:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulNumber = pxChannel->Number;
 196              		.loc 1 95 36 view .LVU49
 197 0050 3968     		ldr	r1, [r7]
 198              	.LVL13:
  96:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 199              		.loc 1 96 5 is_stmt 1 view .LVU50
  99:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 200              		.loc 1 99 5 view .LVU51
 102:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 201              		.loc 1 102 9 view .LVU52
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 202              		.loc 1 107 5 is_stmt 0 view .LVU53
 203 0052 05FA03FE 		lsl	lr, r5, r3
 104:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 204              		.loc 1 104 14 view .LVU54
ARM GAS  /tmp/ccchCjVJ.s 			page 8


 205 0056 0CEB4C0C 		add	ip, ip, ip, lsl #1
 206              	.LVL14:
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 207              		.loc 1 107 5 view .LVU55
 208 005a 02FA03F3 		lsl	r3, r2, r3
  99:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 209              		.loc 1 99 8 view .LVU56
 210 005e E2D9     		bls	.L16
 211              	.LBE23:
 212              	.LBE35:
 213              	.LBB36:
 214              	.LBB29:
 122:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 215              		.loc 1 122 13 is_stmt 1 view .LVU57
 216              	.LBE29:
 217              	.LBE36:
 218              	.LBB37:
 219              	.LBB24:
 101:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ulNumber -= 10;
 220              		.loc 1 101 17 is_stmt 0 view .LVU58
 221 0060 D1F814E0 		ldr	lr, [r1, #20]
 222              	.LVL15:
 104:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 223              		.loc 1 104 5 is_stmt 1 view .LVU59
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 224              		.loc 1 107 5 view .LVU60
 225 0064 02FA0CF2 		lsl	r2, r2, ip
 226 0068 05FA0CF3 		lsl	r3, r5, ip
 227              	.LBE24:
 228              	.LBE37:
 229              	.LBB38:
 230              	.LBB30:
 119:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 231              		.loc 1 119 12 is_stmt 0 view .LVU61
 232 006c 1228     		cmp	r0, #18
 233              	.LBE30:
 234              	.LBE38:
 235              	.LBB39:
 236              	.LBB25:
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 237              		.loc 1 107 5 view .LVU62
 238 006e 82EA0E02 		eor	r2, r2, lr
 239 0072 02EA0302 		and	r2, r2, r3
 240 0076 82EA0E02 		eor	r2, r2, lr
 241 007a 4A61     		str	r2, [r1, #20]
 242              	.LVL16:
 107:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 243              		.loc 1 107 5 view .LVU63
 244              	.LBE25:
 245              	.LBE39:
 161:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 246              		.loc 1 161 13 is_stmt 1 view .LVU64
 247              	.LBB40:
 111:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 248              		.loc 1 111 13 view .LVU65
 249              	.LBB31:
 119:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
ARM GAS  /tmp/ccchCjVJ.s 			page 9


 250              		.loc 1 119 9 view .LVU66
 119:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 251              		.loc 1 119 12 is_stmt 0 view .LVU67
 252 007c 06D1     		bne	.L8
 122:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 253              		.loc 1 122 31 view .LVU68
 254 007e D8F80830 		ldr	r3, [r8, #8]
 255 0082 43F08073 		orr	r3, r3, #16777216
 256 0086 C8F80830 		str	r3, [r8, #8]
 257 008a D2E7     		b	.L7
 258              	.L8:
 125:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  (ucChannel == 17U))
 259              		.loc 1 125 14 is_stmt 1 view .LVU69
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 260              		.loc 1 129 13 view .LVU70
 125:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  (ucChannel == 17U))
 261              		.loc 1 125 17 is_stmt 0 view .LVU71
 262 008c A0F11003 		sub	r3, r0, #16
 263 0090 012B     		cmp	r3, #1
 264 0092 CED8     		bhi	.L7
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 265              		.loc 1 129 31 view .LVU72
 266 0094 D8F80830 		ldr	r3, [r8, #8]
 131:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 267              		.loc 1 131 16 view .LVU73
 268 0098 1028     		cmp	r0, #16
 129:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 269              		.loc 1 129 31 view .LVU74
 270 009a 43F40003 		orr	r3, r3, #8388608
 271 009e C8F80830 		str	r3, [r8, #8]
 131:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 272              		.loc 1 131 13 is_stmt 1 view .LVU75
 131:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 273              		.loc 1 131 16 is_stmt 0 view .LVU76
 274 00a2 C6D1     		bne	.L7
 134:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 275              		.loc 1 134 17 is_stmt 1 view .LVU77
 276 00a4 0A20     		movs	r0, #10
 277              	.LVL17:
 134:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 278              		.loc 1 134 17 is_stmt 0 view .LVU78
 279 00a6 FFF7FEFF 		bl	XPD_vDelay_us
 280              	.LVL18:
 281 00aa C2E7     		b	.L7
 282              	.LVL19:
 283              	.L13:
 134:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 284              		.loc 1 134 17 view .LVU79
 285              	.LBE31:
 286              	.LBE40:
 287              	.LBE42:
 149:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 288              		.loc 1 149 13 view .LVU80
 289 00ac 1646     		mov	r6, r2
 290              	.LVL20:
 291              	.L5:
 168:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
ARM GAS  /tmp/ccchCjVJ.s 			page 10


 169:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 170:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 171:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return ucAWD1Chs;
 292              		.loc 1 171 5 is_stmt 1 view .LVU81
 172:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 293              		.loc 1 172 1 is_stmt 0 view .LVU82
 294 00ae 3046     		mov	r0, r6
 295 00b0 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 296              	.L18:
 297              		.align	2
 298              	.L17:
 299 00b4 00230240 		.word	1073881856
 300              		.cfi_endproc
 301              	.LFE170:
 303              		.section	.text.ADC_vClockConfig,"ax",%progbits
 304              		.align	1
 305              		.p2align 2,,3
 306              		.global	ADC_vClockConfig
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	ADC_vClockConfig:
 313              	.LVL21:
 314              	.LFB165:
  42:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR &= ~ADC_CCR_PRESC;
 315              		.loc 1 42 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
  43:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR |= (ClockSource << ADC_CCR_PRESC_Pos) & ADC_CCR_PRESC_Msk;
 320              		.loc 1 43 5 view .LVU84
  43:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR |= (ClockSource << ADC_CCR_PRESC_Pos) & ADC_CCR_PRESC_Msk;
 321              		.loc 1 43 23 is_stmt 0 view .LVU85
 322 0000 054B     		ldr	r3, .L20
  44:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 323              		.loc 1 44 39 view .LVU86
 324 0002 8004     		lsls	r0, r0, #18
 325              	.LVL22:
  43:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR |= (ClockSource << ADC_CCR_PRESC_Pos) & ADC_CCR_PRESC_Msk;
 326              		.loc 1 43 23 view .LVU87
 327 0004 9A68     		ldr	r2, [r3, #8]
  44:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 328              		.loc 1 44 61 view .LVU88
 329 0006 00F47010 		and	r0, r0, #3932160
  43:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_COMMON()->CCR |= (ClockSource << ADC_CCR_PRESC_Pos) & ADC_CCR_PRESC_Msk;
 330              		.loc 1 43 23 view .LVU89
 331 000a 22F47012 		bic	r2, r2, #3932160
 332 000e 9A60     		str	r2, [r3, #8]
  44:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 333              		.loc 1 44 5 is_stmt 1 view .LVU90
  44:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 334              		.loc 1 44 23 is_stmt 0 view .LVU91
 335 0010 9A68     		ldr	r2, [r3, #8]
 336 0012 1043     		orrs	r0, r0, r2
 337 0014 9860     		str	r0, [r3, #8]
ARM GAS  /tmp/ccchCjVJ.s 			page 11


  45:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 338              		.loc 1 45 1 view .LVU92
 339 0016 7047     		bx	lr
 340              	.L21:
 341              		.align	2
 342              	.L20:
 343 0018 00230240 		.word	1073881856
 344              		.cfi_endproc
 345              	.LFE165:
 347              		.section	.text.ADC_ulClockFreq_Hz,"ax",%progbits
 348              		.align	1
 349              		.p2align 2,,3
 350              		.global	ADC_ulClockFreq_Hz
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu fpv4-sp-d16
 356              	ADC_ulClockFreq_Hz:
 357              	.LFB166:
  52:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return RCC_ulClockFreq_Hz(PCLK2) / ((((ADC_COMMON()->CCR & ADC_CCR_PRESC_Msk) >> ADC_CCR_PRESC_
 358              		.loc 1 52 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
  53:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ) + 1) * 2);
 362              		.loc 1 53 5 view .LVU94
  52:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return RCC_ulClockFreq_Hz(PCLK2) / ((((ADC_COMMON()->CCR & ADC_CCR_PRESC_Msk) >> ADC_CCR_PRESC_
 363              		.loc 1 52 1 is_stmt 0 view .LVU95
 364 0000 08B5     		push	{r3, lr}
 365              	.LCFI1:
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
  53:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ) + 1) * 2);
 369              		.loc 1 53 12 view .LVU96
 370 0002 0820     		movs	r0, #8
 371 0004 FFF7FEFF 		bl	RCC_ulClockFreq_Hz
 372              	.LVL23:
  53:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ) + 1) * 2);
 373              		.loc 1 53 56 view .LVU97
 374 0008 044B     		ldr	r3, .L24
 375 000a 9B68     		ldr	r3, [r3, #8]
  53:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ) + 1) * 2);
 376              		.loc 1 53 83 view .LVU98
 377 000c C3F38343 		ubfx	r3, r3, #18, #4
  54:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   }
 378              		.loc 1 54 3 view .LVU99
 379 0010 0133     		adds	r3, r3, #1
  54:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****   }
 380              		.loc 1 54 8 view .LVU100
 381 0012 5B00     		lsls	r3, r3, #1
  55:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 382              		.loc 1 55 3 view .LVU101
 383 0014 B0FBF3F0 		udiv	r0, r0, r3
 384 0018 08BD     		pop	{r3, pc}
 385              	.L25:
 386 001a 00BF     		.align	2
ARM GAS  /tmp/ccchCjVJ.s 			page 12


 387              	.L24:
 388 001c 00230240 		.word	1073881856
 389              		.cfi_endproc
 390              	.LFE166:
 392              		.section	.text.ADC_vInit,"ax",%progbits
 393              		.align	1
 394              		.p2align 2,,3
 395              		.global	ADC_vInit
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 399              		.fpu fpv4-sp-d16
 401              	ADC_vInit:
 402              	.LVL24:
 403              	.LFB171:
 173:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 174:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @addtogroup ADC_Core_Exported_Functions
 175:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
 176:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 177:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 178:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Initializes the ADC peripheral using the setup configuration.
 179:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 180:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxConfig: pointer to ADC setup configuration
 181:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 182:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInit(ADC_HandleType * pxADC, const ADC_InitType * pxConfig)
 183:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 404              		.loc 1 183 1 is_stmt 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 184:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulCR1, ulCR1Mask;
 408              		.loc 1 184 5 view .LVU103
 185:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 186:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Enable clock */
 187:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     RCC_vClockEnable(pxADC->CtrlPos);
 409              		.loc 1 187 5 view .LVU104
 183:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulCR1, ulCR1Mask;
 410              		.loc 1 183 1 is_stmt 0 view .LVU105
 411 0000 70B5     		push	{r4, r5, r6, lr}
 412              	.LCFI2:
 413              		.cfi_def_cfa_offset 16
 414              		.cfi_offset 4, -16
 415              		.cfi_offset 5, -12
 416              		.cfi_offset 6, -8
 417              		.cfi_offset 14, -4
 183:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulCR1, ulCR1Mask;
 418              		.loc 1 183 1 view .LVU106
 419 0002 0D46     		mov	r5, r1
 420 0004 0446     		mov	r4, r0
 421              		.loc 1 187 5 view .LVU107
 422 0006 008C     		ldrh	r0, [r0, #32]
 423              	.LVL25:
 424              		.loc 1 187 5 view .LVU108
 425 0008 FFF7FEFF 		bl	RCC_vClockEnable
 426              	.LVL26:
 188:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 189:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ulCR1Mask = ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_RES;
ARM GAS  /tmp/ccchCjVJ.s 			page 13


 427              		.loc 1 189 5 is_stmt 1 view .LVU109
 190:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 191:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* The bit config of CR1 is stored with an offset */
 192:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ulCR1 = (pxConfig->w >> 6) & ~(ADC_CFGR_DISCEN | ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM);
 428              		.loc 1 192 5 view .LVU110
 429              		.loc 1 192 22 is_stmt 0 view .LVU111
 430 000c 2B68     		ldr	r3, [r5]
 431              		.loc 1 192 26 view .LVU112
 432 000e 9A09     		lsrs	r2, r3, #6
 193:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 194:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (pxConfig->DiscontinuousCount != 0)
 433              		.loc 1 194 8 view .LVU113
 434 0010 13F4703F 		tst	r3, #245760
 192:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 435              		.loc 1 192 11 view .LVU114
 436 0014 22F4F812 		bic	r2, r2, #2031616
 437              	.LVL27:
 438              		.loc 1 194 5 is_stmt 1 view .LVU115
 439              		.loc 1 194 8 is_stmt 0 view .LVU116
 440 0018 06D0     		beq	.L27
 195:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 196:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ulCR1 |= ADC_CFGR_DISCEN | ((pxConfig->DiscontinuousCount - 1) << ADC_CFGR_DISCNUM_Pos);
 441              		.loc 1 196 9 is_stmt 1 view .LVU117
 442              		.loc 1 196 46 is_stmt 0 view .LVU118
 443 001a C3F38333 		ubfx	r3, r3, #14, #4
 444              		.loc 1 196 67 view .LVU119
 445 001e 013B     		subs	r3, r3, #1
 446              		.loc 1 196 15 view .LVU120
 447 0020 42EA4342 		orr	r2, r2, r3, lsl #17
 448              	.LVL28:
 449              		.loc 1 196 15 view .LVU121
 450 0024 42F48032 		orr	r2, r2, #65536
 451              	.LVL29:
 452              	.L27:
 197:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 198:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 199:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     MODIFY_REG(pxADC->Inst->CFGR, ulCR1Mask, ulCR1);
 453              		.loc 1 199 5 is_stmt 1 view .LVU122
 454 0028 2068     		ldr	r0, [r4]
 455 002a 074B     		ldr	r3, .L33
 456 002c C568     		ldr	r5, [r0, #12]
 457              	.LVL30:
 458              		.loc 1 199 5 is_stmt 0 view .LVU123
 459 002e 0749     		ldr	r1, .L33+4
 460 0030 2B40     		ands	r3, r3, r5
 200:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 201:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* dependencies initialization */
 202:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_SAFE_CALLBACK(pxADC->Callbacks.DepInit, pxADC);
 461              		.loc 1 202 5 view .LVU124
 462 0032 6568     		ldr	r5, [r4, #4]
 199:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 463              		.loc 1 199 5 view .LVU125
 464 0034 1140     		ands	r1, r1, r2
 465 0036 0B43     		orrs	r3, r3, r1
 466 0038 C360     		str	r3, [r0, #12]
 467              		.loc 1 202 5 is_stmt 1 view .LVU126
 468              		.loc 1 202 5 view .LVU127
ARM GAS  /tmp/ccchCjVJ.s 			page 14


 469 003a 25B1     		cbz	r5, .L26
 470              		.loc 1 202 5 discriminator 1 view .LVU128
 471 003c 2046     		mov	r0, r4
 472 003e 2B46     		mov	r3, r5
 203:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 473              		.loc 1 203 1 is_stmt 0 discriminator 1 view .LVU129
 474 0040 BDE87040 		pop	{r4, r5, r6, lr}
 475              	.LCFI3:
 476              		.cfi_remember_state
 477              		.cfi_restore 14
 478              		.cfi_restore 6
 479              		.cfi_restore 5
 480              		.cfi_restore 4
 481              		.cfi_def_cfa_offset 0
 482              	.LVL31:
 202:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 483              		.loc 1 202 5 discriminator 1 view .LVU130
 484 0044 1847     		bx	r3	@ indirect register sibling call
 485              	.LVL32:
 486              	.L26:
 487              	.LCFI4:
 488              		.cfi_restore_state
 489              		.loc 1 203 1 view .LVU131
 490 0046 70BD     		pop	{r4, r5, r6, pc}
 491              	.LVL33:
 492              	.L34:
 493              		.loc 1 203 1 view .LVU132
 494              		.align	2
 495              	.L33:
 496 0048 E3FFF0FF 		.word	-983069
 497 004c 1C000F00 		.word	983068
 498              		.cfi_endproc
 499              	.LFE171:
 501              		.section	.text.ADC_vDeinit,"ax",%progbits
 502              		.align	1
 503              		.p2align 2,,3
 504              		.global	ADC_vDeinit
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 508              		.fpu fpv4-sp-d16
 510              	ADC_vDeinit:
 511              	.LVL34:
 512              	.LFB172:
 204:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 205:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 206:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Deinitializes the ADC peripheral.
 207:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 208:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 209:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vDeinit(ADC_HandleType * pxADC)
 210:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 513              		.loc 1 210 1 is_stmt 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 211:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Turn off ADC */
 212:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->CR &= ~ADC_CR_ADEN;
ARM GAS  /tmp/ccchCjVJ.s 			page 15


 517              		.loc 1 212 5 view .LVU134
 518              		.loc 1 212 10 is_stmt 0 view .LVU135
 519 0000 0268     		ldr	r2, [r0]
 213:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 214:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Deinitialize peripheral dependencies */
 215:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_SAFE_CALLBACK(pxADC->Callbacks.DepDeinit, pxADC);
 520              		.loc 1 215 5 view .LVU136
 521 0002 8168     		ldr	r1, [r0, #8]
 212:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 522              		.loc 1 212 21 view .LVU137
 523 0004 9368     		ldr	r3, [r2, #8]
 524 0006 23F00103 		bic	r3, r3, #1
 210:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Turn off ADC */
 525              		.loc 1 210 1 view .LVU138
 526 000a 10B5     		push	{r4, lr}
 527              	.LCFI5:
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 4, -8
 530              		.cfi_offset 14, -4
 210:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Turn off ADC */
 531              		.loc 1 210 1 view .LVU139
 532 000c 0446     		mov	r4, r0
 212:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 533              		.loc 1 212 21 view .LVU140
 534 000e 9360     		str	r3, [r2, #8]
 535              		.loc 1 215 5 is_stmt 1 view .LVU141
 536              		.loc 1 215 5 view .LVU142
 537 0010 01B1     		cbz	r1, .L36
 538              		.loc 1 215 5 discriminator 1 view .LVU143
 539 0012 8847     		blx	r1
 540              	.LVL35:
 541              	.L36:
 542              		.loc 1 215 5 discriminator 3 view .LVU144
 216:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 217:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* disable clock */
 218:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     RCC_vClockDisable(pxADC->CtrlPos);
 543              		.loc 1 218 5 discriminator 3 view .LVU145
 544 0014 208C     		ldrh	r0, [r4, #32]
 219:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 545              		.loc 1 219 1 is_stmt 0 discriminator 3 view .LVU146
 546 0016 BDE81040 		pop	{r4, lr}
 547              	.LCFI6:
 548              		.cfi_restore 14
 549              		.cfi_restore 4
 550              		.cfi_def_cfa_offset 0
 551              	.LVL36:
 218:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 552              		.loc 1 218 5 discriminator 3 view .LVU147
 553 001a FFF7FEBF 		b	RCC_vClockDisable
 554              	.LVL37:
 555              		.cfi_endproc
 556              	.LFE172:
 558 001e 00BF     		.section	.text.ADC_vChannelConfig,"ax",%progbits
 559              		.align	1
 560              		.p2align 2,,3
 561              		.global	ADC_vChannelConfig
 562              		.syntax unified
ARM GAS  /tmp/ccchCjVJ.s 			page 16


 563              		.thumb
 564              		.thumb_func
 565              		.fpu fpv4-sp-d16
 567              	ADC_vChannelConfig:
 568              	.LVL38:
 569              	.LFB173:
 220:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 221:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 222:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Initializes the regular ADC channels for conversion using the setup configuration.
 223:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 224:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param axChannels: ADC regular channel configuration array pointer
 225:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param ucChannelCount: number of channels to configure
 226:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 227:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vChannelConfig(
 228:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_HandleType *            pxADC,
 229:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         const ADC_ChannelInitType   axChannels[],
 230:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint8_t                     ucChannelCount)
 231:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 570              		.loc 1 231 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 232:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i;
 574              		.loc 1 232 5 view .LVU149
 233:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulSeqOffset = ADC_SQR3_SQ11_Pos;
 575              		.loc 1 233 5 view .LVU150
 234:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     __IO uint32_t *pulSQR = &pxADC->Inst->SQR3;
 576              		.loc 1 234 5 view .LVU151
 231:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i;
 577              		.loc 1 231 1 is_stmt 0 view .LVU152
 578 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 579              	.LCFI7:
 580              		.cfi_def_cfa_offset 24
 581              		.cfi_offset 4, -24
 582              		.cfi_offset 5, -20
 583              		.cfi_offset 6, -16
 584              		.cfi_offset 7, -12
 585              		.cfi_offset 8, -8
 586              		.cfi_offset 14, -4
 235:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t ucAWD1Chs = 0;
 236:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 237:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Sequencer configuration */
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         for (i = 0; i < ucChannelCount; i++)
 587              		.loc 1 238 9 view .LVU153
 588 0004 9046     		mov	r8, r2
 231:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i;
 589              		.loc 1 231 1 view .LVU154
 590 0006 0746     		mov	r7, r0
 234:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t ucAWD1Chs = 0;
 591              		.loc 1 234 35 view .LVU155
 592 0008 0268     		ldr	r2, [r0]
 593              	.LVL39:
 235:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t ucAWD1Chs = 0;
 594              		.loc 1 235 5 is_stmt 1 view .LVU156
 595              		.loc 1 238 9 view .LVU157
 596              		.loc 1 238 21 view .LVU158
 597              		.loc 1 238 9 is_stmt 0 view .LVU159
ARM GAS  /tmp/ccchCjVJ.s 			page 17


 598 000a B8F1000F 		cmp	r8, #0
 599 000e 2BD0     		beq	.L47
 239:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             MODIFY_REG(*pulSQR, ADC_SQR_MASK << ulSeqOffset,
 600              		.loc 1 240 13 is_stmt 1 view .LVU160
 601 0010 906B     		ldr	r0, [r2, #56]
 602              	.LVL40:
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 603              		.loc 1 238 9 is_stmt 0 view .LVU161
 604 0012 B8F1010F 		cmp	r8, #1
 605              		.loc 1 240 13 view .LVU162
 606 0016 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 607 0018 80EA8313 		eor	r3, r0, r3, lsl #6
 608 001c 03F4F863 		and	r3, r3, #1984
 609 0020 83EA0003 		eor	r3, r3, r0
 610 0024 9363     		str	r3, [r2, #56]
 241:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
 242:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 243:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Advance to next sequence element */
 244:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ulSeqOffset += ADC_SQR_SIZE;
 611              		.loc 1 244 13 is_stmt 1 view .LVU163
 612              	.LVL41:
 245:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 246:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Jump to next register when the current one is filled */
 247:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if (ulSeqOffset > (32 - ADC_SQR_SIZE))
 613              		.loc 1 247 13 view .LVU164
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 614              		.loc 1 238 41 view .LVU165
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 615              		.loc 1 238 21 view .LVU166
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 616              		.loc 1 238 9 is_stmt 0 view .LVU167
 617 0026 1FD9     		bls	.L47
 618 0028 A8F10203 		sub	r3, r8, #2
 619 002c 02F13806 		add	r6, r2, #56
 620              	.LVL42:
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 621              		.loc 1 238 9 view .LVU168
 622 0030 0620     		movs	r0, #6
 623 0032 8A1D     		adds	r2, r1, #6
 624 0034 DBB2     		uxtb	r3, r3
 625 0036 0D46     		mov	r5, r1
 244:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 626              		.loc 1 244 25 view .LVU169
 627 0038 0C24     		movs	r4, #12
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
 628              		.loc 1 240 13 view .LVU170
 629 003a 4FF01F0C 		mov	ip, #31
 630 003e 10FB0320 		smlabb	r0, r0, r3, r2
 631              	.LVL43:
 632              	.L46:
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
 633              		.loc 1 240 13 is_stmt 1 view .LVU171
 248:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 249:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 pulSQR += ADC_SQR_REGDIR;
 634              		.loc 1 249 17 view .LVU172
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
ARM GAS  /tmp/ccchCjVJ.s 			page 18


 635              		.loc 1 240 13 is_stmt 0 view .LVU173
 636 0042 AB79     		ldrb	r3, [r5, #6]	@ zero_extendqisi2
 637 0044 0CFA04FE 		lsl	lr, ip, r4
 638 0048 3268     		ldr	r2, [r6]
 639 004a 0635     		adds	r5, r5, #6
 640 004c A340     		lsls	r3, r3, r4
 244:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 641              		.loc 1 244 25 view .LVU174
 642 004e 0634     		adds	r4, r4, #6
 643              	.LVL44:
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
 644              		.loc 1 240 13 view .LVU175
 645 0050 5340     		eors	r3, r3, r2
 247:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 646              		.loc 1 247 16 view .LVU176
 647 0052 1A2C     		cmp	r4, #26
 240:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     axChannels[i].Number << ulSeqOffset);
 648              		.loc 1 240 13 view .LVU177
 649 0054 03EA0E03 		and	r3, r3, lr
 650 0058 83EA0203 		eor	r3, r3, r2
 651 005c 3360     		str	r3, [r6]
 244:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 652              		.loc 1 244 13 is_stmt 1 view .LVU178
 653              	.LVL45:
 247:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 654              		.loc 1 247 13 view .LVU179
 247:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 655              		.loc 1 247 16 is_stmt 0 view .LVU180
 656 005e 01D9     		bls	.L45
 657              		.loc 1 249 24 view .LVU181
 658 0060 043E     		subs	r6, r6, #4
 659              	.LVL46:
 250:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ulSeqOffset = 0;
 660              		.loc 1 250 17 is_stmt 1 view .LVU182
 661              		.loc 1 250 29 is_stmt 0 view .LVU183
 662 0062 0024     		movs	r4, #0
 663              	.LVL47:
 664              	.L45:
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 665              		.loc 1 238 41 is_stmt 1 view .LVU184
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 666              		.loc 1 238 21 view .LVU185
 238:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 667              		.loc 1 238 9 is_stmt 0 view .LVU186
 668 0064 A842     		cmp	r0, r5
 669 0066 ECD1     		bne	.L46
 670              	.LVL48:
 671              	.L47:
 251:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 252:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 253:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 254:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Forward to channel common configurator */
 255:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ucAWD1Chs = ADC_prvCommonChannelConfig(pxADC, axChannels, ucChannelCount);
 672              		.loc 1 255 9 is_stmt 1 view .LVU187
 673              		.loc 1 255 21 is_stmt 0 view .LVU188
 674 0068 4246     		mov	r2, r8
 675 006a 3846     		mov	r0, r7
ARM GAS  /tmp/ccchCjVJ.s 			page 19


 676 006c FFF7FEFF 		bl	ADC_prvCommonChannelConfig
 677              	.LVL49:
 678              	.LBB43:
 256:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 257:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Configuration of AWD1 */
 258:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 259:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             uint32_t ulClrMask = ADC_CFGR_AWD1SGL;
 679              		.loc 1 259 13 is_stmt 1 view .LVU189
 260:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             uint32_t ulSetMask = 0;
 680              		.loc 1 260 13 view .LVU190
 261:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 262:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if (ucAWD1Chs == 0)
 681              		.loc 1 262 13 view .LVU191
 682              		.loc 1 262 16 is_stmt 0 view .LVU192
 683 0070 98B9     		cbnz	r0, .L57
 684 0072 3B68     		ldr	r3, [r7]
 685 0074 6FF44004 		mvn	r4, #12582912
 686              	.LVL50:
 687              	.L48:
 263:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 264:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ulClrMask = ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL;
 265:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 266:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             else
 267:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 268:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ulSetMask = ADC_CFGR_AWD1EN;
 269:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 270:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 if (ucAWD1Chs == 1)
 271:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 {
 272:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     /* In case of a single channel, set SGL flag
 273:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                      * AWD1CH is set in common configurator */
 274:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     ulSetMask = ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL;
 275:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 }
 276:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 277:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 /* Disable other group's watchdog if it targeted a single channel */
 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 if ((pxADC->Inst->CFGR & (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN)) ==
 279:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 280:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 {
 281:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                     ulClrMask = ADC_CFGR_JAWD1EN;
 282:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 }
 283:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 284:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->CFGR = (pxADC->Inst->CFGR & (~ulClrMask)) | ulSetMask;
 688              		.loc 1 284 13 is_stmt 1 view .LVU193
 689              		.loc 1 284 45 is_stmt 0 view .LVU194
 690 0078 D968     		ldr	r1, [r3, #12]
 691              	.LBE43:
 285:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 286:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 287:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Set the number of conversions */
 288:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->SQR1 &= ~ADC_SQR1_L;
 289:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->SQR1 |= ((ucChannelCount - 1) << ADC_SQR1_L_Pos) & ADC_SQR1_L_Msk;
 692              		.loc 1 289 52 view .LVU195
 693 007a 08F1FF32 		add	r2, r8, #-1
 694              	.LBB44:
 284:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 695              		.loc 1 284 52 view .LVU196
 696 007e 2140     		ands	r1, r1, r4
 697              	.LBE44:
ARM GAS  /tmp/ccchCjVJ.s 			page 20


 698              		.loc 1 289 71 view .LVU197
 699 0080 02F00F02 		and	r2, r2, #15
 700              	.LBB45:
 284:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 701              		.loc 1 284 68 view .LVU198
 702 0084 0843     		orrs	r0, r0, r1
 703              	.LVL51:
 284:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 704              		.loc 1 284 31 view .LVU199
 705 0086 D860     		str	r0, [r3, #12]
 706              	.LBE45:
 288:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->SQR1 |= ((ucChannelCount - 1) << ADC_SQR1_L_Pos) & ADC_SQR1_L_Msk;
 707              		.loc 1 288 9 is_stmt 1 view .LVU200
 288:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->SQR1 |= ((ucChannelCount - 1) << ADC_SQR1_L_Pos) & ADC_SQR1_L_Msk;
 708              		.loc 1 288 27 is_stmt 0 view .LVU201
 709 0088 196B     		ldr	r1, [r3, #48]
 710 008a 21F00F01 		bic	r1, r1, #15
 711 008e 1963     		str	r1, [r3, #48]
 712              		.loc 1 289 9 is_stmt 1 view .LVU202
 713              		.loc 1 289 27 is_stmt 0 view .LVU203
 714 0090 196B     		ldr	r1, [r3, #48]
 715 0092 0A43     		orrs	r2, r2, r1
 716 0094 1A63     		str	r2, [r3, #48]
 290:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 291:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 717              		.loc 1 291 1 view .LVU204
 718 0096 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 719              	.LVL52:
 720              	.L57:
 721              	.LBB46:
 268:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 722              		.loc 1 268 17 is_stmt 1 view .LVU205
 270:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 {
 723              		.loc 1 270 17 view .LVU206
 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 724              		.loc 1 278 27 is_stmt 0 view .LVU207
 725 009a 3B68     		ldr	r3, [r7]
 274:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 }
 726              		.loc 1 274 31 view .LVU208
 727 009c 0128     		cmp	r0, #1
 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 728              		.loc 1 278 33 view .LVU209
 729 009e DA68     		ldr	r2, [r3, #12]
 274:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 }
 730              		.loc 1 274 31 view .LVU210
 731 00a0 14BF     		ite	ne
 732 00a2 4FF40000 		movne	r0, #8388608
 733              	.LVL53:
 274:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 }
 734              		.loc 1 274 31 view .LVU211
 735 00a6 4FF44000 		moveq	r0, #12582912
 736              	.LVL54:
 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 737              		.loc 1 278 17 is_stmt 1 view .LVU212
 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 738              		.loc 1 278 40 is_stmt 0 view .LVU213
 739 00aa 02F0A072 		and	r2, r2, #20971520
ARM GAS  /tmp/ccchCjVJ.s 			page 21


 278:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                           (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN))
 740              		.loc 1 278 20 view .LVU214
 741 00ae B2F1A07F 		cmp	r2, #20971520
 742 00b2 14BF     		ite	ne
 743 00b4 6FF48004 		mvnne	r4, #4194304
 744 00b8 6FF08074 		mvneq	r4, #16777216
 745 00bc DCE7     		b	.L48
 746              	.LBE46:
 747              		.cfi_endproc
 748              	.LFE173:
 750 00be 00BF     		.section	.text.ADC_vStart,"ax",%progbits
 751              		.align	1
 752              		.p2align 2,,3
 753              		.global	ADC_vStart
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu fpv4-sp-d16
 759              	ADC_vStart:
 760              	.LVL55:
 761              	.LFB174:
 292:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 293:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 294:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Enables the ADC peripheral and starts conversion if the trigger is software.
 295:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 296:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 297:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vStart(ADC_HandleType * pxADC)
 298:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 762              		.loc 1 298 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 299:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* if not already on, wait until ADC starts up */
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if ((pxADC->Inst->CR & ADC_CR_ADEN) == 0)
 766              		.loc 1 300 5 view .LVU216
 767              		.loc 1 300 15 is_stmt 0 view .LVU217
 768 0000 0368     		ldr	r3, [r0]
 769              		.loc 1 300 21 view .LVU218
 770 0002 9A68     		ldr	r2, [r3, #8]
 771              		.loc 1 300 8 view .LVU219
 772 0004 D207     		lsls	r2, r2, #31
 298:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* if not already on, wait until ADC starts up */
 773              		.loc 1 298 1 view .LVU220
 774 0006 10B5     		push	{r4, lr}
 775              	.LCFI8:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 4, -8
 778              		.cfi_offset 14, -4
 298:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* if not already on, wait until ADC starts up */
 779              		.loc 1 298 1 view .LVU221
 780 0008 0446     		mov	r4, r0
 781              		.loc 1 300 8 view .LVU222
 782 000a 06D5     		bpl	.L61
 783              	.LVL56:
 784              	.L59:
 301:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->CR |= ADC_CR_ADEN;
ARM GAS  /tmp/ccchCjVJ.s 			page 22


 303:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         XPD_vDelay_us(ADC_STAB_DELAY_US);
 305:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 306:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 307:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* initialize number of remaining conversions count */
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->ActiveConversions = ((pxADC->Inst->SQR1 & ADC_SQR1_L_Msk) >> ADC_SQR1_L_Pos) + 1;
 785              		.loc 1 308 5 is_stmt 1 view .LVU223
 786              		.loc 1 308 45 is_stmt 0 view .LVU224
 787 000c 1B6B     		ldr	r3, [r3, #48]
 788              		.loc 1 308 70 view .LVU225
 789 000e 03F00F03 		and	r3, r3, #15
 790              		.loc 1 308 89 view .LVU226
 791 0012 0133     		adds	r3, r3, #1
 792              		.loc 1 308 30 view .LVU227
 793 0014 84F82230 		strb	r3, [r4, #34]
 309:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 310:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #if defined(__XPD_ADC_ERROR_DETECT) || defined(__XPD_DMA_ERROR_DETECT)
 311:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Errors = ADC_ERROR_NONE;
 312:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 313:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 314:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 794              		.loc 1 314 1 view .LVU228
 795 0018 10BD     		pop	{r4, pc}
 796              	.LVL57:
 797              	.L61:
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 798              		.loc 1 302 9 is_stmt 1 view .LVU229
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 799              		.loc 1 302 25 is_stmt 0 view .LVU230
 800 001a 9A68     		ldr	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 801              		.loc 1 304 9 view .LVU231
 802 001c 0320     		movs	r0, #3
 803              	.LVL58:
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 804              		.loc 1 302 25 view .LVU232
 805 001e 42F00102 		orr	r2, r2, #1
 806 0022 9A60     		str	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 807              		.loc 1 304 9 is_stmt 1 view .LVU233
 808 0024 FFF7FEFF 		bl	XPD_vDelay_us
 809              	.LVL59:
 810 0028 2368     		ldr	r3, [r4]
 811 002a EFE7     		b	.L59
 812              		.cfi_endproc
 813              	.LFE174:
 815              		.section	.text.ADC_vStop,"ax",%progbits
 816              		.align	1
 817              		.p2align 2,,3
 818              		.global	ADC_vStop
 819              		.syntax unified
 820              		.thumb
 821              		.thumb_func
 822              		.fpu fpv4-sp-d16
 824              	ADC_vStop:
 825              	.LVL60:
 826              	.LFB175:
ARM GAS  /tmp/ccchCjVJ.s 			page 23


 315:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 316:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 317:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Stops the ADC peripheral.
 318:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 319:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 320:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vStop(ADC_HandleType * pxADC)
 321:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 827              		.loc 1 321 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->CR &= ~ADC_CR_ADEN;
 832              		.loc 1 322 5 view .LVU235
 833              		.loc 1 322 10 is_stmt 0 view .LVU236
 834 0000 0268     		ldr	r2, [r0]
 835              		.loc 1 322 21 view .LVU237
 836 0002 9368     		ldr	r3, [r2, #8]
 837 0004 23F00103 		bic	r3, r3, #1
 838 0008 9360     		str	r3, [r2, #8]
 323:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 839              		.loc 1 323 1 view .LVU238
 840 000a 7047     		bx	lr
 841              		.cfi_endproc
 842              	.LFE175:
 844              		.section	.text.ADC_ePollStatus,"ax",%progbits
 845              		.align	1
 846              		.p2align 2,,3
 847              		.global	ADC_ePollStatus
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 851              		.fpu fpv4-sp-d16
 853              	ADC_ePollStatus:
 854              	.LVL61:
 855              	.LFB176:
 324:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 325:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 326:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Polls the status of the ADC operation(s).
 327:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 328:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param eOperation: the type of operation to check
 329:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param ulTimeout: the timeout in ms for the polling.
 330:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @return ERROR if there was an input error, TIMEOUT if timed out, OK if successful
 331:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 332:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** XPD_ReturnType ADC_ePollStatus(
 333:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_HandleType *    pxADC,
 334:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_OperationType   eOperation,
 335:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint32_t            ulTimeout)
 336:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 856              		.loc 1 336 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 8
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 337:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult = XPD_OK;
 860              		.loc 1 337 5 view .LVU240
 338:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 339:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Polling for single conversion is not allowed when DMA is used,
ARM GAS  /tmp/ccchCjVJ.s 			page 24


 340:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****      * and EOC is raised on end of single conversion */
 341:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (eResult == XPD_OK)
 861              		.loc 1 341 5 view .LVU241
 342:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 343:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Wait until operation flag is set */
 344:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         eResult = XPD_eWaitForMatch(&pxADC->Inst->ISR,
 862              		.loc 1 344 9 view .LVU242
 336:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult = XPD_OK;
 863              		.loc 1 336 1 is_stmt 0 view .LVU243
 864 0000 70B5     		push	{r4, r5, r6, lr}
 865              	.LCFI9:
 866              		.cfi_def_cfa_offset 16
 867              		.cfi_offset 4, -16
 868              		.cfi_offset 5, -12
 869              		.cfi_offset 6, -8
 870              		.cfi_offset 14, -4
 871 0002 82B0     		sub	sp, sp, #8
 872              	.LCFI10:
 873              		.cfi_def_cfa_offset 24
 336:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult = XPD_OK;
 874              		.loc 1 336 1 view .LVU244
 875 0004 0C46     		mov	r4, r1
 876              		.loc 1 344 19 view .LVU245
 877 0006 0668     		ldr	r6, [r0]
 878              	.LVL62:
 879              	.LBB47:
 880              	.LBI47:
 881              		.file 2 "STM32_XPD/STM32H7_XPD/inc/xpd_utils.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @file    xpd_utils.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @brief   STM32 eXtensible Peripheral Drivers Utilities
   8:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef __XPD_UTILS_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define __XPD_UTILS_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
ARM GAS  /tmp/ccchCjVJ.s 			page 25


  30:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Utils XPD Utilities
  34:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Types XPD Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @brief Time service functions structure */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** typedef struct
  41:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Init)         (uint32_t ulCoreFreq_Hz);
  43:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Prepares the time service for operation */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  45:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Block_ms)     (uint32_t ulBlocktime_ms);
  46:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks the thread for the specified time */
  47:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*MatchBlock_ms)(volatile uint32_t* pulVarAddress,
  49:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  50:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  51:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  52:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address matches the input ulMatch, or until times 
  53:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  54:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*DiffBlock_ms) (volatile uint32_t* pulVarAddress,
  55:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  56:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  57:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  58:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address differs from the input ulMatch, or until t
  59:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  60:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }XPD_TimeServiceType;
  61:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  62:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  64:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Macros XPD Exported Macros
  65:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  67:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_ENTER_CRITICAL
  68:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  69:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Enters a critical section by disabling interrupts.
  70:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  71:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_ENTER_CRITICAL(HANDLE)
  73:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  74:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  75:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_EXIT_CRITICAL
  76:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  77:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Leaves a critical section by enabling interrupts.
  78:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  79:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_EXIT_CRITICAL(HANDLE)
  81:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  82:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  85:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions
  86:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
ARM GAS  /tmp/ccchCjVJ.s 			page 26


  87:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  88:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions_Timer
  89:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  90:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** const XPD_TimeServiceType* XPD_pxTimeService(void);
  91:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vSetTimeService     (const XPD_TimeServiceType* pxTimeService);
  92:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vResetTimeService   (void);
  93:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  94:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vDelay_us           (uint32_t ulMicroseconds);
  95:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  96:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  97:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Initialize the timer of the XPD time service.
  98:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulCoreFreq_Hz: the new core frequency in Hz
  99:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 100:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vInitTimer(uint32_t ulCoreFreq_Hz)
 101:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 102:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Init(ulCoreFreq_Hz);
 103:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 104:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 105:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 106:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Insert a delay of a specified time in the execution.
 107:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBlocktime_ms: the amount of delay in ms
 108:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 109:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vDelay_ms(uint32_t ulBlocktime_ms)
 110:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 111:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Block_ms(ulBlocktime_ms);
 112:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 113:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 114:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 115:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address matches the input, or until timeout.
 116:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 117:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 118:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 119:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 120:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 121:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForMatch(
 882              		.loc 2 122 32 is_stmt 1 view .LVU246
 883              	.LBB48:
 123:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 124:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 125:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 126:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 127:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->MatchBlock_ms(pulVarAddress, ulBitSelector,
 884              		.loc 2 128 5 view .LVU247
 885              	.LBE48:
 886              	.LBE47:
 336:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult = XPD_OK;
 887              		.loc 1 336 1 is_stmt 0 view .LVU248
 888 0008 0546     		mov	r5, r0
 889 000a 0192     		str	r2, [sp, #4]
 890              	.LBB50:
 891              	.LBB49:
 892              		.loc 2 128 12 view .LVU249
 893 000c FFF7FEFF 		bl	XPD_pxTimeService
 894              	.LVL63:
 895              		.loc 2 128 12 view .LVU250
ARM GAS  /tmp/ccchCjVJ.s 			page 27


 896 0010 0346     		mov	r3, r0
 897 0012 2246     		mov	r2, r4
 898 0014 3046     		mov	r0, r6
 899 0016 2146     		mov	r1, r4
 900 0018 9E68     		ldr	r6, [r3, #8]
 901              	.LVL64:
 902              		.loc 2 128 12 view .LVU251
 903 001a 01AB     		add	r3, sp, #4
 904              	.LVL65:
 905              		.loc 2 128 12 view .LVU252
 906 001c B047     		blx	r6
 907              	.LVL66:
 908              		.loc 2 128 12 view .LVU253
 909              	.LBE49:
 910              	.LBE50:
 345:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 eOperation, eOperation, &ulTimeout);
 346:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         if (eResult == XPD_OK)
 911              		.loc 1 346 9 is_stmt 1 view .LVU254
 912              		.loc 1 346 12 is_stmt 0 view .LVU255
 913 001e 20B9     		cbnz	r0, .L64
 347:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 348:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             CLEAR_BIT(pxADC->Inst->ISR, eOperation);
 914              		.loc 1 348 13 is_stmt 1 view .LVU256
 915 0020 2B68     		ldr	r3, [r5]
 916 0022 1968     		ldr	r1, [r3]
 917 0024 21EA0401 		bic	r1, r1, r4
 918 0028 1960     		str	r1, [r3]
 919              	.L64:
 349:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 350:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 351:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return eResult;
 920              		.loc 1 351 5 view .LVU257
 352:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 921              		.loc 1 352 1 is_stmt 0 view .LVU258
 922 002a 02B0     		add	sp, sp, #8
 923              	.LCFI11:
 924              		.cfi_def_cfa_offset 16
 925              		@ sp needed
 926 002c 70BD     		pop	{r4, r5, r6, pc}
 927              		.loc 1 352 1 view .LVU259
 928              		.cfi_endproc
 929              	.LFE176:
 931 002e 00BF     		.section	.text.ADC_vStart_IT,"ax",%progbits
 932              		.align	1
 933              		.p2align 2,,3
 934              		.global	ADC_vStart_IT
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv4-sp-d16
 940              	ADC_vStart_IT:
 941              	.LVL67:
 942              	.LFB177:
 353:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 354:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 355:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Enables the ADC peripheral and interrupts, and starts conversion
 356:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *        if the trigger is software.
ARM GAS  /tmp/ccchCjVJ.s 			page 28


 357:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 358:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 359:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vStart_IT(ADC_HandleType * pxADC)
 360:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 943              		.loc 1 360 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 361:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* ADC overrun and end of conversion interrupt for regular group */
 362:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_ADC_ERROR_DETECT
 363:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER |= ADC_IER_OVRIE;
 364:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 365:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER |= ADC_IER_EOCIE;
 947              		.loc 1 365 5 view .LVU261
 948              		.loc 1 365 10 is_stmt 0 view .LVU262
 949 0000 0368     		ldr	r3, [r0]
 950              		.loc 1 365 22 view .LVU263
 951 0002 5A68     		ldr	r2, [r3, #4]
 952 0004 42F00402 		orr	r2, r2, #4
 360:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* ADC overrun and end of conversion interrupt for regular group */
 953              		.loc 1 360 1 view .LVU264
 954 0008 10B5     		push	{r4, lr}
 955              	.LCFI12:
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 4, -8
 958              		.cfi_offset 14, -4
 959              		.loc 1 365 22 view .LVU265
 960 000a 5A60     		str	r2, [r3, #4]
 366:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 367:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_vStart(pxADC);
 961              		.loc 1 367 5 is_stmt 1 view .LVU266
 360:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* ADC overrun and end of conversion interrupt for regular group */
 962              		.loc 1 360 1 is_stmt 0 view .LVU267
 963 000c 0446     		mov	r4, r0
 964              	.LVL68:
 965              	.LBB53:
 966              	.LBI53:
 297:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 967              		.loc 1 297 6 is_stmt 1 view .LVU268
 968              	.LBB54:
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 969              		.loc 1 300 5 view .LVU269
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 970              		.loc 1 300 21 is_stmt 0 view .LVU270
 971 000e 9A68     		ldr	r2, [r3, #8]
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 972              		.loc 1 300 8 view .LVU271
 973 0010 D207     		lsls	r2, r2, #31
 974 0012 06D5     		bpl	.L69
 975              	.LVL69:
 976              	.L67:
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 977              		.loc 1 308 5 is_stmt 1 view .LVU272
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 978              		.loc 1 308 45 is_stmt 0 view .LVU273
 979 0014 1B6B     		ldr	r3, [r3, #48]
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
ARM GAS  /tmp/ccchCjVJ.s 			page 29


 980              		.loc 1 308 70 view .LVU274
 981 0016 03F00F03 		and	r3, r3, #15
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 982              		.loc 1 308 89 view .LVU275
 983 001a 0133     		adds	r3, r3, #1
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 984              		.loc 1 308 30 view .LVU276
 985 001c 84F82230 		strb	r3, [r4, #34]
 986              	.LVL70:
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 987              		.loc 1 308 30 view .LVU277
 988              	.LBE54:
 989              	.LBE53:
 368:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 990              		.loc 1 368 1 view .LVU278
 991 0020 10BD     		pop	{r4, pc}
 992              	.LVL71:
 993              	.L69:
 994              	.LBB56:
 995              	.LBB55:
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 996              		.loc 1 302 9 is_stmt 1 view .LVU279
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 997              		.loc 1 302 25 is_stmt 0 view .LVU280
 998 0022 9A68     		ldr	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 999              		.loc 1 304 9 view .LVU281
 1000 0024 0320     		movs	r0, #3
 1001              	.LVL72:
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1002              		.loc 1 302 25 view .LVU282
 1003 0026 42F00102 		orr	r2, r2, #1
 1004 002a 9A60     		str	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1005              		.loc 1 304 9 is_stmt 1 view .LVU283
 1006 002c FFF7FEFF 		bl	XPD_vDelay_us
 1007              	.LVL73:
 1008 0030 2368     		ldr	r3, [r4]
 1009 0032 EFE7     		b	.L67
 1010              	.LBE55:
 1011              	.LBE56:
 1012              		.cfi_endproc
 1013              	.LFE177:
 1015              		.section	.text.ADC_vStop_IT,"ax",%progbits
 1016              		.align	1
 1017              		.p2align 2,,3
 1018              		.global	ADC_vStop_IT
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv4-sp-d16
 1024              	ADC_vStop_IT:
 1025              	.LVL74:
 1026              	.LFB178:
 369:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 370:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 371:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Stops the ADC peripheral and disables interrupts.
ARM GAS  /tmp/ccchCjVJ.s 			page 30


 372:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 373:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 374:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vStop_IT(ADC_HandleType * pxADC)
 375:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1027              		.loc 1 375 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031              		@ link register save eliminated.
 376:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_vStop(pxADC);
 1032              		.loc 1 376 5 view .LVU285
 1033              	.LBB57:
 1034              	.LBI57:
 320:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1035              		.loc 1 320 6 view .LVU286
 1036              	.LBB58:
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1037              		.loc 1 322 5 view .LVU287
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1038              		.loc 1 322 10 is_stmt 0 view .LVU288
 1039 0000 0368     		ldr	r3, [r0]
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1040              		.loc 1 322 21 view .LVU289
 1041 0002 9A68     		ldr	r2, [r3, #8]
 1042 0004 22F00102 		bic	r2, r2, #1
 1043 0008 9A60     		str	r2, [r3, #8]
 1044              	.LVL75:
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1045              		.loc 1 322 21 view .LVU290
 1046              	.LBE58:
 1047              	.LBE57:
 377:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 378:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* ADC end of conversion interrupt for regular and injected group */
 379:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     CLEAR_BIT(pxADC->Inst->IER, ADC_IER_EOCIE | ADC_IER_JEOCIE | ADC_IER_OVRIE);
 1048              		.loc 1 379 5 is_stmt 1 view .LVU291
 1049 000a 5A68     		ldr	r2, [r3, #4]
 1050 000c 22F03402 		bic	r2, r2, #52
 1051 0010 5A60     		str	r2, [r3, #4]
 380:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1052              		.loc 1 380 1 is_stmt 0 view .LVU292
 1053 0012 7047     		bx	lr
 1054              		.cfi_endproc
 1055              	.LFE178:
 1057              		.section	.text.ADC_vIRQHandler,"ax",%progbits
 1058              		.align	1
 1059              		.p2align 2,,3
 1060              		.global	ADC_vIRQHandler
 1061              		.syntax unified
 1062              		.thumb
 1063              		.thumb_func
 1064              		.fpu fpv4-sp-d16
 1066              	ADC_vIRQHandler:
 1067              	.LVL76:
 1068              	.LFB179:
 381:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 382:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 383:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief ADC interrupt handler that provides handle callbacks.
ARM GAS  /tmp/ccchCjVJ.s 			page 31


 384:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 385:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 386:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vIRQHandler(ADC_HandleType * pxADC)
 387:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1069              		.loc 1 387 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 388:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulSR = pxADC->Inst->ISR;
 1073              		.loc 1 388 5 view .LVU294
 387:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulSR = pxADC->Inst->ISR;
 1074              		.loc 1 387 1 is_stmt 0 view .LVU295
 1075 0000 38B5     		push	{r3, r4, r5, lr}
 1076              	.LCFI13:
 1077              		.cfi_def_cfa_offset 16
 1078              		.cfi_offset 3, -16
 1079              		.cfi_offset 4, -12
 1080              		.cfi_offset 5, -8
 1081              		.cfi_offset 14, -4
 1082              		.loc 1 388 26 view .LVU296
 1083 0002 0368     		ldr	r3, [r0]
 387:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulSR = pxADC->Inst->ISR;
 1084              		.loc 1 387 1 view .LVU297
 1085 0004 0446     		mov	r4, r0
 1086              		.loc 1 388 14 view .LVU298
 1087 0006 1D68     		ldr	r5, [r3]
 1088              	.LVL77:
 389:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulCR1 = pxADC->Inst->IER;
 1089              		.loc 1 389 5 is_stmt 1 view .LVU299
 1090              		.loc 1 389 14 is_stmt 0 view .LVU300
 1091 0008 5A68     		ldr	r2, [r3, #4]
 1092              	.LVL78:
 390:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 391:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* End of conversion flag for regular channels */
 392:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (    ((ulSR  & ADC_ISR_EOC) != 0)
 1093              		.loc 1 392 5 is_stmt 1 view .LVU301
 1094              		.loc 1 392 8 is_stmt 0 view .LVU302
 1095 000a 6907     		lsls	r1, r5, #29
 1096 000c 01D5     		bpl	.L72
 393:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****          && ((ulCR1 & ADC_IER_EOCIE) != 0))
 1097              		.loc 1 393 10 view .LVU303
 1098 000e 5007     		lsls	r0, r2, #29
 1099              	.LVL79:
 1100              		.loc 1 393 10 view .LVU304
 1101 0010 25D4     		bmi	.L98
 1102              	.L72:
 394:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 395:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* clear the ADC flag for regular end of conversion */
 396:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->ISR &= ~ADC_ISR_EOC;
 397:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 398:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Callback only if single conversion, or end of sequence */
 399:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 400:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 401:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* End of conversion flag for injected channels */
 402:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (    ((ulSR  & ADC_ISR_JEOC) != 0)
 1103              		.loc 1 402 5 is_stmt 1 view .LVU305
 1104              		.loc 1 402 8 is_stmt 0 view .LVU306
ARM GAS  /tmp/ccchCjVJ.s 			page 32


 1105 0012 A906     		lsls	r1, r5, #26
 1106 0014 01D5     		bpl	.L74
 403:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****          && ((ulCR1 & ADC_IER_JEOCIE) != 0))
 1107              		.loc 1 403 10 view .LVU307
 1108 0016 9206     		lsls	r2, r2, #26
 1109              	.LVL80:
 1110              		.loc 1 403 10 view .LVU308
 1111 0018 0BD4     		bmi	.L99
 1112              	.L74:
 404:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 405:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* injected conversion is not continuous or not automatic, and software triggered */
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         if (((pxADC->Inst->CFGR & (ADC_CFGR_CONT | ADC_CFGR_JAUTO)) == 0) &&
 407:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 408:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 409:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* disable the ADC end of conversion interrupt for injected group */
 410:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->IER &= ~ADC_IER_JEOCIE;
 411:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 412:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 413:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* clear the ADC flag for injected end of conversion */
 414:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->ISR &= ~ADC_ISR_JEOC;
 415:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 416:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* injected conversion complete callback */
 417:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         XPD_SAFE_CALLBACK(pxADC->Callbacks.InjConvComplete, pxADC);
 1113              		.loc 1 417 9 is_stmt 1 discriminator 3 view .LVU309
 418:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 419:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 420:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Check analog watchdog flag */
 421:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if ((ulSR  & ADC_ISR_AWD1) != 0)
 1114              		.loc 1 421 5 discriminator 3 view .LVU310
 1115              		.loc 1 421 8 is_stmt 0 discriminator 3 view .LVU311
 1116 001a 2B06     		lsls	r3, r5, #24
 1117 001c 08D5     		bpl	.L71
 422:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 423:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* watchdog callback */
 424:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         XPD_SAFE_CALLBACK(pxADC->Callbacks.Watchdog, pxADC);
 1118              		.loc 1 424 9 is_stmt 1 view .LVU312
 1119              		.loc 1 424 9 view .LVU313
 1120 001e 6369     		ldr	r3, [r4, #20]
 1121 0020 0BB1     		cbz	r3, .L78
 1122              		.loc 1 424 9 discriminator 1 view .LVU314
 1123 0022 2046     		mov	r0, r4
 1124 0024 9847     		blx	r3
 1125              	.LVL81:
 1126              	.L78:
 1127              		.loc 1 424 9 discriminator 3 view .LVU315
 425:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 426:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* clear the watchdog flag only after callback,
 427:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****          * so watchdog status can be determined */
 428:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->ISR &= ~ADC_ISR_AWD1;
 1128              		.loc 1 428 9 discriminator 3 view .LVU316
 1129              		.loc 1 428 14 is_stmt 0 discriminator 3 view .LVU317
 1130 0026 2268     		ldr	r2, [r4]
 1131              		.loc 1 428 26 discriminator 3 view .LVU318
 1132 0028 1368     		ldr	r3, [r2]
 1133 002a 23F08003 		bic	r3, r3, #128
 1134 002e 1360     		str	r3, [r2]
 1135              	.L71:
ARM GAS  /tmp/ccchCjVJ.s 			page 33


 429:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 430:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 431:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_ADC_ERROR_DETECT
 432:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Check Overrun flag */
 433:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (    ((ulSR  & ADC_ISR_OVR) != 0)
 434:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****          && ((ulCR1 & ADC_IER_OVRIE) != 0))
 435:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 436:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Update error code */
 437:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Errors |= ADC_ERROR_OVERRUN;
 438:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 439:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Clear the Overrun flag */
 440:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->ISR &= ~ADC_ISR_OVR;
 441:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 442:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Error callback */
 443:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         XPD_SAFE_CALLBACK(pxADC->Callbacks.Error, pxADC);
 444:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 445:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 446:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1136              		.loc 1 446 1 view .LVU319
 1137 0030 38BD     		pop	{r3, r4, r5, pc}
 1138              	.LVL82:
 1139              	.L99:
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 1140              		.loc 1 406 9 is_stmt 1 view .LVU320
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 1141              		.loc 1 406 26 is_stmt 0 view .LVU321
 1142 0032 D968     		ldr	r1, [r3, #12]
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 1143              		.loc 1 406 33 view .LVU322
 1144 0034 0C4A     		ldr	r2, .L100
 1145 0036 0A40     		ands	r2, r2, r1
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 1146              		.loc 1 406 12 view .LVU323
 1147 0038 3AB9     		cbnz	r2, .L76
 407:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 1148              		.loc 1 407 26 discriminator 1 view .LVU324
 1149 003a DA6C     		ldr	r2, [r3, #76]
 406:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ((pxADC->Inst->JSQR & ADC_JSQR_JEXTEN) == 0))
 1150              		.loc 1 406 75 discriminator 1 view .LVU325
 1151 003c 12F4C07F 		tst	r2, #384
 1152 0040 03D1     		bne	.L76
 410:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 1153              		.loc 1 410 13 is_stmt 1 view .LVU326
 410:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 1154              		.loc 1 410 30 is_stmt 0 view .LVU327
 1155 0042 5A68     		ldr	r2, [r3, #4]
 1156 0044 22F02002 		bic	r2, r2, #32
 1157 0048 5A60     		str	r2, [r3, #4]
 1158              	.L76:
 414:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1159              		.loc 1 414 9 is_stmt 1 view .LVU328
 414:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1160              		.loc 1 414 26 is_stmt 0 view .LVU329
 1161 004a 1A68     		ldr	r2, [r3]
 417:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1162              		.loc 1 417 9 view .LVU330
 1163 004c 2169     		ldr	r1, [r4, #16]
ARM GAS  /tmp/ccchCjVJ.s 			page 34


 414:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1164              		.loc 1 414 26 view .LVU331
 1165 004e 22F02002 		bic	r2, r2, #32
 1166 0052 1A60     		str	r2, [r3]
 417:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1167              		.loc 1 417 9 is_stmt 1 view .LVU332
 417:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1168              		.loc 1 417 9 view .LVU333
 1169 0054 0029     		cmp	r1, #0
 1170 0056 E0D0     		beq	.L74
 417:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1171              		.loc 1 417 9 discriminator 1 view .LVU334
 1172 0058 2046     		mov	r0, r4
 1173 005a 8847     		blx	r1
 1174              	.LVL83:
 1175 005c DDE7     		b	.L74
 1176              	.LVL84:
 1177              	.L98:
 396:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1178              		.loc 1 396 9 view .LVU335
 396:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1179              		.loc 1 396 26 is_stmt 0 view .LVU336
 1180 005e 1968     		ldr	r1, [r3]
 1181 0060 21F00401 		bic	r1, r1, #4
 1182 0064 1960     		str	r1, [r3]
 1183 0066 D4E7     		b	.L72
 1184              	.L101:
 1185              		.align	2
 1186              	.L100:
 1187 0068 00200002 		.word	33562624
 1188              		.cfi_endproc
 1189              	.LFE179:
 1191              		.section	.text.ADC_eStart_DMA,"ax",%progbits
 1192              		.align	1
 1193              		.p2align 2,,3
 1194              		.global	ADC_eStart_DMA
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu fpv4-sp-d16
 1200              	ADC_eStart_DMA:
 1201              	.LVL85:
 1202              	.LFB180:
 447:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 448:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 449:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Sets up and enables a DMA transfer for the ADC regular conversions.
 450:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 451:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pvAddress: memory address to the conversion data storage
 452:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @return BUSY if the DMA is used by other peripheral, OK otherwise
 453:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 454:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** XPD_ReturnType ADC_eStart_DMA(ADC_HandleType * pxADC, void * pvAddress)
 455:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1203              		.loc 1 455 1 is_stmt 1 view -0
 1204              		.cfi_startproc
 1205              		@ args = 0, pretend = 0, frame = 0
 1206              		@ frame_needed = 0, uses_anonymous_args = 0
 456:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult;
ARM GAS  /tmp/ccchCjVJ.s 			page 35


 1207              		.loc 1 456 5 view .LVU338
 457:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 458:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Set up DMA for transfer */
 459:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         eResult = DMA_eStart_IT(pxADC->DMA.Conversion,
 1208              		.loc 1 459 9 view .LVU339
 455:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult;
 1209              		.loc 1 455 1 is_stmt 0 view .LVU340
 1210 0000 0A46     		mov	r2, r1
 460:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 (void *)&pxADC->Inst->DR, pvAddress,((pxADC->Inst->SQR1 & ADC_SQR1_L_Msk) >> ADC_SQ
 1211              		.loc 1 460 31 view .LVU341
 1212 0002 0168     		ldr	r1, [r0]
 1213              	.LVL86:
 455:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult;
 1214              		.loc 1 455 1 view .LVU342
 1215 0004 38B5     		push	{r3, r4, r5, lr}
 1216              	.LCFI14:
 1217              		.cfi_def_cfa_offset 16
 1218              		.cfi_offset 3, -16
 1219              		.cfi_offset 4, -12
 1220              		.cfi_offset 5, -8
 1221              		.cfi_offset 14, -4
 1222              		.loc 1 460 66 view .LVU343
 1223 0006 0B6B     		ldr	r3, [r1, #48]
 455:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     XPD_ReturnType eResult;
 1224              		.loc 1 455 1 view .LVU344
 1225 0008 0446     		mov	r4, r0
 459:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 (void *)&pxADC->Inst->DR, pvAddress,((pxADC->Inst->SQR1 & ADC_SQR1_L_Msk) >> ADC_SQ
 1226              		.loc 1 459 19 view .LVU345
 1227 000a 4031     		adds	r1, r1, #64
 1228 000c 8069     		ldr	r0, [r0, #24]
 1229              	.LVL87:
 1230              		.loc 1 460 91 view .LVU346
 1231 000e 03F00F03 		and	r3, r3, #15
 459:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 (void *)&pxADC->Inst->DR, pvAddress,((pxADC->Inst->SQR1 & ADC_SQR1_L_Msk) >> ADC_SQ
 1232              		.loc 1 459 19 view .LVU347
 1233 0012 0133     		adds	r3, r3, #1
 1234 0014 FFF7FEFF 		bl	DMA_eStart_IT
 1235              	.LVL88:
 461:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 462:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* If the DMA is currently used, return with error */
 463:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         if (eResult == XPD_OK)
 1236              		.loc 1 463 9 is_stmt 1 view .LVU348
 1237              		.loc 1 463 12 is_stmt 0 view .LVU349
 1238 0018 0546     		mov	r5, r0
 1239 001a 08B1     		cbz	r0, .L106
 464:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 465:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Set the callback owner */
 466:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->DMA.Conversion->Owner = pxADC;
 467:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 468:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Set the DMA transfer callbacks */
 469:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->DMA.Conversion->Callbacks.Complete     = ADC_prvDmaConversionRedirect;
 470:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_DMA_ERROR_DETECT
 471:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->DMA.Conversion->Callbacks.Error        = ADC_prvDmaErrorRedirect;
 472:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 473:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 474:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_ADC_ERROR_DETECT
 475:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Enable ADC overrun interrupt */
ARM GAS  /tmp/ccchCjVJ.s 			page 36


 476:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->IER |= ADC_IER_OVRIE;
 477:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 478:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 479:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Enable ADC DMA mode */
 480:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 481:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ADC_vStart(pxADC);
 482:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 483:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return eResult;
 1240              		.loc 1 483 5 is_stmt 1 view .LVU350
 484:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1241              		.loc 1 484 1 is_stmt 0 view .LVU351
 1242 001c 2846     		mov	r0, r5
 1243              	.LVL89:
 1244              		.loc 1 484 1 view .LVU352
 1245 001e 38BD     		pop	{r3, r4, r5, pc}
 1246              	.LVL90:
 1247              	.L106:
 466:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1248              		.loc 1 466 13 is_stmt 1 view .LVU353
 1249              	.LBB61:
 1250              	.LBB62:
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1251              		.loc 1 300 15 is_stmt 0 view .LVU354
 1252 0020 2368     		ldr	r3, [r4]
 1253              	.LBE62:
 1254              	.LBE61:
 466:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1255              		.loc 1 466 23 view .LVU355
 1256 0022 A269     		ldr	r2, [r4, #24]
 1257              	.LBB67:
 1258              	.LBB63:
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1259              		.loc 1 300 21 view .LVU356
 1260 0024 9968     		ldr	r1, [r3, #8]
 1261              	.LBE63:
 1262              	.LBE67:
 469:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1263              		.loc 1 469 59 view .LVU357
 1264 0026 0B48     		ldr	r0, .L108
 1265              	.LVL91:
 466:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1266              		.loc 1 466 42 view .LVU358
 1267 0028 5461     		str	r4, [r2, #20]
 469:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1268              		.loc 1 469 13 is_stmt 1 view .LVU359
 469:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1269              		.loc 1 469 59 is_stmt 0 view .LVU360
 1270 002a D060     		str	r0, [r2, #12]
 481:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 1271              		.loc 1 481 13 is_stmt 1 view .LVU361
 1272              	.LVL92:
 1273              	.LBB68:
 1274              	.LBI61:
 297:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1275              		.loc 1 297 6 view .LVU362
 1276              	.LBB64:
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
ARM GAS  /tmp/ccchCjVJ.s 			page 37


 1277              		.loc 1 300 5 view .LVU363
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1278              		.loc 1 300 8 is_stmt 0 view .LVU364
 1279 002c CA07     		lsls	r2, r1, #31
 1280              	.LVL93:
 300:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1281              		.loc 1 300 8 view .LVU365
 1282 002e 07D5     		bpl	.L107
 1283              	.L104:
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1284              		.loc 1 308 5 is_stmt 1 view .LVU366
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1285              		.loc 1 308 45 is_stmt 0 view .LVU367
 1286 0030 1B6B     		ldr	r3, [r3, #48]
 1287              	.LBE64:
 1288              	.LBE68:
 1289              		.loc 1 484 1 view .LVU368
 1290 0032 2846     		mov	r0, r5
 1291              	.LBB69:
 1292              	.LBB65:
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1293              		.loc 1 308 70 view .LVU369
 1294 0034 03F00F03 		and	r3, r3, #15
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1295              		.loc 1 308 89 view .LVU370
 1296 0038 0133     		adds	r3, r3, #1
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1297              		.loc 1 308 30 view .LVU371
 1298 003a 84F82230 		strb	r3, [r4, #34]
 1299              	.LVL94:
 308:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1300              		.loc 1 308 30 view .LVU372
 1301              	.LBE65:
 1302              	.LBE69:
 483:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1303              		.loc 1 483 5 is_stmt 1 view .LVU373
 1304              		.loc 1 484 1 is_stmt 0 view .LVU374
 1305 003e 38BD     		pop	{r3, r4, r5, pc}
 1306              	.LVL95:
 1307              	.L107:
 1308              	.LBB70:
 1309              	.LBB66:
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1310              		.loc 1 302 9 is_stmt 1 view .LVU375
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1311              		.loc 1 302 25 is_stmt 0 view .LVU376
 1312 0040 9A68     		ldr	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1313              		.loc 1 304 9 view .LVU377
 1314 0042 0320     		movs	r0, #3
 302:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1315              		.loc 1 302 25 view .LVU378
 1316 0044 42F00102 		orr	r2, r2, #1
 1317 0048 9A60     		str	r2, [r3, #8]
 304:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1318              		.loc 1 304 9 is_stmt 1 view .LVU379
 1319 004a FFF7FEFF 		bl	XPD_vDelay_us
ARM GAS  /tmp/ccchCjVJ.s 			page 38


 1320              	.LVL96:
 1321 004e 2368     		ldr	r3, [r4]
 1322 0050 EEE7     		b	.L104
 1323              	.L109:
 1324 0052 00BF     		.align	2
 1325              	.L108:
 1326 0054 00000000 		.word	ADC_prvDmaConversionRedirect
 1327              	.LBE66:
 1328              	.LBE70:
 1329              		.cfi_endproc
 1330              	.LFE180:
 1332              		.section	.text.ADC_vStop_DMA,"ax",%progbits
 1333              		.align	1
 1334              		.p2align 2,,3
 1335              		.global	ADC_vStop_DMA
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv4-sp-d16
 1341              	ADC_vStop_DMA:
 1342              	.LVL97:
 1343              	.LFB181:
 485:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 486:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 487:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Disables the ADC and its DMA transfer.
 488:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 489:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 490:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vStop_DMA(ADC_HandleType * pxADC)
 491:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1344              		.loc 1 491 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 492:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Disable the Peripheral */
 493:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_vStop(pxADC);
 1349              		.loc 1 493 5 view .LVU381
 1350              	.LBB71:
 1351              	.LBI71:
 320:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1352              		.loc 1 320 6 view .LVU382
 1353              	.LBB72:
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1354              		.loc 1 322 5 view .LVU383
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1355              		.loc 1 322 10 is_stmt 0 view .LVU384
 1356 0000 0268     		ldr	r2, [r0]
 1357              	.LBE72:
 1358              	.LBE71:
 494:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 495:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_ADC_ERROR_DETECT
 496:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Disable ADC overrun interrupt */
 497:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER &= ADC_IER_OVRIE;
 498:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 499:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Disable the ADC DMA Stream */
 500:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     DMA_vStop_IT(pxADC->DMA.Conversion);
 1359              		.loc 1 500 5 view .LVU385
ARM GAS  /tmp/ccchCjVJ.s 			page 39


 1360 0002 8069     		ldr	r0, [r0, #24]
 1361              	.LVL98:
 1362              	.LBB74:
 1363              	.LBB73:
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1364              		.loc 1 322 21 view .LVU386
 1365 0004 9368     		ldr	r3, [r2, #8]
 1366 0006 23F00103 		bic	r3, r3, #1
 1367 000a 9360     		str	r3, [r2, #8]
 1368              	.LVL99:
 322:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1369              		.loc 1 322 21 view .LVU387
 1370              	.LBE73:
 1371              	.LBE74:
 1372              		.loc 1 500 5 is_stmt 1 view .LVU388
 1373 000c FFF7FEBF 		b	DMA_vStop_IT
 1374              	.LVL100:
 1375              		.cfi_endproc
 1376              	.LFE181:
 1378              		.section	.text.ADC_vWatchdogConfig,"ax",%progbits
 1379              		.align	1
 1380              		.p2align 2,,3
 1381              		.global	ADC_vWatchdogConfig
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1385              		.fpu fpv4-sp-d16
 1387              	ADC_vWatchdogConfig:
 1388              	.LVL101:
 1389              	.LFB182:
 501:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 502:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 503:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 504:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Initializes the analog watchdog using the setup configuration.
 505:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 506:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param eWatchdog: the analog watchdog selection
 507:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param usLowThd: low threshold of the watchdog
 508:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param usHighThd: high threshold of the watchdog
 509:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 510:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vWatchdogConfig(
 511:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_HandleType *    pxADC,
 512:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_WatchdogType    eWatchdog,
 513:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint16_t            usLowThd,
 514:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint16_t            usHighThd)
 515:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1390              		.loc 1 515 1 view -0
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 1394              		@ link register save eliminated.
 516:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (eWatchdog != ADC_AWD_NONE)
 1395              		.loc 1 516 5 view .LVU390
 1396              		.loc 1 516 8 is_stmt 0 view .LVU391
 1397 0000 41B1     		cbz	r1, .L111
 1398              	.LBB75:
 517:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 518:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint32_t ulScaling   = ((pxADC->Inst->CFGR & ADC_CFGR_RES_Msk) >> ADC_CFGR_RES_Pos) * 2;
ARM GAS  /tmp/ccchCjVJ.s 			page 40


 1399              		.loc 1 518 9 is_stmt 1 view .LVU392
 1400              		.loc 1 518 39 is_stmt 0 view .LVU393
 1401 0002 0068     		ldr	r0, [r0]
 1402              	.LVL102:
 1403              		.loc 1 518 45 view .LVU394
 1404 0004 C168     		ldr	r1, [r0, #12]
 1405              	.LVL103:
 1406              		.loc 1 518 72 view .LVU395
 1407 0006 C1F38201 		ubfx	r1, r1, #2, #3
 1408              		.loc 1 518 18 view .LVU396
 1409 000a 4900     		lsls	r1, r1, #1
 1410              	.LVL104:
 519:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 520:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Analog watchdogs configuration */
 521:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 522:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Shift the offset in function of the selected ADC resolution:
 523:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****              * Thresholds have to be left-aligned on bit 11, the LSB (right bits)
 524:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****              * are set to 0 */
 525:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->HTR1 = usHighThd << ulScaling;
 1411              		.loc 1 525 13 is_stmt 1 view .LVU397
 1412              		.loc 1 525 43 is_stmt 0 view .LVU398
 1413 000c 8B40     		lsls	r3, r3, r1
 1414              	.LVL105:
 526:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->LTR1 = usLowThd  << ulScaling;
 1415              		.loc 1 526 43 view .LVU399
 1416 000e 8A40     		lsls	r2, r2, r1
 1417              	.LVL106:
 525:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             pxADC->Inst->LTR1 = usLowThd  << ulScaling;
 1418              		.loc 1 525 31 view .LVU400
 1419 0010 4362     		str	r3, [r0, #36]
 1420              		.loc 1 526 13 is_stmt 1 view .LVU401
 1421              		.loc 1 526 31 is_stmt 0 view .LVU402
 1422 0012 0262     		str	r2, [r0, #32]
 1423              	.LVL107:
 1424              	.L111:
 1425              		.loc 1 526 31 view .LVU403
 1426              	.LBE75:
 527:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 528:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 529:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1427              		.loc 1 529 1 view .LVU404
 1428 0014 7047     		bx	lr
 1429              		.cfi_endproc
 1430              	.LFE182:
 1432 0016 00BF     		.section	.text.ADC_eWatchdogStatus,"ax",%progbits
 1433              		.align	1
 1434              		.p2align 2,,3
 1435              		.global	ADC_eWatchdogStatus
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1439              		.fpu fpv4-sp-d16
 1441              	ADC_eWatchdogStatus:
 1442              	.LVL108:
 1443              	.LFB183:
 530:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 531:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
ARM GAS  /tmp/ccchCjVJ.s 			page 41


 532:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Returns the currently active analog watchdog.
 533:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 534:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @return Set if the watchdog is active, 0 otherwise
 535:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 536:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** ADC_WatchdogType ADC_eWatchdogStatus(ADC_HandleType * pxADC)
 537:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1444              		.loc 1 537 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 1448              		@ link register save eliminated.
 538:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     return (pxADC->Inst->ISR & ADC_ISR_AWD1_Msk) >> ADC_ISR_AWD1_Pos;
 1449              		.loc 1 538 5 view .LVU406
 1450              		.loc 1 538 18 is_stmt 0 view .LVU407
 1451 0000 0368     		ldr	r3, [r0]
 1452              		.loc 1 538 24 view .LVU408
 1453 0002 1868     		ldr	r0, [r3]
 1454              	.LVL109:
 539:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1455              		.loc 1 539 1 view .LVU409
 1456 0004 C0F3C010 		ubfx	r0, r0, #7, #1
 1457 0008 7047     		bx	lr
 1458              		.cfi_endproc
 1459              	.LFE183:
 1461 000a 00BF     		.section	.text.ADC_vInjectedInit,"ax",%progbits
 1462              		.align	1
 1463              		.p2align 2,,3
 1464              		.global	ADC_vInjectedInit
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	ADC_vInjectedInit:
 1471              	.LVL110:
 1472              	.LFB184:
 540:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 541:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @} */
 542:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 543:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @} */
 544:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 545:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @addtogroup ADC_Injected
 546:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
 547:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 548:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /** @defgroup ADC_Injected_Exported_Functions ADC Injected Exported Functions
 549:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @{ */
 550:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 551:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 552:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Initializes a injected ADC channel for conversion using the setup configuration.
 553:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 554:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxConfig: pointer to ADC injected channel setup configuration
 555:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 556:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedInit(ADC_HandleType * pxADC, const ADC_InjectedInitType * pxConfig)
 557:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1473              		.loc 1 557 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccchCjVJ.s 			page 42


 1477              		@ link register save eliminated.
 558:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulCRx;
 1478              		.loc 1 558 5 view .LVU411
 559:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 560:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ulCRx = pxConfig->w << 8;
 1479              		.loc 1 560 5 view .LVU412
 561:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 562:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Cannot use both auto-injected mode and discontinuous mode simultaneously */
 563:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if (pxConfig->AutoInjection != 0)
 1480              		.loc 1 563 33 is_stmt 0 view .LVU413
 1481 0000 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 560:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1482              		.loc 1 560 21 view .LVU414
 1483 0002 0B88     		ldrh	r3, [r1]
 1484              		.loc 1 563 8 view .LVU415
 1485 0004 5207     		lsls	r2, r2, #29
 564:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 565:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         CLEAR_BIT(ulCRx, ADC_CFGR_JDISCEN);
 566:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 567:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 568:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     MODIFY_REG(pxADC->Inst->CFGR, ADC_CFGR_JAUTO | ADC_CFGR_JDISCEN, ulCRx);
 1486              		.loc 1 568 5 view .LVU416
 1487 0006 0168     		ldr	r1, [r0]
 1488              	.LVL111:
 560:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1489              		.loc 1 560 25 view .LVU417
 1490 0008 4FEA0323 		lsl	r3, r3, #8
 1491              	.LVL112:
 563:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1492              		.loc 1 563 5 is_stmt 1 view .LVU418
 565:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1493              		.loc 1 565 9 view .LVU419
 1494              		.loc 1 568 5 is_stmt 0 view .LVU420
 1495 000c CA68     		ldr	r2, [r1, #12]
 565:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1496              		.loc 1 565 9 view .LVU421
 1497 000e 48BF     		it	mi
 1498 0010 23F48013 		bicmi	r3, r3, #1048576
 1499              	.LVL113:
 1500              		.loc 1 568 5 is_stmt 1 view .LVU422
 1501 0014 22F00472 		bic	r2, r2, #34603008
 1502 0018 03F00470 		and	r0, r3, #34603008
 1503              	.LVL114:
 569:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     MODIFY_REG(pxADC->Inst->JSQR, ADC_JSQR_JEXTEN | ADC_JSQR_JEXTSEL, ulCRx);
 1504              		.loc 1 569 5 is_stmt 0 view .LVU423
 1505 001c 03F4FE73 		and	r3, r3, #508
 1506              	.LVL115:
 568:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     MODIFY_REG(pxADC->Inst->JSQR, ADC_JSQR_JEXTEN | ADC_JSQR_JEXTSEL, ulCRx);
 1507              		.loc 1 568 5 view .LVU424
 1508 0020 0243     		orrs	r2, r2, r0
 1509 0022 CA60     		str	r2, [r1, #12]
 1510              		.loc 1 569 5 is_stmt 1 view .LVU425
 1511 0024 CA6C     		ldr	r2, [r1, #76]
 1512 0026 22F4FE72 		bic	r2, r2, #508
 1513 002a 1343     		orrs	r3, r3, r2
 1514 002c CB64     		str	r3, [r1, #76]
 570:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
ARM GAS  /tmp/ccchCjVJ.s 			page 43


 1515              		.loc 1 570 1 is_stmt 0 view .LVU426
 1516 002e 7047     		bx	lr
 1517              		.cfi_endproc
 1518              	.LFE184:
 1520              		.section	.text.ADC_vInjectedChannelConfig,"ax",%progbits
 1521              		.align	1
 1522              		.p2align 2,,3
 1523              		.global	ADC_vInjectedChannelConfig
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1527              		.fpu fpv4-sp-d16
 1529              	ADC_vInjectedChannelConfig:
 1530              	.LVL116:
 1531              	.LFB185:
 571:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 572:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 573:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Initializes the injected ADC channels for conversion using the setup configuration.
 574:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 575:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param axChannels: ADC injected channel configuration array pointer
 576:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param ucChannelCount: number of channels to configure
 577:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 578:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedChannelConfig(
 579:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ADC_HandleType *            pxADC,
 580:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         const ADC_ChannelInitType   axChannels[],
 581:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint8_t                     ucChannelCount)
 582:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1532              		.loc 1 582 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 583:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i, ucAWD1Chs;
 1536              		.loc 1 583 5 view .LVU428
 584:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint32_t ulSeqOffset = ADC_JSQR_JSQ1_Pos;
 1537              		.loc 1 584 5 view .LVU429
 585:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 586:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     for (i = 0; i < ucChannelCount; i++)
 1538              		.loc 1 586 5 view .LVU430
 1539              		.loc 1 586 17 view .LVU431
 582:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i, ucAWD1Chs;
 1540              		.loc 1 582 1 is_stmt 0 view .LVU432
 1541 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 1542              	.LCFI15:
 1543              		.cfi_def_cfa_offset 32
 1544              		.cfi_offset 3, -32
 1545              		.cfi_offset 4, -28
 1546              		.cfi_offset 5, -24
 1547              		.cfi_offset 6, -20
 1548              		.cfi_offset 7, -16
 1549              		.cfi_offset 8, -12
 1550              		.cfi_offset 9, -8
 1551              		.cfi_offset 14, -4
 582:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     uint8_t i, ucAWD1Chs;
 1552              		.loc 1 582 1 view .LVU433
 1553 0004 0746     		mov	r7, r0
 1554              		.loc 1 586 5 view .LVU434
 1555 0006 002A     		cmp	r2, #0
ARM GAS  /tmp/ccchCjVJ.s 			page 44


 1556 0008 45D0     		beq	.L135
 1557 000a 561E     		subs	r6, r2, #1
 1558 000c 4FF0060C 		mov	ip, #6
 1559 0010 0F23     		movs	r3, #15
 587:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 588:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Channel configuration for a given rank */
 589:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         MODIFY_REG(pxADC->Inst->JSQR,
 1560              		.loc 1 589 9 view .LVU435
 1561 0012 0568     		ldr	r5, [r0]
 1562 0014 F0B2     		uxtb	r0, r6
 1563              	.LVL117:
 584:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1564              		.loc 1 584 14 view .LVU436
 1565 0016 0924     		movs	r4, #9
 1566 0018 A1F1090E 		sub	lr, r1, #9
 1567 001c 1CFB0030 		smlabb	r0, ip, r0, r3
 1568              		.loc 1 589 9 view .LVU437
 1569 0020 4FF01F0C 		mov	ip, #31
 1570              	.LVL118:
 1571              	.L126:
 1572              		.loc 1 589 9 is_stmt 1 discriminator 3 view .LVU438
 1573 0024 1EF80430 		ldrb	r3, [lr, r4]	@ zero_extendqisi2
 1574 0028 0CFA04F9 		lsl	r9, ip, r4
 1575 002c D5F84C80 		ldr	r8, [r5, #76]
 1576 0030 A340     		lsls	r3, r3, r4
 590:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ADC_SQR_MASK << ulSeqOffset, axChannels[i].Number << ulSeqOffset);
 591:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 592:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         ulSeqOffset += ADC_SQR_SIZE;
 1577              		.loc 1 592 21 is_stmt 0 discriminator 3 view .LVU439
 1578 0032 0634     		adds	r4, r4, #6
 1579              	.LVL119:
 589:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ADC_SQR_MASK << ulSeqOffset, axChannels[i].Number << ulSeqOffset);
 1580              		.loc 1 589 9 discriminator 3 view .LVU440
 1581 0034 83EA0803 		eor	r3, r3, r8
 586:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1582              		.loc 1 586 5 discriminator 3 view .LVU441
 1583 0038 8442     		cmp	r4, r0
 589:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ADC_SQR_MASK << ulSeqOffset, axChannels[i].Number << ulSeqOffset);
 1584              		.loc 1 589 9 discriminator 3 view .LVU442
 1585 003a 03EA0903 		and	r3, r3, r9
 1586 003e 83EA0803 		eor	r3, r3, r8
 1587 0042 EB64     		str	r3, [r5, #76]
 1588              		.loc 1 592 9 is_stmt 1 discriminator 3 view .LVU443
 1589              	.LVL120:
 586:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1590              		.loc 1 586 37 discriminator 3 view .LVU444
 586:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1591              		.loc 1 586 17 discriminator 3 view .LVU445
 586:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1592              		.loc 1 586 5 is_stmt 0 discriminator 3 view .LVU446
 1593 0044 EED1     		bne	.L126
 1594              	.LVL121:
 1595              	.L127:
 593:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 594:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 595:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 596:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Forward to channel common configurator */
ARM GAS  /tmp/ccchCjVJ.s 			page 45


 597:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ucAWD1Chs = ADC_prvCommonChannelConfig(pxADC, axChannels, ucChannelCount);
 1596              		.loc 1 597 5 is_stmt 1 view .LVU447
 1597              		.loc 1 597 17 is_stmt 0 view .LVU448
 1598 0046 3846     		mov	r0, r7
 1599 0048 FFF7FEFF 		bl	ADC_prvCommonChannelConfig
 1600              	.LVL122:
 1601              	.LBB76:
 598:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 599:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Configuration of AWD1 */
 600:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 601:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint32_t ulClrMask = ADC_CFGR_AWD1SGL;
 1602              		.loc 1 601 9 is_stmt 1 view .LVU449
 602:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         uint32_t ulSetMask = 0;
 1603              		.loc 1 602 9 view .LVU450
 603:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 604:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         if (ucAWD1Chs == 0)
 1604              		.loc 1 604 9 view .LVU451
 1605              		.loc 1 604 12 is_stmt 0 view .LVU452
 1606 004c 88B9     		cbnz	r0, .L136
 1607 004e 3B68     		ldr	r3, [r7]
 1608 0050 6FF0A071 		mvn	r1, #20971520
 1609              	.LVL123:
 1610              	.L128:
 605:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 606:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ulClrMask = ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL;
 607:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 608:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         else
 609:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         {
 610:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             ulSetMask = ADC_CFGR_JAWD1EN;
 611:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 612:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if (ucAWD1Chs == 1)
 613:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 614:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 /* In case of a single channel, set SGL flag
 615:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                  * AWD1CH is set in common configurator */
 616:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ulSetMask = ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL;
 617:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 618:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 619:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             /* Disable other group's watchdog if it targeted a single channel */
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             if ((pxADC->Inst->CFGR & (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN)) ==
 621:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 622:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 623:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                 ulClrMask = ADC_CFGR_AWD1EN;
 624:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 625:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         }
 626:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->CFGR = (pxADC->Inst->CFGR & (~ulClrMask)) | ulSetMask;
 1611              		.loc 1 626 9 is_stmt 1 view .LVU453
 1612              		.loc 1 626 41 is_stmt 0 view .LVU454
 1613 0054 DA68     		ldr	r2, [r3, #12]
 1614              	.LBE76:
 627:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 628:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 629:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Set the injected sequence length */
 630:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->JSQR &= ~ADC_JSQR_JL;
 631:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->JSQR |= ((ucChannelCount - 1) << ADC_JSQR_JL_Pos) & ADC_JSQR_JL_Msk;
 1615              		.loc 1 631 68 view .LVU455
 1616 0056 06F00306 		and	r6, r6, #3
 1617              	.LBB77:
ARM GAS  /tmp/ccchCjVJ.s 			page 46


 626:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1618              		.loc 1 626 48 view .LVU456
 1619 005a 0A40     		ands	r2, r2, r1
 626:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1620              		.loc 1 626 64 view .LVU457
 1621 005c 1043     		orrs	r0, r0, r2
 1622              	.LVL124:
 626:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1623              		.loc 1 626 27 view .LVU458
 1624 005e D860     		str	r0, [r3, #12]
 1625              	.LBE77:
 630:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->JSQR |= ((ucChannelCount - 1) << ADC_JSQR_JL_Pos) & ADC_JSQR_JL_Msk;
 1626              		.loc 1 630 5 is_stmt 1 view .LVU459
 630:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->JSQR |= ((ucChannelCount - 1) << ADC_JSQR_JL_Pos) & ADC_JSQR_JL_Msk;
 1627              		.loc 1 630 23 is_stmt 0 view .LVU460
 1628 0060 DA6C     		ldr	r2, [r3, #76]
 1629 0062 22F00302 		bic	r2, r2, #3
 1630 0066 DA64     		str	r2, [r3, #76]
 1631              		.loc 1 631 5 is_stmt 1 view .LVU461
 1632              		.loc 1 631 23 is_stmt 0 view .LVU462
 1633 0068 DA6C     		ldr	r2, [r3, #76]
 1634 006a 1643     		orrs	r6, r6, r2
 1635 006c DE64     		str	r6, [r3, #76]
 632:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1636              		.loc 1 632 1 view .LVU463
 1637 006e BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 1638              	.LVL125:
 1639              	.L136:
 1640              	.LBB78:
 610:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1641              		.loc 1 610 13 is_stmt 1 view .LVU464
 612:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             {
 1642              		.loc 1 612 13 view .LVU465
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 1643              		.loc 1 620 23 is_stmt 0 view .LVU466
 1644 0072 3B68     		ldr	r3, [r7]
 616:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 1645              		.loc 1 616 27 view .LVU467
 1646 0074 0128     		cmp	r0, #1
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 1647              		.loc 1 620 29 view .LVU468
 1648 0076 DA68     		ldr	r2, [r3, #12]
 616:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 1649              		.loc 1 616 27 view .LVU469
 1650 0078 14BF     		ite	ne
 1651 007a 4FF08070 		movne	r0, #16777216
 1652              	.LVL126:
 616:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****             }
 1653              		.loc 1 616 27 view .LVU470
 1654 007e 4FF0A070 		moveq	r0, #20971520
 1655              	.LVL127:
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 1656              		.loc 1 620 13 is_stmt 1 view .LVU471
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 1657              		.loc 1 620 36 is_stmt 0 view .LVU472
 1658 0082 02F44002 		and	r2, r2, #12582912
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
ARM GAS  /tmp/ccchCjVJ.s 			page 47


 1659              		.loc 1 620 16 view .LVU473
 1660 0086 B2F5400F 		cmp	r2, #12582912
 1661 008a 14BF     		ite	ne
 1662 008c 6FF48001 		mvnne	r1, #4194304
 1663 0090 6FF40001 		mvneq	r1, #8388608
 1664 0094 DEE7     		b	.L128
 1665              	.LVL128:
 1666              	.L135:
 620:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****                                       (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN))
 1667              		.loc 1 620 16 view .LVU474
 1668 0096 4FF0FF36 		mov	r6, #-1
 1669 009a D4E7     		b	.L127
 1670              	.LBE78:
 1671              		.cfi_endproc
 1672              	.LFE185:
 1674              		.section	.text.ADC_vInjectedStart,"ax",%progbits
 1675              		.align	1
 1676              		.p2align 2,,3
 1677              		.global	ADC_vInjectedStart
 1678              		.syntax unified
 1679              		.thumb
 1680              		.thumb_func
 1681              		.fpu fpv4-sp-d16
 1683              	ADC_vInjectedStart:
 1684              	.LVL129:
 1685              	.LFB186:
 633:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 634:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 635:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Enables the ADC peripheral and starts injected conversion
 636:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *        if the trigger is software.
 637:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 638:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 639:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedStart(ADC_HandleType * pxADC)
 640:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1686              		.loc 1 640 1 is_stmt 1 view -0
 1687              		.cfi_startproc
 1688              		@ args = 0, pretend = 0, frame = 0
 1689              		@ frame_needed = 0, uses_anonymous_args = 0
 1690              		@ link register save eliminated.
 641:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Check if ADC peripheral is disabled in order to enable it and wait during
 642:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****      Tstab time the ADC's stabilization */
 643:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if ((pxADC->Inst->CR & ADC_CR_ADEN) == 0)
 1691              		.loc 1 643 5 view .LVU476
 1692              		.loc 1 643 15 is_stmt 0 view .LVU477
 1693 0000 0368     		ldr	r3, [r0]
 1694              		.loc 1 643 21 view .LVU478
 1695 0002 9A68     		ldr	r2, [r3, #8]
 1696              		.loc 1 643 8 view .LVU479
 1697 0004 D207     		lsls	r2, r2, #31
 1698 0006 00D5     		bpl	.L139
 644:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 645:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Enable the Peripheral */
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->CR |= ADC_CR_ADEN;
 647:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 648:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Delay for ADC stabilization time */
 649:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Compute number of CPU cycles to wait for */
 650:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         XPD_vDelay_us(ADC_STAB_DELAY_US);
ARM GAS  /tmp/ccchCjVJ.s 			page 48


 651:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 652:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 653:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1699              		.loc 1 653 1 view .LVU480
 1700 0008 7047     		bx	lr
 1701              	.L139:
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1702              		.loc 1 646 9 is_stmt 1 view .LVU481
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1703              		.loc 1 646 25 is_stmt 0 view .LVU482
 1704 000a 9A68     		ldr	r2, [r3, #8]
 650:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1705              		.loc 1 650 9 view .LVU483
 1706 000c 0320     		movs	r0, #3
 1707              	.LVL130:
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1708              		.loc 1 646 25 view .LVU484
 1709 000e 42F00102 		orr	r2, r2, #1
 1710 0012 9A60     		str	r2, [r3, #8]
 650:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1711              		.loc 1 650 9 is_stmt 1 view .LVU485
 1712 0014 FFF7FEBF 		b	XPD_vDelay_us
 1713              	.LVL131:
 1714              		.cfi_endproc
 1715              	.LFE186:
 1717              		.section	.text.ADC_vInjectedStop,"ax",%progbits
 1718              		.align	1
 1719              		.p2align 2,,3
 1720              		.global	ADC_vInjectedStop
 1721              		.syntax unified
 1722              		.thumb
 1723              		.thumb_func
 1724              		.fpu fpv4-sp-d16
 1726              	ADC_vInjectedStop:
 1727              	.LVL132:
 1728              	.LFB187:
 654:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 655:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 656:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Stop the conversion of injected channels by disabling ADC peripheral.
 657:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @note  If auto-injection is used, the conversion can only be stopped along with the regular grou
 658:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 659:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 660:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedStop(ADC_HandleType * pxADC)
 661:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1729              		.loc 1 661 1 view -0
 1730              		.cfi_startproc
 1731              		@ args = 0, pretend = 0, frame = 0
 1732              		@ frame_needed = 0, uses_anonymous_args = 0
 1733              		@ link register save eliminated.
 662:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     /* Check against auto injection */
 663:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     if ((pxADC->Inst->CFGR & ADC_CFGR_JAUTO) == 0)
 1734              		.loc 1 663 5 view .LVU487
 1735              		.loc 1 663 15 is_stmt 0 view .LVU488
 1736 0000 0368     		ldr	r3, [r0]
 1737              		.loc 1 663 21 view .LVU489
 1738 0002 DA68     		ldr	r2, [r3, #12]
 1739              		.loc 1 663 8 view .LVU490
ARM GAS  /tmp/ccchCjVJ.s 			page 49


 1740 0004 9201     		lsls	r2, r2, #6
 1741 0006 03D4     		bmi	.L140
 664:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 665:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         /* Stop conversions on regular and injected groups */
 666:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****         pxADC->Inst->CR &= ~ADC_CR_ADEN;
 1742              		.loc 1 666 9 is_stmt 1 view .LVU491
 1743              		.loc 1 666 25 is_stmt 0 view .LVU492
 1744 0008 9A68     		ldr	r2, [r3, #8]
 1745 000a 22F00102 		bic	r2, r2, #1
 1746 000e 9A60     		str	r2, [r3, #8]
 1747              	.L140:
 667:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 668:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1748              		.loc 1 668 1 view .LVU493
 1749 0010 7047     		bx	lr
 1750              		.cfi_endproc
 1751              	.LFE187:
 1753 0012 00BF     		.section	.text.ADC_vInjectedStart_IT,"ax",%progbits
 1754              		.align	1
 1755              		.p2align 2,,3
 1756              		.global	ADC_vInjectedStart_IT
 1757              		.syntax unified
 1758              		.thumb
 1759              		.thumb_func
 1760              		.fpu fpv4-sp-d16
 1762              	ADC_vInjectedStart_IT:
 1763              	.LVL133:
 1764              	.LFB188:
 669:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 670:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 671:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Enables the ADC peripheral and interrupts, and starts injected conversion
 672:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  *        if the trigger is software.
 673:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 674:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 675:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedStart_IT(ADC_HandleType * pxADC)
 676:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1765              		.loc 1 676 1 is_stmt 1 view -0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 0, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 677:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #ifdef __XPD_ADC_ERROR_DETECT
 678:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER |= ADC_IER_OVRIE;
 679:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** #endif
 680:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER |= ADC_IER_JEOCIE;
 1770              		.loc 1 680 5 view .LVU495
 1771              		.loc 1 680 10 is_stmt 0 view .LVU496
 1772 0000 0368     		ldr	r3, [r0]
 1773              		.loc 1 680 22 view .LVU497
 1774 0002 5A68     		ldr	r2, [r3, #4]
 1775 0004 42F02002 		orr	r2, r2, #32
 1776 0008 5A60     		str	r2, [r3, #4]
 681:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 682:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_vInjectedStart(pxADC);
 1777              		.loc 1 682 5 is_stmt 1 view .LVU498
 1778              	.LVL134:
 1779              	.LBB81:
ARM GAS  /tmp/ccchCjVJ.s 			page 50


 1780              	.LBI81:
 639:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1781              		.loc 1 639 6 view .LVU499
 1782              	.LBB82:
 643:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1783              		.loc 1 643 5 view .LVU500
 643:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1784              		.loc 1 643 21 is_stmt 0 view .LVU501
 1785 000a 9A68     		ldr	r2, [r3, #8]
 643:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1786              		.loc 1 643 8 view .LVU502
 1787 000c D207     		lsls	r2, r2, #31
 1788 000e 00D5     		bpl	.L144
 1789              	.LBE82:
 1790              	.LBE81:
 683:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1791              		.loc 1 683 1 view .LVU503
 1792 0010 7047     		bx	lr
 1793              	.L144:
 1794              	.LBB84:
 1795              	.LBB83:
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1796              		.loc 1 646 9 is_stmt 1 view .LVU504
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1797              		.loc 1 646 25 is_stmt 0 view .LVU505
 1798 0012 9A68     		ldr	r2, [r3, #8]
 650:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1799              		.loc 1 650 9 view .LVU506
 1800 0014 0320     		movs	r0, #3
 1801              	.LVL135:
 646:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 1802              		.loc 1 646 25 view .LVU507
 1803 0016 42F00102 		orr	r2, r2, #1
 1804 001a 9A60     		str	r2, [r3, #8]
 650:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1805              		.loc 1 650 9 is_stmt 1 view .LVU508
 1806 001c FFF7FEBF 		b	XPD_vDelay_us
 1807              	.LVL136:
 1808              	.LBE83:
 1809              	.LBE84:
 1810              		.cfi_endproc
 1811              	.LFE188:
 1813              		.section	.text.ADC_vInjectedStop_IT,"ax",%progbits
 1814              		.align	1
 1815              		.p2align 2,,3
 1816              		.global	ADC_vInjectedStop_IT
 1817              		.syntax unified
 1818              		.thumb
 1819              		.thumb_func
 1820              		.fpu fpv4-sp-d16
 1822              	ADC_vInjectedStop_IT:
 1823              	.LVL137:
 1824              	.LFB189:
 684:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 685:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** /**
 686:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @brief Stop the conversion of injected channels by disabling ADC peripheral and interrupts.
 687:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @note  If auto-injection is used, the conversion can only be stopped along with the regular grou
ARM GAS  /tmp/ccchCjVJ.s 			page 51


 688:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  * @param pxADC: pointer to the ADC handle structure
 689:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****  */
 690:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** void ADC_vInjectedStop_IT(ADC_HandleType * pxADC)
 691:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1825              		.loc 1 691 1 view -0
 1826              		.cfi_startproc
 1827              		@ args = 0, pretend = 0, frame = 0
 1828              		@ frame_needed = 0, uses_anonymous_args = 0
 1829              		@ link register save eliminated.
 692:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     ADC_vInjectedStop(pxADC);
 1830              		.loc 1 692 5 view .LVU510
 1831              	.LBB85:
 1832              	.LBI85:
 660:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** {
 1833              		.loc 1 660 6 view .LVU511
 1834              	.LBB86:
 663:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1835              		.loc 1 663 5 view .LVU512
 663:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1836              		.loc 1 663 15 is_stmt 0 view .LVU513
 1837 0000 0368     		ldr	r3, [r0]
 663:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1838              		.loc 1 663 21 view .LVU514
 1839 0002 DA68     		ldr	r2, [r3, #12]
 663:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     {
 1840              		.loc 1 663 8 view .LVU515
 1841 0004 9201     		lsls	r2, r2, #6
 1842 0006 03D4     		bmi	.L146
 666:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1843              		.loc 1 666 9 is_stmt 1 view .LVU516
 666:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1844              		.loc 1 666 25 is_stmt 0 view .LVU517
 1845 0008 9A68     		ldr	r2, [r3, #8]
 1846 000a 22F00102 		bic	r2, r2, #1
 1847 000e 9A60     		str	r2, [r3, #8]
 1848              	.L146:
 1849              	.LVL138:
 666:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     }
 1850              		.loc 1 666 25 view .LVU518
 1851              	.LBE86:
 1852              	.LBE85:
 693:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** 
 694:STM32_XPD/STM32H7_XPD/src/xpd_adc.c ****     pxADC->Inst->IER &= ~(ADC_IER_JEOCIE | ADC_IER_OVRIE);
 1853              		.loc 1 694 5 is_stmt 1 view .LVU519
 1854              		.loc 1 694 22 is_stmt 0 view .LVU520
 1855 0010 5A68     		ldr	r2, [r3, #4]
 1856 0012 22F03002 		bic	r2, r2, #48
 1857 0016 5A60     		str	r2, [r3, #4]
 695:STM32_XPD/STM32H7_XPD/src/xpd_adc.c **** }
 1858              		.loc 1 695 1 view .LVU521
 1859 0018 7047     		bx	lr
 1860              		.cfi_endproc
 1861              	.LFE189:
 1863 001a 00BF     		.text
 1864              	.Letext0:
 1865              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1866              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccchCjVJ.s 			page 52


 1867              		.file 5 "STM32_XPD/STM32H7_XPD/inc/xpd_common.h"
 1868              		.file 6 "STM32_XPD/CMSIS/Include/core_cm7.h"
 1869              		.file 7 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1870              		.file 8 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1871              		.file 9 "STM32_XPD/STM32H7_XPD/inc/xpd_dma.h"
 1872              		.file 10 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc.h"
 1873              		.file 11 "STM32_XPD/STM32H7_XPD/inc/xpd_exti.h"
 1874              		.file 12 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc_cc.h"
 1875              		.file 13 "STM32_XPD/STM32H7_XPD/inc/xpd_adc.h"
ARM GAS  /tmp/ccchCjVJ.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 xpd_adc.c
     /tmp/ccchCjVJ.s:18     .text.ADC_prvDmaConversionRedirect:0000000000000000 $t
     /tmp/ccchCjVJ.s:26     .text.ADC_prvDmaConversionRedirect:0000000000000000 ADC_prvDmaConversionRedirect
     /tmp/ccchCjVJ.s:61     .text.ADC_prvCommonChannelConfig:0000000000000000 $t
     /tmp/ccchCjVJ.s:68     .text.ADC_prvCommonChannelConfig:0000000000000000 ADC_prvCommonChannelConfig
     /tmp/ccchCjVJ.s:299    .text.ADC_prvCommonChannelConfig:00000000000000b4 $d
     /tmp/ccchCjVJ.s:304    .text.ADC_vClockConfig:0000000000000000 $t
     /tmp/ccchCjVJ.s:312    .text.ADC_vClockConfig:0000000000000000 ADC_vClockConfig
     /tmp/ccchCjVJ.s:343    .text.ADC_vClockConfig:0000000000000018 $d
     /tmp/ccchCjVJ.s:348    .text.ADC_ulClockFreq_Hz:0000000000000000 $t
     /tmp/ccchCjVJ.s:356    .text.ADC_ulClockFreq_Hz:0000000000000000 ADC_ulClockFreq_Hz
     /tmp/ccchCjVJ.s:388    .text.ADC_ulClockFreq_Hz:000000000000001c $d
     /tmp/ccchCjVJ.s:393    .text.ADC_vInit:0000000000000000 $t
     /tmp/ccchCjVJ.s:401    .text.ADC_vInit:0000000000000000 ADC_vInit
     /tmp/ccchCjVJ.s:496    .text.ADC_vInit:0000000000000048 $d
     /tmp/ccchCjVJ.s:502    .text.ADC_vDeinit:0000000000000000 $t
     /tmp/ccchCjVJ.s:510    .text.ADC_vDeinit:0000000000000000 ADC_vDeinit
     /tmp/ccchCjVJ.s:559    .text.ADC_vChannelConfig:0000000000000000 $t
     /tmp/ccchCjVJ.s:567    .text.ADC_vChannelConfig:0000000000000000 ADC_vChannelConfig
     /tmp/ccchCjVJ.s:751    .text.ADC_vStart:0000000000000000 $t
     /tmp/ccchCjVJ.s:759    .text.ADC_vStart:0000000000000000 ADC_vStart
     /tmp/ccchCjVJ.s:816    .text.ADC_vStop:0000000000000000 $t
     /tmp/ccchCjVJ.s:824    .text.ADC_vStop:0000000000000000 ADC_vStop
     /tmp/ccchCjVJ.s:845    .text.ADC_ePollStatus:0000000000000000 $t
     /tmp/ccchCjVJ.s:853    .text.ADC_ePollStatus:0000000000000000 ADC_ePollStatus
     /tmp/ccchCjVJ.s:932    .text.ADC_vStart_IT:0000000000000000 $t
     /tmp/ccchCjVJ.s:940    .text.ADC_vStart_IT:0000000000000000 ADC_vStart_IT
     /tmp/ccchCjVJ.s:1016   .text.ADC_vStop_IT:0000000000000000 $t
     /tmp/ccchCjVJ.s:1024   .text.ADC_vStop_IT:0000000000000000 ADC_vStop_IT
     /tmp/ccchCjVJ.s:1058   .text.ADC_vIRQHandler:0000000000000000 $t
     /tmp/ccchCjVJ.s:1066   .text.ADC_vIRQHandler:0000000000000000 ADC_vIRQHandler
     /tmp/ccchCjVJ.s:1187   .text.ADC_vIRQHandler:0000000000000068 $d
     /tmp/ccchCjVJ.s:1192   .text.ADC_eStart_DMA:0000000000000000 $t
     /tmp/ccchCjVJ.s:1200   .text.ADC_eStart_DMA:0000000000000000 ADC_eStart_DMA
     /tmp/ccchCjVJ.s:1326   .text.ADC_eStart_DMA:0000000000000054 $d
     /tmp/ccchCjVJ.s:1333   .text.ADC_vStop_DMA:0000000000000000 $t
     /tmp/ccchCjVJ.s:1341   .text.ADC_vStop_DMA:0000000000000000 ADC_vStop_DMA
     /tmp/ccchCjVJ.s:1379   .text.ADC_vWatchdogConfig:0000000000000000 $t
     /tmp/ccchCjVJ.s:1387   .text.ADC_vWatchdogConfig:0000000000000000 ADC_vWatchdogConfig
     /tmp/ccchCjVJ.s:1433   .text.ADC_eWatchdogStatus:0000000000000000 $t
     /tmp/ccchCjVJ.s:1441   .text.ADC_eWatchdogStatus:0000000000000000 ADC_eWatchdogStatus
     /tmp/ccchCjVJ.s:1462   .text.ADC_vInjectedInit:0000000000000000 $t
     /tmp/ccchCjVJ.s:1470   .text.ADC_vInjectedInit:0000000000000000 ADC_vInjectedInit
     /tmp/ccchCjVJ.s:1521   .text.ADC_vInjectedChannelConfig:0000000000000000 $t
     /tmp/ccchCjVJ.s:1529   .text.ADC_vInjectedChannelConfig:0000000000000000 ADC_vInjectedChannelConfig
     /tmp/ccchCjVJ.s:1675   .text.ADC_vInjectedStart:0000000000000000 $t
     /tmp/ccchCjVJ.s:1683   .text.ADC_vInjectedStart:0000000000000000 ADC_vInjectedStart
     /tmp/ccchCjVJ.s:1718   .text.ADC_vInjectedStop:0000000000000000 $t
     /tmp/ccchCjVJ.s:1726   .text.ADC_vInjectedStop:0000000000000000 ADC_vInjectedStop
     /tmp/ccchCjVJ.s:1754   .text.ADC_vInjectedStart_IT:0000000000000000 $t
     /tmp/ccchCjVJ.s:1762   .text.ADC_vInjectedStart_IT:0000000000000000 ADC_vInjectedStart_IT
     /tmp/ccchCjVJ.s:1814   .text.ADC_vInjectedStop_IT:0000000000000000 $t
     /tmp/ccchCjVJ.s:1822   .text.ADC_vInjectedStop_IT:0000000000000000 ADC_vInjectedStop_IT

UNDEFINED SYMBOLS
XPD_vDelay_us
ARM GAS  /tmp/ccchCjVJ.s 			page 54


RCC_ulClockFreq_Hz
RCC_vClockEnable
RCC_vClockDisable
XPD_pxTimeService
DMA_eStart_IT
DMA_vStop_IT
