library ieee;
use ieee.std_logic_1164.all;

entity ControloOnOff is
    Port (
		  clk : in std_logic;
        Tref : in std_logic_vector(4 downto 0);
		  y : out std_logic_vector(4 downto 0)
    );
end ControloOnOff;

architecture Behavioral of ControloOnOff is