Source Block: hdl/library/axi_dmac/dest_fifo_inf.v@76:86@HdlIdDef
`include "inc_id.vh"

reg active = 1'b0;

/* Last beat of the burst */
wire fifo_last_beat;
/* Last beat of the segment */
wire fifo_eot_beat;

assign enabled = enable;
assign fifo_ready = en & (fifo_valid | ~enable);

Diff Content:
- 81 wire fifo_last_beat;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_fifo_inf.v@78:88
reg active = 1'b0;

/* Last beat of the burst */
wire fifo_last_beat;
/* Last beat of the segment */
wire fifo_eot_beat;

assign enabled = enable;
assign fifo_ready = en & (fifo_valid | ~enable);

/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */

