v 20110115 2
C 40000 40000 0 0 0 title-E.sym
C 80800 61100 1 270 0 capacitor-1.sym
{
T 81500 60900 5 10 0 0 270 0 1
device=CAPACITOR
T 81300 61000 5 10 1 1 0 0 1
refdes=C100
T 81700 60900 5 10 0 0 270 0 1
symversion=0.1
T 81300 60800 5 10 1 1 0 0 1
value=2.2uF
T 81300 60200 5 10 1 1 0 0 1
comment=ESR <2Ohms
T 81300 60600 5 10 1 1 0 0 1
footprint=1206
T 81300 60400 5 10 1 1 0 0 1
model-name=TPSA225K035R1500
}
C 66100 50800 1 0 0 capacitor-1.sym
{
T 66300 51500 5 10 0 0 0 0 1
device=CAPACITOR
T 66500 52100 5 10 1 1 0 3 1
refdes=C101
T 66300 51700 5 10 0 0 0 0 1
symversion=0.1
T 66500 51900 5 10 1 1 0 3 1
value=2.2uF
T 66500 51300 5 10 1 1 0 3 1
comment=ESR <2Ohms
T 66500 51500 5 10 1 1 0 3 1
footprint=1206
T 66500 51700 5 10 1 1 0 3 1
model-name=TPSA225K035R1500
}
C 57000 53500 1 0 0 STM32F40xVxT.sym
{
T 62200 59000 5 10 1 1 0 4 1
refdes=U100
T 62195 58595 5 10 1 1 0 4 1
footprint=TQFP100_14
T 62195 58795 5 10 1 1 0 4 1
model=STM32F40xVxT
}
N 65500 51000 65500 53500 4
N 67500 61800 81000 61800 4
N 81000 61800 81000 61100 4
C 80900 59400 1 0 0 gnd-1.sym
C 67400 50400 1 0 0 gnd-1.sym
N 81000 59700 81000 60200 4
N 67500 50700 67500 51000 4
C 56400 51900 1 0 0 gnd-1.sym
N 58900 52500 58900 53500 4
C 40900 54900 1 0 0 gnd-1.sym
N 41000 55200 41000 65600 4
C 55800 65300 1 0 0 3.3V-plus-1.sym
N 58600 65000 58600 64000 4
N 57000 59400 56000 59400 4
N 56000 57000 56000 65300 4
N 56000 65000 58600 65000 4
N 56000 57000 57000 57000 4
N 59200 53000 68000 53000 4
N 59200 53000 59200 53500 4
N 65800 53000 65800 53500 4
C 67800 64800 1 0 0 3.3V-plus-1.sym
N 67500 62400 68000 62400 4
N 68000 53000 68000 64800 4
C 43000 58900 1 0 0 capacitor-1.sym
{
T 43200 59600 5 10 0 0 0 0 1
device=CAPACITOR
T 43400 59800 5 10 1 1 0 3 1
refdes=C105
T 43200 59800 5 10 0 0 0 0 1
symversion=0.1
T 43400 59600 5 10 1 1 0 3 1
value=20pF
T 43400 59400 5 10 1 1 0 3 1
footprint=0603
}
N 45000 58600 45000 59100 4
N 46600 59100 57000 59100 4
N 45000 56900 45000 56000 4
N 42600 56000 46100 56000 4
N 47500 56000 47500 58800 4
N 47500 58800 57000 58800 4
N 43000 59100 41000 59100 4
C 42600 55800 1 0 1 capacitor-1.sym
{
T 42400 56500 5 10 0 0 0 6 1
device=CAPACITOR
T 42200 56700 5 10 1 1 0 3 1
refdes=C106
T 42400 56700 5 10 0 0 0 6 1
symversion=0.1
T 42200 56500 5 10 1 1 0 3 1
value=20pF
T 42200 56300 5 10 1 1 0 3 1
footprint=0603
}
N 41700 56000 41000 56000 4
C 41600 64300 1 0 0 capacitor-1.sym
{
T 41800 65000 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 65200 5 10 1 1 0 3 1
refdes=C103
T 41800 65200 5 10 0 0 0 0 1
symversion=0.1
T 42000 65000 5 10 1 1 0 3 1
value=6.8pF
T 42000 64800 5 10 1 1 0 3 1
footprint=0603
}
N 41600 64500 41000 64500 4
C 41600 60300 1 0 0 capacitor-1.sym
{
T 41800 61000 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 61200 5 10 1 1 0 3 1
refdes=C104
T 41800 61200 5 10 0 0 0 0 1
symversion=0.1
T 42000 61000 5 10 1 1 0 3 1
value=6.8pF
T 42000 60800 5 10 1 1 0 3 1
footprint=0603
}
N 41600 60500 41000 60500 4
N 42500 60500 46900 60500 4
N 42500 64500 46900 64500 4
N 57000 60000 48500 60000 4
N 49000 64500 49000 60300 4
N 49000 60300 57000 60300 4
C 40800 66500 1 270 0 capacitor-2.sym
{
T 41500 66300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 41300 66200 5 10 1 1 0 0 1
refdes=C109
T 41700 66300 5 10 0 0 270 0 1
symversion=0.1
T 41300 66000 5 10 1 1 0 0 1
value=1uF
T 41300 65800 5 10 1 1 0 0 1
footprint=horseshoe
}
C 40800 67200 1 0 0 3.3V-plus-1.sym
N 41000 67200 41000 66500 4
N 53300 58500 57000 58500 4
C 41700 42500 1 90 1 capacitor-1.sym
{
T 41000 42300 5 10 0 0 270 2 1
device=CAPACITOR
T 41200 42200 5 10 1 1 0 6 1
refdes=C110
T 40800 42300 5 10 0 0 270 2 1
symversion=0.1
T 41200 42000 5 10 1 1 0 6 1
value=100nF
T 41200 41800 5 10 1 1 0 6 1
comment=For U1
T 41200 41600 5 10 1 1 0 6 1
footprint=0805
}
C 41300 42800 1 0 0 3.3V-plus-1.sym
C 41400 40900 1 0 0 gnd-1.sym
N 41500 42800 41500 42500 4
N 41500 41200 41500 41600 4
C 43200 42500 1 90 1 capacitor-1.sym
{
T 42500 42300 5 10 0 0 270 2 1
device=CAPACITOR
T 42700 42200 5 10 1 1 0 6 1
refdes=C111
T 42300 42300 5 10 0 0 270 2 1
symversion=0.1
T 42700 42000 5 10 1 1 0 6 1
value=100nF
T 42700 41800 5 10 1 1 0 6 1
comment=For U1
T 42700 41600 5 10 1 1 0 6 1
footprint=0805
}
C 42800 42800 1 0 0 3.3V-plus-1.sym
C 42900 40900 1 0 0 gnd-1.sym
N 43000 42800 43000 42500 4
N 43000 41200 43000 41600 4
C 44700 42500 1 90 1 capacitor-1.sym
{
T 44000 42300 5 10 0 0 270 2 1
device=CAPACITOR
T 44200 42200 5 10 1 1 0 6 1
refdes=C112
T 43800 42300 5 10 0 0 270 2 1
symversion=0.1
T 44200 42000 5 10 1 1 0 6 1
value=100nF
T 44200 41800 5 10 1 1 0 6 1
comment=For U1
T 44200 41600 5 10 1 1 0 6 1
footprint=0805
}
C 44300 42800 1 0 0 3.3V-plus-1.sym
C 44400 40900 1 0 0 gnd-1.sym
N 44500 42800 44500 42500 4
N 44500 41200 44500 41600 4
C 46200 41600 1 90 0 capacitor-1.sym
{
T 45500 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 45700 41900 5 10 1 1 180 0 1
refdes=C113
T 45300 41800 5 10 0 0 90 0 1
symversion=0.1
T 45700 42100 5 10 1 1 180 0 1
value=100nF
T 45700 42300 5 10 1 1 180 0 1
comment=For U1
T 45700 42500 5 10 1 1 180 0 1
footprint=0805
}
C 45800 42800 1 0 0 3.3V-plus-1.sym
C 45900 40900 1 0 0 gnd-1.sym
N 46000 42800 46000 42500 4
N 46000 41200 46000 41600 4
C 47700 42500 1 90 1 capacitor-2.sym
{
T 47000 42300 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 47200 42200 5 10 1 1 0 6 1
refdes=C114
T 46800 42300 5 10 0 0 270 2 1
symversion=0.1
T 47200 42000 5 10 1 1 0 6 1
value=4.7uF
T 47200 41800 5 10 1 1 0 6 1
footprint=horseshoe
}
C 47300 42800 1 0 0 3.3V-plus-1.sym
N 47500 42800 47500 42500 4
C 47400 40900 1 0 0 gnd-1.sym
N 47500 41200 47500 41600 4
T 80900 40100 9 10 1 0 0 0 1
Evan Foss
T 80800 40400 9 10 1 0 0 0 1
V 2.0
T 77000 40100 9 10 1 0 0 0 1
1
T 78500 40100 9 10 1 0 0 0 1
6
T 76900 40400 9 10 1 0 0 0 1
uProcessor.sch
T 77000 40700 9 10 1 0 0 0 1
uProcessor
T 41000 71400 9 10 1 0 0 0 1
1.8V <= Vss <= 3.3V see page 60 for current consumption see page 66
T 41000 70800 9 10 1 0 0 0 1
Note: J1 & J2 refer to DM00037051.pdf page 15.
T 41000 71800 9 10 1 0 0 0 1
DM00037051.pdf
T 41000 72600 9 10 1 0 0 0 2
Note: JTAG is refrenced in DM00037051.pdf page 36 2.2.37
Serial wire JTAG debug port (SWJ-DP).
T 41000 71200 9 10 1 0 0 0 1
DM00037051.pdf page 38.fig. 10 STM32F40x LQFP64 pinout.
T 41000 72000 9 10 1 0 0 0 1
for a laugh see pages 68-72.
T 41000 72400 9 10 1 0 0 0 1
Boot modes (very important) & USB fw update page 21.
T 41000 71600 9 10 1 0 0 0 1
fig 15 for mem/reg map and configuration info.
T 41500 51200 9 10 1 0 0 0 4
Layout Note : XTAL1, XTAL2 and their 
companion passive components must 
be located as close as possible to the 
MPU U1.
N 65500 51000 66100 51000 4
N 57000 59700 56500 59700 4
N 56500 52200 56500 64500 4
N 56500 56700 57000 56700 4
N 56500 52500 68500 52500 4
N 67500 62100 68500 62100 4
N 68500 62100 68500 52500 4
T 41000 70400 9 10 1 0 0 0 2
The VCAP capacitors, decoupling caps and etc are all pulled in from page 61 from the 2011 datasheet.
The VCAP capacitors AVX model TPSA225K035R1500 have 1.5Ohm ESR.
T 41500 40500 9 10 1 0 0 0 1
The capacitors C10, C11, C12, C13, are all to be located as close as possible to the U1 Vdd and Vss pins.
C 41500 49900 1 0 0 inductor-1.sym
{
T 41700 50400 5 10 0 0 0 0 1
device=INDUCTOR
T 42000 50600 5 10 1 1 0 3 1
refdes=L100
T 41700 50600 5 10 0 0 0 0 1
symversion=0.1
T 42000 50200 5 10 1 1 0 3 1
footprint=ballet flats
T 42000 50400 5 10 1 1 0 3 1
value=priceless
}
C 40800 50800 1 0 0 3.3V-plus-1.sym
C 43500 49900 1 0 0 resistor-1.sym
{
T 43800 50300 5 10 0 0 0 0 1
device=RESISTOR
T 44000 50600 5 10 1 1 0 3 1
refdes=R105
T 44000 50400 5 10 1 1 0 3 1
value=47
T 44000 50200 5 10 1 1 0 3 1
footprint=0805
}
N 57000 56400 54500 56400 4
N 54500 56400 54500 50000 4
N 54500 50000 44400 50000 4
N 42400 50000 43500 50000 4
N 41500 50000 41000 50000 4
N 41000 49100 41000 50800 4
N 57000 56100 55000 56100 4
N 55000 56100 55000 49500 4
N 55000 49500 41000 49500 4
C 40800 49100 1 270 0 capacitor-2.sym
{
T 41500 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 41300 48800 5 10 1 1 0 0 1
refdes=C115
T 41700 48900 5 10 0 0 270 0 1
symversion=0.1
T 41300 48600 5 10 1 1 0 0 1
value=1.0uF
T 41300 48400 5 10 1 1 0 0 1
footprint=horseshoe
}
C 44800 49100 1 270 0 capacitor-2.sym
{
T 45500 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45300 48800 5 10 1 1 0 0 1
refdes=C117
T 45700 48900 5 10 0 0 270 0 1
symversion=0.1
T 45300 48600 5 10 1 1 0 0 1
value=1.0uF
T 45300 48400 5 10 1 1 0 0 1
footprint=horseshoe
}
N 45000 49100 45000 50000 4
C 42800 49100 1 270 0 capacitor-1.sym
{
T 43500 48900 5 10 0 0 270 0 1
device=CAPACITOR
T 43300 48800 5 10 1 1 0 0 1
refdes=C116
T 43700 48900 5 10 0 0 270 0 1
symversion=0.1
T 43300 48600 5 10 1 1 0 0 1
value=100nF
T 43300 48400 5 10 1 1 0 0 1
footprint=1206
}
C 46800 49100 1 270 0 capacitor-1.sym
{
T 47500 48900 5 10 0 0 270 0 1
device=CAPACITOR
T 47300 48800 5 10 1 1 0 0 1
refdes=C118
T 47700 48900 5 10 0 0 270 0 1
symversion=0.1
T 47300 48600 5 10 1 1 0 0 1
value=100nF
T 47300 48400 5 10 1 1 0 0 1
footprint=1206
}
N 47000 49100 47000 50000 4
N 43000 49100 43000 49500 4
C 40900 47400 1 0 0 gnd-1.sym
N 41000 47700 41000 48200 4
C 42900 47400 1 0 0 gnd-1.sym
N 43000 47700 43000 48200 4
C 44900 47400 1 0 0 gnd-1.sym
N 45000 47700 45000 48200 4
C 46900 47400 1 0 0 gnd-1.sym
N 47000 47700 47000 48200 4
T 40500 46200 9 10 1 0 0 0 4
L1 is a choke with peak impedance @ 
150MHz. This is shamelessly copied 
from the refrence board schematic 
page 32.
T 41000 72200 9 10 1 0 0 0 1
PDR_ON is to be set to VDD so that the voltage regulator inside U1 is set on and the brown out reset (BOR) will protect the MPU.
T 41000 71000 9 10 1 0 0 0 1
The jumper between PE0 and NRST is for when the device is running of battery and the internal VREG of U1 is turned off.
C 61900 70800 1 0 0 busripper-1.sym
{
T 61900 71200 5 8 0 0 0 0 1
device=none
T 62100 71100 5 10 1 1 270 6 1
net=JTDO:1
}
N 61900 64000 61900 70800 4
C 61600 70800 1 0 0 busripper-1.sym
{
T 61600 71200 5 8 0 0 0 0 1
device=none
T 61800 71100 5 10 1 1 270 6 1
net=\_JTRST:1
}
N 61600 64000 61600 70800 4
C 70000 70800 1 0 0 busripper-1.sym
{
T 70000 71200 5 8 0 0 0 0 1
device=none
T 70200 71100 5 10 1 1 270 6 1
net=JTMS:1
}
N 67500 61500 70000 61500 4
N 70000 61500 70000 70800 4
C 66500 70800 1 0 0 busripper-1.sym
{
T 66500 71200 5 8 0 0 0 0 1
device=none
T 66700 71100 5 10 1 1 270 6 1
net=JTCK:1
}
N 66500 65000 66500 70800 4
C 66200 70800 1 0 0 busripper-1.sym
{
T 66200 71200 5 8 0 0 0 0 1
device=none
T 66400 71100 5 10 1 1 270 6 1
net=JTDI:1
}
N 66200 65300 66200 70800 4
U 61800 71000 71500 71000 10 1
T 71600 71000 9 10 1 0 0 1 1
JTAG
N 61300 64000 61300 71800 4
N 61000 64000 61000 71800 4
N 60700 64000 60700 71800 4
C 61300 71800 1 0 0 busripper-1.sym
{
T 61300 72200 5 8 0 0 0 0 1
device=none
T 61500 72100 5 10 1 1 270 6 1
net=I2C1_SMBA:1
}
C 61000 71800 1 0 0 busripper-1.sym
{
T 61000 72200 5 8 0 0 0 0 1
device=none
T 61200 72100 5 10 1 1 270 6 1
net=I2C1_SCL:1
}
C 60700 71800 1 0 0 busripper-1.sym
{
T 60700 72200 5 8 0 0 0 0 1
device=none
T 60900 72100 5 10 1 1 270 6 1
net=I2C1_SDA:1
}
U 60900 72000 63500 72000 10 0
N 64900 53500 64900 50200 4
N 65200 53500 65200 50200 4
C 64900 50200 1 180 1 busripper-1.sym
{
T 64900 49800 5 8 0 0 180 6 1
device=none
T 65100 49900 5 10 1 1 270 0 1
net=I2C2_SCL:1
}
C 65200 50200 1 180 1 busripper-1.sym
{
T 65200 49800 5 8 0 0 180 6 1
device=none
T 65400 49900 5 10 1 1 270 0 1
net=I2S2_SDA:1
}
N 67500 55200 69000 55200 4
N 67500 55500 74300 55500 4
C 74300 55500 1 180 1 busripper-1.sym
{
T 74300 55100 5 8 0 0 180 6 1
device=none
T 74600 55300 5 10 1 1 180 6 1
net=SPI2_SCK:1
}
U 65100 50000 70500 50000 10 -1
U 74500 43500 75500 43500 10 0
U 74500 43500 74500 55900 10 0
N 58900 64000 58900 64500 4
N 58900 64500 56500 64500 4
N 59500 53500 59500 47700 4
N 59800 53500 59800 47700 4
N 60100 53500 60100 47700 4
N 60400 53500 60400 47700 4
C 60400 47700 1 270 0 busripper-1.sym
{
T 60800 47700 5 8 0 0 270 0 1
device=none
T 60600 47400 5 10 1 1 270 0 1
net=SPI1_MOSI:1
}
N 62800 64000 62800 69300 4
N 62500 64000 62500 69300 4
C 60100 47700 1 180 1 busripper-1.sym
{
T 60100 47300 5 8 0 0 180 6 1
device=none
T 60300 47400 5 10 1 1 270 0 1
net=SPI1_MISO:1
}
C 59800 47700 1 180 1 busripper-1.sym
{
T 59800 47300 5 8 0 0 180 6 1
device=none
T 60000 47400 5 10 1 1 270 0 1
net=SPI1_SCK:1
}
C 59500 47700 1 180 1 busripper-1.sym
{
T 59500 47300 5 8 0 0 180 6 1
device=none
T 59700 47400 5 10 1 1 270 0 1
net=\_SPI1_SS:1
}
U 59700 47500 62500 47500 10 0
N 57000 61200 55200 61200 4
N 55200 61500 57000 61500 4
N 57000 61800 55200 61800 4
N 55200 62100 57000 62100 4
N 57000 62400 55200 62400 4
N 67000 51000 67500 51000 4
C 55200 62400 1 90 0 busripper-1.sym
{
T 54800 62400 5 8 0 0 90 0 1
device=none
T 54900 62600 5 10 1 1 0 6 1
net=TRACECLK:1
}
C 55200 62100 1 90 0 busripper-1.sym
{
T 54800 62100 5 8 0 0 90 0 1
device=none
T 54900 62300 5 10 1 1 0 6 1
net=TRACE0:1
}
C 55200 61800 1 90 0 busripper-1.sym
{
T 54800 61800 5 8 0 0 90 0 1
device=none
T 54900 62000 5 10 1 1 0 6 1
net=TRACE1:1
}
C 55200 61500 1 90 0 busripper-1.sym
{
T 54800 61500 5 8 0 0 90 0 1
device=none
T 54900 61700 5 10 1 1 0 6 1
net=TRACE2:1
}
C 55200 61200 1 90 0 busripper-1.sym
{
T 54800 61200 5 8 0 0 90 0 1
device=none
T 54900 61400 5 10 1 1 0 6 1
net=TRACE3:1
}
N 67500 59700 74200 59700 4
U 55000 61400 55000 66500 10 0
U 55000 66500 56500 66500 10 0
C 62800 69300 1 0 0 busripper-1.sym
{
T 62800 69700 5 8 0 0 0 0 1
device=none
T 63000 69600 5 10 1 1 270 6 1
net=USART2_TX:1
}
C 62500 69300 1 0 0 busripper-1.sym
{
T 62500 69700 5 8 0 0 0 0 1
device=none
T 62700 69600 5 10 1 1 270 6 1
net=USART2_RX:1
}
U 62400 69500 64500 69500 10 0
N 67500 60000 74200 60000 4
T 64600 69500 9 10 1 0 0 1 1
USART2
T 63600 72000 9 10 1 0 0 1 1
I2C1
T 70600 50000 9 10 1 0 0 1 1
I2C2
T 62600 47500 9 10 1 0 0 1 1
SPI1
T 75600 43500 9 10 1 0 0 1 1
SPI2
T 56600 66500 9 10 1 0 0 1 1
TRACE
C 59800 72300 1 0 0 3.3V-plus-1.sym
C 59900 72000 1 270 0 resistor-1.sym
{
T 60300 71700 5 10 0 0 270 0 1
device=RESISTOR
T 60200 71400 5 10 1 1 180 6 1
refdes=R100
T 60200 71600 5 10 1 1 180 6 1
value=10K
T 60200 71800 5 10 1 1 180 6 1
footprint=0805
}
N 60400 70000 60400 64000 4
N 60000 72300 60000 72000 4
C 71500 46200 1 180 1 busripper-1.sym
{
T 71500 45800 5 8 0 0 180 6 1
device=none
T 71700 45900 5 10 1 1 270 0 1
netname=LED7:1
}
C 61500 46200 1 180 1 busripper-1.sym
{
T 61500 45800 5 8 0 0 180 6 1
device=none
T 61700 45900 5 10 1 1 270 0 1
net=LED6:1
}
C 61200 46200 1 180 1 busripper-1.sym
{
T 61200 45800 5 8 0 0 180 6 1
device=none
T 61400 45900 5 10 1 1 270 0 1
net=LED5:1
}
T 73100 46000 9 10 1 0 0 1 1
LED
U 63900 68000 75000 68000 10 1
C 64300 67800 1 0 0 busripper-1.sym
{
T 64300 68200 5 8 0 0 0 0 1
device=none
T 64500 68100 5 10 1 1 270 6 1
net=B_YES:1
}
C 64000 67800 1 0 0 busripper-1.sym
{
T 64000 68200 5 8 0 0 0 0 1
device=none
T 64200 68100 5 10 1 1 270 6 1
net=B_NO:1
}
C 63700 67800 1 0 0 busripper-1.sym
{
T 63700 68200 5 8 0 0 0 0 1
device=none
T 63900 68100 5 10 1 1 270 6 1
net=B_UP:1
}
T 75100 68000 9 10 1 0 0 1 1
BUTTON
C 71500 45600 1 0 0 bus-count.sym
{
T 72300 45800 5 10 1 1 0 8 1
comment=7
}
C 69000 49600 1 0 0 bus-count.sym
{
T 69800 49800 5 10 1 1 0 8 1
comment=2
}
C 73500 67600 1 0 0 bus-count.sym
{
T 74300 67800 5 10 1 1 0 8 1
comment=7
}
C 61000 47100 1 0 0 bus-count.sym
{
T 61800 47300 5 10 1 1 0 8 1
comment=4
}
C 74000 43100 1 0 0 bus-count.sym
{
T 74800 43300 5 10 1 1 0 8 1
comment=4
}
C 55000 66100 1 0 0 bus-count.sym
{
T 55800 66300 5 10 1 1 0 8 1
comment=5
}
C 62000 71600 1 0 0 bus-count.sym
{
T 62800 71800 5 10 1 1 0 8 1
comment=3
}
C 63000 69100 1 0 0 bus-count.sym
{
T 63800 69300 5 10 1 1 0 8 1
comment=2
}
C 70000 70600 1 0 0 bus-count.sym
{
T 70800 70800 5 10 1 1 0 8 1
comment=5
}
C 46900 64400 1 0 0 resistor-1.sym
{
T 47200 64800 5 10 0 0 0 0 1
device=RESISTOR
T 47400 65100 5 10 1 1 0 3 1
refdes=R101
T 47400 64900 5 10 1 1 0 3 1
value=0
T 47400 64700 5 10 1 1 0 3 1
footprint=0805
}
N 47800 64500 49000 64500 4
C 46900 60400 1 0 0 resistor-1.sym
{
T 47200 60800 5 10 0 0 0 0 1
device=RESISTOR
T 47400 61100 5 10 1 1 0 3 1
refdes=R102
T 47400 60900 5 10 1 1 0 3 1
value=0
T 47400 60700 5 10 1 1 0 3 1
footprint=0805
}
C 45700 59000 1 0 0 resistor-1.sym
{
T 46000 59400 5 10 0 0 0 0 1
device=RESISTOR
T 46200 59700 5 10 1 1 0 3 1
refdes=R103
T 46200 59500 5 10 1 1 0 3 1
value=0
T 46200 59300 5 10 1 1 0 3 1
footprint=0805
}
C 46100 55900 1 0 0 resistor-1.sym
{
T 46400 56300 5 10 0 0 0 0 1
device=RESISTOR
T 46600 56600 5 10 1 1 0 3 1
refdes=R104
T 46600 56400 5 10 1 1 0 3 1
value=220
T 46600 56200 5 10 1 1 0 3 1
footprint=0805
}
N 47000 56000 47500 56000 4
N 45700 59100 43900 59100 4
N 48500 60000 48500 60500 4
N 48500 60500 47800 60500 4
N 59800 64000 59800 67500 4
C 74300 44500 1 180 1 busripper-1.sym
{
T 74300 44100 5 8 0 0 180 6 1
device=none
T 74600 44300 5 10 1 1 180 6 1
net=\_SPI2_SS:1
}
N 69000 55200 69000 50200 4
C 69000 50200 1 180 1 busripper-1.sym
{
T 69000 49800 5 8 0 0 180 6 1
device=none
T 69200 49900 5 10 1 1 270 0 1
net=I2S2_SMBA:1
}
N 50500 67500 59800 67500 4
N 63100 64000 63100 69300 4
C 63100 69300 1 0 0 busripper-1.sym
{
T 63100 69700 5 8 0 0 0 0 1
device=none
T 63300 69600 5 10 1 1 270 6 1
net=USART2_RTS:1
}
N 63400 64000 63400 69300 4
C 63400 69300 1 0 0 busripper-1.sym
{
T 63400 69700 5 8 0 0 0 0 1
device=none
T 63600 69600 5 10 1 1 270 6 1
net=USART2_CTS:1
}
N 62200 64000 62200 69300 4
C 62200 69300 1 0 0 busripper-1.sym
{
T 62200 69700 5 8 0 0 0 0 1
device=none
T 62400 69600 5 10 1 1 270 6 1
net=USART2_CK:1
}
N 65200 64000 65200 66300 4
N 64900 66300 64900 64000 4
N 64600 66300 64600 64000 4
C 65200 66300 1 0 0 busripper-1.sym
{
T 65200 66700 5 8 0 0 0 0 1
device=none
T 65400 66600 5 10 1 1 270 6 1
net=I2S3_SCK:1
}
C 64900 66300 1 0 0 busripper-1.sym
{
T 64900 66700 5 8 0 0 0 0 1
device=none
T 65100 66600 5 10 1 1 270 6 1
net=I2S3ext_SD:1
}
C 64600 66300 1 0 0 busripper-1.sym
{
T 64600 66700 5 8 0 0 0 0 1
device=none
T 64800 66600 5 10 1 1 270 6 1
net=I2S3_SD:1
}
N 65800 64000 65800 65000 4
N 65800 65000 66500 65000 4
N 66200 65300 65500 65300 4
N 65500 65300 65500 64000 4
U 64800 66500 71500 66500 10 0
T 71600 66500 9 10 1 0 0 1 1
I2S3
N 67500 59100 69000 59100 4
N 69000 59100 69000 66300 4
C 69000 66300 1 0 0 busripper-1.sym
{
T 69000 66700 5 8 0 0 0 0 1
device=none
T 69200 66600 5 10 1 1 270 6 1
netname=I2S3_MCK
}
N 67500 56100 74300 56100 4
C 74300 56100 1 180 1 busripper-1.sym
{
T 74300 55700 5 8 0 0 180 6 1
device=none
T 74600 55900 5 10 1 1 180 6 1
net=SPI2_MOSI:1
}
C 74300 55800 1 180 1 busripper-1.sym
{
T 74300 55400 5 8 0 0 180 6 1
device=none
T 74600 55600 5 10 1 1 180 6 1
net=SPI2_MISO:1
}
N 74300 55800 67500 55800 4
N 67500 60300 76800 60300 4
N 76800 60600 67500 60600 4
N 67500 60900 76800 60900 4
N 67500 61200 76800 61200 4
C 76800 61200 1 180 1 busripper-1.sym
{
T 76800 60800 5 8 0 0 180 6 1
device=none
T 77100 61000 5 10 1 1 180 6 1
net=USART1_RTS:1
}
C 76800 60900 1 180 1 busripper-1.sym
{
T 76800 60500 5 8 0 0 180 6 1
device=none
T 77100 60700 5 10 1 1 180 6 1
net=USART1_CTS:1
}
C 76800 60600 1 180 1 busripper-1.sym
{
T 76800 60200 5 8 0 0 180 6 1
device=none
T 77100 60400 5 10 1 1 180 6 1
net=USART1_RX:1
}
C 76800 60300 1 180 1 busripper-1.sym
{
T 76800 59900 5 8 0 0 180 6 1
device=none
T 77100 60100 5 10 1 1 180 6 1
net=USART1_TX:1
}
U 77000 61000 77000 59500 10 1
U 77000 59500 78500 59500 10 0
T 78600 59500 9 10 1 0 0 1 1
USART1
N 57000 58200 52700 58200 4
N 57000 57900 52700 57900 4
N 57000 57600 52700 57600 4
N 57000 57300 52700 57300 4
N 61500 46200 61500 48200 4
N 61200 46200 61200 47900 4
N 67500 58800 71500 58800 4
U 73000 46000 52500 46000 10 0
U 52500 46000 52500 58000 10 0
C 52700 58200 1 180 0 busripper-1.sym
{
T 52700 57800 5 8 0 0 180 0 1
device=none
T 52400 58000 5 10 1 1 180 0 1
net=LED1:1
}
C 52700 57300 1 180 0 busripper-1.sym
{
T 52700 56900 5 8 0 0 180 0 1
device=none
T 52400 57100 5 10 1 1 180 0 1
net=LED4:1
}
C 52700 57900 1 180 0 busripper-1.sym
{
T 52700 57500 5 8 0 0 180 0 1
device=none
T 52400 57700 5 10 1 1 180 0 1
net=LED2:1
}
C 52700 57600 1 180 0 busripper-1.sym
{
T 52700 57200 5 8 0 0 180 0 1
device=none
T 52400 57400 5 10 1 1 180 0 1
net=LED3:1
}
N 60400 70000 60000 70000 4
N 60000 70000 60000 71100 4
N 63700 67800 63700 64000 4
N 64000 67800 64000 64000 4
N 64300 67800 64300 64000 4
N 67500 58500 72800 58500 4
N 67500 58200 72800 58200 4
N 67500 57900 72800 57900 4
N 67500 57600 72800 57600 4
N 67500 59400 74200 59400 4
C 72800 57900 1 0 0 busripper-1.sym
{
T 72800 58300 5 8 0 0 0 0 1
device=none
T 73100 58100 5 10 1 1 180 8 1
net=B_DOWN:1
}
C 72800 58500 1 0 0 busripper-1.sym
{
T 72800 58900 5 8 0 0 0 0 1
device=none
T 73100 58700 5 10 1 1 180 8 1
net=B_LEFT:1
}
C 72800 58200 1 0 0 busripper-1.sym
{
T 72800 58600 5 8 0 0 0 0 1
device=none
T 73100 58400 5 10 1 1 180 8 1
net=B_RIGHT:1
}
C 72800 57600 1 0 0 busripper-1.sym
{
T 72800 58000 5 8 0 0 0 0 1
device=none
T 73100 57800 5 10 1 1 180 8 1
net=B_MAGIC:1
}
U 73000 57800 73000 68000 10 0
C 71000 67600 1 0 0 bus-count.sym
{
T 71800 67800 5 10 1 1 0 8 1
comment=3
}
C 72000 66600 1 0 0 bus-count.sym
{
T 72800 66800 5 10 1 1 0 8 1
comment=4
}
C 75600 59300 1 0 1 input-2.sym
{
T 75100 59400 5 10 1 1 0 1 1
net=SDCARD_SW:1
T 75000 60000 5 10 0 0 0 6 1
device=none
T 75100 59400 5 10 0 1 0 1 1
value=INPUT
}
C 74200 59900 1 0 0 output-2.sym
{
T 75100 60000 5 10 1 1 0 1 1
net=MCO1:1
T 74400 60600 5 10 0 0 0 0 1
device=none
T 75100 60000 5 10 0 1 0 1 1
value=OUTPUT
}
C 75600 59600 1 0 1 input-2.sym
{
T 75100 59700 5 10 1 1 0 1 1
net=I2S_CKIN:1
T 75000 60300 5 10 0 0 0 6 1
device=none
T 75100 59700 5 10 0 1 0 1 1
value=INPUT
}
N 61500 48200 61000 48200 4
N 61000 48200 61000 53500 4
N 61200 47900 60700 47900 4
N 60700 47900 60700 53500 4
N 71500 58800 71500 46200 4
C 73500 45100 1 0 0 bus-count.sym
{
T 74300 45300 5 10 1 1 0 8 1
comment=3
}
N 50500 67500 50500 44500 4
{
T 50500 55500 5 10 1 1 90 0 1
comment=PB9
}
N 50500 44500 74300 44500 4
{
T 74300 44500 5 10 1 1 0 6 1
comment=PB9
}
C 70000 66100 1 0 0 bus-count.sym
{
T 70800 66300 5 10 1 1 0 8 1
comment=4
}
N 67500 57300 74200 57300 4
C 75600 57200 1 0 1 input-2.sym
{
T 75100 57300 5 10 1 1 0 1 1
net=Unused0:1
T 75000 57900 5 10 0 0 0 6 1
device=none
T 75100 57300 5 10 0 1 0 1 1
value=INPUT
}
C 66600 46400 1 0 1 input-2.sym
{
T 66100 46500 5 10 1 1 0 1 1
net=INT0:1
T 66000 47100 5 10 0 0 0 6 1
device=none
T 66100 46500 5 10 0 1 0 1 1
value=INPUT
}
N 61300 48500 63400 48500 4
N 61300 48500 61300 53500 4
C 66600 46700 1 0 1 input-2.sym
{
T 66100 46800 5 10 1 1 0 1 1
net=INT1:1
T 66000 47400 5 10 0 0 0 6 1
device=none
T 66100 46800 5 10 0 1 0 1 1
value=INPUT
}
N 61600 53500 61600 48800 4
N 61600 48800 63700 48800 4
C 66600 47000 1 0 1 input-2.sym
{
T 66100 47100 5 10 1 1 0 1 1
net=INT2:1
T 66000 47700 5 10 0 0 0 6 1
device=none
T 66100 47100 5 10 0 1 0 1 1
value=INPUT
}
N 61900 53500 61900 49100 4
N 61900 49100 64000 49100 4
N 63400 48500 63400 46500 4
N 63400 46500 65200 46500 4
N 63700 48800 63700 46800 4
N 63700 46800 65200 46800 4
N 64000 49100 64000 47100 4
N 64000 47100 65200 47100 4
C 54400 60500 1 0 0 input-2.sym
{
T 54900 60600 5 10 1 1 0 7 1
net=Unused1:1
T 55000 61200 5 10 0 0 0 0 1
device=none
T 54900 60600 5 10 0 1 0 7 1
value=INPUT
}
N 55800 60600 57000 60600 4
C 44300 58600 1 270 0 crystal_sheilded-HC49_US.sym
{
T 44605 58195 5 10 1 1 0 6 1
refdes=XTAL101
T 44605 57795 5 10 1 1 0 6 1
footprint=HC49_US
T 44600 58000 5 10 1 1 0 6 1
value=8MHz
T 44600 57600 5 10 1 1 0 6 1
model-name=ECS-80-20-5G3XDS-TR
T 44600 57400 5 10 1 1 0 6 1
comment=4MHz to 26MHz
}
N 44300 57300 43000 57300 4
N 43000 57300 43000 56900 4
C 45500 61500 1 90 0 crystal_SOJ4_500.sym
{
T 46200 62405 5 10 1 1 270 3 1
refdes=XTAL102
T 45800 62405 5 10 1 1 270 3 1
footprint=SOJ4_500
T 46000 62400 5 10 1 1 270 3 1
value=32.768KHz
T 45600 62400 5 10 1 1 270 3 1
comment=MC-306 32.768K-E3:ROHS
}
N 44000 64500 44000 63300 4
N 44000 61500 44000 60500 4
C 49200 42500 1 90 1 capacitor-1.sym
{
T 48500 42300 5 10 0 0 270 2 1
device=CAPACITOR
T 48700 42200 5 10 1 1 0 6 1
refdes=C119
T 48300 42300 5 10 0 0 270 2 1
symversion=0.1
T 48700 42000 5 10 1 1 0 6 1
value=100nF
T 48700 41800 5 10 1 1 0 6 1
comment=For U1
T 48700 41600 5 10 1 1 0 6 1
footprint=0603
}
C 48800 42800 1 0 0 3.3V-plus-1.sym
C 48900 40900 1 0 0 gnd-1.sym
N 49000 42800 49000 42500 4
N 49000 41200 49000 41600 4
C 50700 41600 1 90 0 capacitor-1.sym
{
T 50000 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 50200 41900 5 10 1 1 180 0 1
refdes=C120
T 49800 41800 5 10 0 0 90 0 1
symversion=0.1
T 50200 42100 5 10 1 1 180 0 1
value=100nF
T 50200 42300 5 10 1 1 180 0 1
comment=For U1
T 50200 42500 5 10 1 1 180 0 1
footprint=0603
}
C 50300 42800 1 0 0 3.3V-plus-1.sym
C 50400 40900 1 0 0 gnd-1.sym
N 50500 42800 50500 42500 4
N 50500 41200 50500 41600 4
C 42900 56600 1 0 0 gnd-1.sym
C 51900 58400 1 0 0 input-2.sym
{
T 52400 58500 5 10 1 1 0 7 1
net=\_RESET:1
T 52500 59100 5 10 0 0 0 0 1
device=none
T 52400 58500 5 10 0 1 0 7 1
value=INPUT
}
C 54400 60800 1 0 0 input-2.sym
{
T 54900 60900 5 10 1 1 0 7 1
net=V_RTC:1
T 55000 61500 5 10 0 0 0 0 1
device=none
T 54900 60900 5 10 0 1 0 7 1
value=INPUT
}
N 55800 60900 57000 60900 4
N 60100 64000 60100 68500 4
N 60100 68500 58500 68500 4
C 58500 68400 1 0 1 output-2.sym
{
T 57600 68500 5 10 1 1 0 7 1
net=\_MICBIAS_EN:1
T 58300 69100 5 10 0 0 0 6 1
device=none
T 57600 68500 5 10 0 1 0 7 1
value=OUTPUT
}
