# MIPS Processor in verilog
This was a master's project that I will use to implement 4th, 8th ways caches.