SECTION 26 Binary Counters 57

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

J @ Ao
c
Count enable xK
J 0 At
bbc
K
J 0 Ap
tbc
kK
bps
tbc
K
q Output
cary
Clock

Figure 2-10 4-bit synchronous binary counter.

at 0 and the output of the counter does not change The first stage Ap is
complemented when the counter is enabled and the clock goes through a
Positive transition. Each of the other three flip-flops are complemented when
all previous least significant flip-flops are equal to 1 and the count is enabled.
The chain of AND gates generate the requiredlogic forthe Jand Kinputs. The
