#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002589facea20 .scope module, "tb_register_file" "tb_register_file" 2 4;
 .timescale -9 -9;
P_000002589fb7dc30 .param/l "PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
v000002589fb83a50_0 .var "clk", 0 0;
v000002589fb839b0_0 .var "reg1_read_addr", 3 0;
v000002589fb83550_0 .net "reg1_read_data_out", 7 0, v000002589fb52cd0_0;  1 drivers
v000002589fb834b0_0 .var "reg2_read_addr", 3 0;
v000002589fb83910_0 .net "reg2_read_data_out", 7 0, v000002589fb52e10_0;  1 drivers
v000002589fb82c90_0 .var "reg_write_address_in", 3 0;
v000002589fb82b50_0 .var "reg_write_data_in", 7 0;
v000002589fb835f0_0 .var "reg_write_enable", 0 0;
v000002589fb83730_0 .var "reset", 0 0;
S_000002589facebb0 .scope module, "u_register_file" "register_file" 2 31, 3 1 0, S_000002589facea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "reg1_read_addr";
    .port_info 3 /INPUT 4 "reg2_read_addr";
    .port_info 4 /OUTPUT 8 "reg1_read_data_out";
    .port_info 5 /OUTPUT 8 "reg2_read_data_out";
    .port_info 6 /INPUT 4 "reg_write_address_in";
    .port_info 7 /INPUT 8 "reg_write_data_in";
    .port_info 8 /INPUT 1 "reg_write_enable";
v000002589fb52b90_0 .net "clk", 0 0, v000002589fb83a50_0;  1 drivers
v000002589fb7a9a0_0 .var/i "ii", 31 0;
v000002589fb52c30_0 .net "reg1_read_addr", 3 0, v000002589fb839b0_0;  1 drivers
v000002589fb52cd0_0 .var "reg1_read_data_out", 7 0;
v000002589fb52d70_0 .net "reg2_read_addr", 3 0, v000002589fb834b0_0;  1 drivers
v000002589fb52e10_0 .var "reg2_read_data_out", 7 0;
v000002589fb52eb0 .array "reg_file", 0 15, 7 0;
v000002589fb83870_0 .net "reg_write_address_in", 3 0, v000002589fb82c90_0;  1 drivers
v000002589fb83410_0 .net "reg_write_data_in", 7 0, v000002589fb82b50_0;  1 drivers
v000002589fb83370_0 .net "reg_write_enable", 0 0, v000002589fb835f0_0;  1 drivers
v000002589fb832d0_0 .net "reset", 0 0, v000002589fb83730_0;  1 drivers
E_000002589fb7daf0 .event posedge, v000002589fb52b90_0;
E_000002589fb7d9b0/0 .event negedge, v000002589fb832d0_0;
E_000002589fb7d9b0/1 .event posedge, v000002589fb52b90_0;
E_000002589fb7d9b0 .event/or E_000002589fb7d9b0/0, E_000002589fb7d9b0/1;
v000002589fb52eb0_0 .array/port v000002589fb52eb0, 0;
v000002589fb52eb0_1 .array/port v000002589fb52eb0, 1;
E_000002589fb7dfb0/0 .event anyedge, v000002589fb832d0_0, v000002589fb52d70_0, v000002589fb52eb0_0, v000002589fb52eb0_1;
v000002589fb52eb0_2 .array/port v000002589fb52eb0, 2;
v000002589fb52eb0_3 .array/port v000002589fb52eb0, 3;
v000002589fb52eb0_4 .array/port v000002589fb52eb0, 4;
v000002589fb52eb0_5 .array/port v000002589fb52eb0, 5;
E_000002589fb7dfb0/1 .event anyedge, v000002589fb52eb0_2, v000002589fb52eb0_3, v000002589fb52eb0_4, v000002589fb52eb0_5;
v000002589fb52eb0_6 .array/port v000002589fb52eb0, 6;
v000002589fb52eb0_7 .array/port v000002589fb52eb0, 7;
v000002589fb52eb0_8 .array/port v000002589fb52eb0, 8;
v000002589fb52eb0_9 .array/port v000002589fb52eb0, 9;
E_000002589fb7dfb0/2 .event anyedge, v000002589fb52eb0_6, v000002589fb52eb0_7, v000002589fb52eb0_8, v000002589fb52eb0_9;
v000002589fb52eb0_10 .array/port v000002589fb52eb0, 10;
v000002589fb52eb0_11 .array/port v000002589fb52eb0, 11;
v000002589fb52eb0_12 .array/port v000002589fb52eb0, 12;
v000002589fb52eb0_13 .array/port v000002589fb52eb0, 13;
E_000002589fb7dfb0/3 .event anyedge, v000002589fb52eb0_10, v000002589fb52eb0_11, v000002589fb52eb0_12, v000002589fb52eb0_13;
v000002589fb52eb0_14 .array/port v000002589fb52eb0, 14;
v000002589fb52eb0_15 .array/port v000002589fb52eb0, 15;
E_000002589fb7dfb0/4 .event anyedge, v000002589fb52eb0_14, v000002589fb52eb0_15;
E_000002589fb7dfb0 .event/or E_000002589fb7dfb0/0, E_000002589fb7dfb0/1, E_000002589fb7dfb0/2, E_000002589fb7dfb0/3, E_000002589fb7dfb0/4;
E_000002589fb7e270/0 .event anyedge, v000002589fb832d0_0, v000002589fb52c30_0, v000002589fb52eb0_0, v000002589fb52eb0_1;
E_000002589fb7e270/1 .event anyedge, v000002589fb52eb0_2, v000002589fb52eb0_3, v000002589fb52eb0_4, v000002589fb52eb0_5;
E_000002589fb7e270/2 .event anyedge, v000002589fb52eb0_6, v000002589fb52eb0_7, v000002589fb52eb0_8, v000002589fb52eb0_9;
E_000002589fb7e270/3 .event anyedge, v000002589fb52eb0_10, v000002589fb52eb0_11, v000002589fb52eb0_12, v000002589fb52eb0_13;
E_000002589fb7e270/4 .event anyedge, v000002589fb52eb0_14, v000002589fb52eb0_15;
E_000002589fb7e270 .event/or E_000002589fb7e270/0, E_000002589fb7e270/1, E_000002589fb7e270/2, E_000002589fb7e270/3, E_000002589fb7e270/4;
    .scope S_000002589facebb0;
T_0 ;
    %wait E_000002589fb7e270;
    %load/vec4 v000002589fb832d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002589fb52cd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002589fb52c30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002589fb52eb0, 4;
    %assign/vec4 v000002589fb52cd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002589facebb0;
T_1 ;
    %wait E_000002589fb7dfb0;
    %load/vec4 v000002589fb832d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002589fb52e10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002589fb52d70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002589fb52eb0, 4;
    %assign/vec4 v000002589fb52e10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002589facebb0;
T_2 ;
    %wait E_000002589fb7d9b0;
    %load/vec4 v000002589fb832d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002589fb7a9a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002589fb7a9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002589fb7a9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002589fb52eb0, 0, 4;
    %load/vec4 v000002589fb7a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002589fb7a9a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002589facebb0;
T_3 ;
    %wait E_000002589fb7daf0;
    %load/vec4 v000002589fb83370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002589fb83410_0;
    %load/vec4 v000002589fb83870_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002589fb52eb0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002589facea20;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000002589fb83a50_0;
    %inv;
    %store/vec4 v000002589fb83a50_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002589facea20;
T_5 ;
    %vpi_call 2 45 "$monitor", "%t reg1_addr = %b reg2_addr = %b reg1_data =%d reg2_data =%d wr_en = %b wr_addr = %b wr_data =%d", $time, v000002589fb839b0_0, v000002589fb834b0_0, v000002589fb83550_0, v000002589fb83910_0, v000002589fb835f0_0, v000002589fb82c90_0, v000002589fb82b50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002589fb83a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002589fb83730_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002589fb83730_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002589fb82c90_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000002589fb82b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 40, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002589fb82c90_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000002589fb82b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002589fb839b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002589fb834b0_0, 0;
    %delay 40, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002589fb834b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002589fb82c90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002589fb82b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002589fb835f0_0, 0;
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002589fb839b0_0, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_register_file.v";
    ".\register_file_16x8.v";
