=====
SETUP
12.781
13.065
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
13.065
=====
SETUP
12.781
13.065
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
13.065
=====
SETUP
12.781
13.065
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
13.065
=====
SETUP
12.971
12.876
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
12.876
=====
SETUP
12.971
12.876
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
12.876
=====
SETUP
13.098
12.748
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
12.748
=====
SETUP
13.098
12.748
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
12.748
=====
SETUP
13.142
12.704
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
12.704
=====
SETUP
13.146
12.701
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
12.701
=====
SETUP
13.190
12.657
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n725_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n722_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n721_s
9.970
10.005
u_v9958/u_v9958_core/u_vdp_command/n720_s
10.005
10.040
u_v9958/u_v9958_core/u_vdp_command/n719_s
10.040
10.076
u_v9958/u_v9958_core/u_vdp_command/n718_s
10.076
10.111
u_v9958/u_v9958_core/u_vdp_command/n717_s
10.111
10.581
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
10.994
11.447
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
12.087
12.657
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
12.657
=====
SETUP
13.217
12.630
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
10.370
u_v9958/u_v9958_core/u_vdp_command/n1581_s22
11.054
11.425
u_v9958/u_v9958_core/u_vdp_command/n1581_s21
12.081
12.630
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_2_s0
12.630
=====
SETUP
13.317
12.529
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.155
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
12.529
=====
SETUP
13.341
12.505
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.799
7.170
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.664
8.213
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.213
8.248
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.248
8.284
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.284
8.319
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.479
10.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.431
10.893
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.065
11.436
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
11.606
11.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
12.505
=====
SETUP
13.349
12.497
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.970
10.005
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.005
10.040
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.040
10.076
u_v9958/u_v9958_core/u_vdp_command/n959_s
10.076
10.546
u_v9958/u_v9958_core/u_vdp_command/n1576_s22
10.959
11.514
u_v9958/u_v9958_core/u_vdp_command/n1576_s21
11.927
12.497
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_7_s0
12.497
=====
SETUP
13.365
12.481
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
10.334
u_v9958/u_v9958_core/u_vdp_command/n1582_s22
11.168
11.685
u_v9958/u_v9958_core/u_vdp_command/n1582_s21
11.932
12.481
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_1_s0
12.481
=====
SETUP
13.380
12.467
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.970
10.005
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.005
10.040
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.040
10.076
u_v9958/u_v9958_core/u_vdp_command/n959_s
10.076
10.111
u_v9958/u_v9958_core/u_vdp_command/n958_s
10.111
10.581
u_v9958/u_v9958_core/u_vdp_command/n1575_s22
11.071
11.442
u_v9958/u_v9958_core/u_vdp_command/n1575_s21
12.005
12.467
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_8_s0
12.467
=====
SETUP
13.486
12.360
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.935
10.405
u_v9958/u_v9958_core/u_vdp_command/n1580_s22
10.968
11.485
u_v9958/u_v9958_core/u_vdp_command/n1580_s21
11.898
12.360
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_3_s0
12.360
=====
SETUP
13.546
12.300
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n725_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n722_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n721_s
9.970
10.440
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
11.096
11.558
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
11.730
12.300
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
12.300
=====
SETUP
13.732
12.115
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.970
10.005
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.005
10.475
u_v9958/u_v9958_core/u_vdp_command/n1578_s22
10.722
11.239
u_v9958/u_v9958_core/u_vdp_command/n1578_s21
11.653
12.115
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_5_s0
12.115
=====
SETUP
13.882
11.964
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n725_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n722_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n721_s
9.970
10.005
u_v9958/u_v9958_core/u_vdp_command/n720_s
10.005
10.040
u_v9958/u_v9958_core/u_vdp_command/n719_s
10.040
10.076
u_v9958/u_v9958_core/u_vdp_command/n718_s
10.076
10.546
u_v9958/u_v9958_core/u_vdp_command/n1556_s27
10.959
11.421
u_v9958/u_v9958_core/u_vdp_command/n1556_s25
11.593
11.964
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
11.964
=====
SETUP
13.903
11.944
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n314_s3
3.822
4.275
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.280
5.797
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.128
7.683
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.137
8.590
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.493
9.864
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.864
9.900
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.900
9.935
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.935
9.970
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.970
10.440
u_v9958/u_v9958_core/u_vdp_command/n1579_s22
10.853
11.224
u_v9958/u_v9958_core/u_vdp_command/n1579_s21
11.395
11.944
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_4_s0
11.944
=====
SETUP
13.906
11.940
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
4.052
4.569
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.780
6.151
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.151
6.186
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.186
6.222
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.222
6.692
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
6.700
7.270
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
7.272
7.725
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.175
8.724
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.725
9.242
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.931
10.302
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
10.748
11.210
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
11.940
=====
SETUP
13.906
11.940
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
4.052
4.569
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.780
6.151
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.151
6.186
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.186
6.222
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.222
6.692
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
6.700
7.270
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
7.272
7.725
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.175
8.724
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.725
9.242
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.931
10.302
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
10.748
11.210
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0
11.940
=====
SETUP
13.940
11.907
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
4.052
4.569
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.780
6.151
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.151
6.186
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.186
6.222
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.222
6.692
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
6.700
7.270
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
7.272
7.725
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.175
8.724
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.725
9.242
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.931
10.302
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
10.748
11.210
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
11.907
=====
SETUP
13.940
11.907
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
4.052
4.569
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.780
6.151
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.151
6.186
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.186
6.222
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.222
6.692
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
6.700
7.270
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
7.272
7.725
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.175
8.724
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.725
9.242
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.931
10.302
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
10.748
11.210
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0
11.907
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.074
2.164
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.164
=====
HOLD
0.074
2.164
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.164
=====
HOLD
0.198
2.288
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_15_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_14_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_8_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.288
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_16_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_11_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_16_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_11_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_7_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
