{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m\n",
    "import inspect\n",
    "import logging\n",
    "logging.basicConfig(level=logging.DEBUG)\n",
    "import fault\n",
    "from hwtypes import BitVector as BV"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import magma as m\n",
      "from mantle import mux as phi\n",
      "\n",
      "\n",
      "class basic_if(m.Circuit):\n",
      "    io = m.IO(I=m.In(m.Bits[2]), S=m.In(m.Bit), O=m.Out(m.Bit))\n",
      "    x_0 = io.I[0]\n",
      "    x_1 = io.I[1]\n",
      "    x_2 = phi([x_1, x_0], io.S)\n",
      "    __magma_ssa_return_value_0 = x_2\n",
      "    O = __magma_ssa_return_value_0\n",
      "    m.wire(O, io.O)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@m.circuit.combinational\n",
    "def basic_if(I: m.Bits[2], S: m.Bit) -> m.Bit:\n",
    "    if S:\n",
    "        x = I[0]\n",
    "    else:\n",
    "        x = I[1]\n",
    "    return x\n",
    "\n",
    "\n",
    "class Main(m.Circuit):\n",
    "    io = m.IO(I0=m.In(m.Bit), I1=m.In(m.Bit), S=m.In(m.Bit), O=m.Out(m.Bit))\n",
    "    io.O @= basic_if(m.bits([io.I0, io.I1]), io.S)\n",
    "\n",
    "m.compile(\"build/basic_if\", basic_if.circuit_definition)\n",
    "with open('.magma/basic_if.py', 'r') as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "\n",
    "sim = PythonSimulator(Main)\n",
    "sim.set_value(Main.I0, 0)\n",
    "sim.set_value(Main.I1, 1)\n",
    "sim.set_value(Main.S, 0)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Main.O) == 1\n",
    "sim.set_value(Main.S, 1)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Main.O) == 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO:root:Running tester...\n",
      "INFO:root:Success!\n"
     ]
    }
   ],
   "source": [
    "tester = fault.Tester(Main)\n",
    "tester.circuit.I0 = 0\n",
    "tester.circuit.I1 = 1\n",
    "tester.circuit.S = 0\n",
    "tester.eval()\n",
    "tester.circuit.O.expect(1)\n",
    "tester.circuit.S = 1\n",
    "tester.eval()\n",
    "tester.circuit.O.expect(0)\n",
    "tester.compile_and_run(\"verilator\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma.simulator.coreir_simulator import CoreIRSimulator\n",
    "\n",
    "sim = CoreIRSimulator(Main, None)\n",
    "sim.set_value(Main.I0, 0)\n",
    "sim.set_value(Main.I1, 1)\n",
    "sim.set_value(Main.S, 0)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Main.O) == 1\n",
    "sim.set_value(Main.S, 1)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Main.O) == 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "invert = DefineCircuit(\"invert\", \"a\", In(Bit), \"O\", Out(Bit))\n",
      "not_inst0 = not()\n",
      "wire(invert.a, not_inst0.in)\n",
      "wire(not_inst0.out, invert.O)\n",
      "EndCircuit()\n"
     ]
    }
   ],
   "source": [
    "from mantle import Not\n",
    "\n",
    "@m.circuit.combinational\n",
    "def invert(a: m.Bit) -> m.Bit:\n",
    "    return Not()(a)\n",
    "\n",
    "print(repr(invert.circuit_definition))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "\n",
    "Invert = invert.circuit_definition\n",
    "\n",
    "sim = PythonSimulator(Invert)\n",
    "sim.set_value(Invert.a, 0)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Invert.O) == 1\n",
    "sim.set_value(Invert.a, 1)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Invert.O) == 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma.simulator.coreir_simulator import CoreIRSimulator\n",
    "\n",
    "sim = CoreIRSimulator(Invert, None)\n",
    "sim.set_value(Invert.a, 0)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Invert.O) == 1\n",
    "sim.set_value(Invert.a, 1)\n",
    "sim.evaluate()\n",
    "assert sim.get_value(Invert.O) == 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO:root:Running tester...\n",
      "INFO:root:Success!\n",
      "INFO:root:Running tester...\n",
      "INFO:root:Success!\n",
      "INFO:root:Running tester...\n",
      "INFO:root:Success!\n"
     ]
    }
   ],
   "source": [
    "tester = fault.Tester(invert.circuit_definition)\n",
    "tester.circuit.a = 1\n",
    "tester.eval()\n",
    "tester.circuit.O.expect(0)\n",
    "tester.circuit.a = 0\n",
    "tester.eval()\n",
    "tester.circuit.O.expect(1)\n",
    "tester.compile_and_run(\"verilator\")\n",
    "tester.compile_and_run(\"python\")\n",
    "tester.compile_and_run(\"coreir\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\u001b[0m\n",
      "WARNING:magma:'definition' class method syntax is deprecated, use inline definition syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n",
      "WARNING:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\n",
      "\u001b[33mWARNING\u001b[0m:magma:Wiring an output to a circuit with more than one input argument, using the first input ..inc\u001b[0m\n",
      "WARNING:magma:Wiring an output to a circuit with more than one input argument, using the first input ..inc\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/leonardtruong/miniconda3/lib/python3.7/site-packages/pysmt/walkers/generic.py:43: DeprecationWarning: Using or importing the ABCs from 'collections' instead of from 'collections.abc' is deprecated, and in 3.8 it will stop working\n",
      "  if len(nodetypes) == 1 and isinstance(nodetypes[0], collections.Iterable):\n",
      "An instance count of all the primitives\n",
      "=======================================\n",
      "invert | instances in current | instances in children | \n",
      "  corebit_not | 1 | 0\n",
      "\n",
      "basic_if | instances in current | instances in children | \n",
      "  coreir_mux__width1 | 1 | 0\n",
      "\n",
      "Mux2xOutUInt16 | instances in current | instances in children | \n",
      "\n",
      "Mux2xOutBit | instances in current | instances in children | \n",
      "  coreir_mux__width1 | 1 | 0\n",
      "\n",
      "Main | instances in current | instances in children | \n",
      "  coreir_mux__width1 | 1 | 0\n",
      "\n",
      "Counter_comb | instances in current | instances in children | \n",
      "  coreir_add__width16 | 1 | 0\n",
      "  coreir_const__width16 | 1 | 0\n",
      "\n",
      "Counter | instances in current | instances in children | \n",
      "  coreir_add__width16 | 0 | 1\n",
      "  coreir_const__width16 | 0 | 1\n",
      "  coreir_reg_arst__width16 | 1 | 0\n",
      "\n",
      "=======================================\n",
      "{\"top\":\"global.Counter\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"Counter\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"inc\",\"BitIn\"],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]],\n",
      "          [\"ASYNCRESET\",[\"Named\",\"coreir.arstIn\"]],\n",
      "          [\"O\",[\"Array\",16,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"Counter_comb_inst0\":{\n",
      "            \"modref\":\"global.Counter_comb\"\n",
      "          },\n",
      "          \"reg_PR_inst0\":{\n",
      "            \"genref\":\"coreir.reg_arst\",\n",
      "            \"genargs\":{\"width\":[\"Int\",16]},\n",
      "            \"modargs\":{\"arst_posedge\":[\"Bool\",true], \"clk_posedge\":[\"Bool\",true], \"init\":[[\"BitVector\",16],\"16'h0000\"]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"reg_PR_inst0.in\",\"Counter_comb_inst0.O0\"],\n",
      "          [\"self.O\",\"Counter_comb_inst0.O1\"],\n",
      "          [\"self.inc\",\"Counter_comb_inst0.inc\"],\n",
      "          [\"reg_PR_inst0.out\",\"Counter_comb_inst0.self_count_O\"],\n",
      "          [\"self.ASYNCRESET\",\"reg_PR_inst0.arst\"],\n",
      "          [\"self.CLK\",\"reg_PR_inst0.clk\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Counter_comb\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"inc\",\"BitIn\"],\n",
      "          [\"self_count_O\",[\"Array\",16,\"BitIn\"]],\n",
      "          [\"O0\",[\"Array\",16,\"Bit\"]],\n",
      "          [\"O1\",[\"Array\",16,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"Mux2xOutUInt16_inst0\":{\n",
      "            \"modref\":\"global.Mux2xOutUInt16\"\n",
      "          },\n",
      "          \"const_1_16\":{\n",
      "            \"genref\":\"coreir.const\",\n",
      "            \"genargs\":{\"width\":[\"Int\",16]},\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",16],\"16'h0001\"]}\n",
      "          },\n",
      "          \"magma_Bits_16_add_inst0\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",16]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.self_count_O\",\"Mux2xOutUInt16_inst0.I0\"],\n",
      "          [\"magma_Bits_16_add_inst0.out\",\"Mux2xOutUInt16_inst0.I1\"],\n",
      "          [\"self.O0\",\"Mux2xOutUInt16_inst0.O\"],\n",
      "          [\"self.O1\",\"Mux2xOutUInt16_inst0.O\"],\n",
      "          [\"self.inc\",\"Mux2xOutUInt16_inst0.S\"],\n",
      "          [\"magma_Bits_16_add_inst0.in1\",\"const_1_16.out\"],\n",
      "          [\"self.self_count_O\",\"magma_Bits_16_add_inst0.in0\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Main\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",\"BitIn\"],\n",
      "          [\"I1\",\"BitIn\"],\n",
      "          [\"S\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join\":{\n",
      "            \"genref\":\"coreir.mux\",\n",
      "            \"genargs\":{\"width\":[\"Int\",1]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I1\",\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0\"],\n",
      "          [\"self.I0\",\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0\"],\n",
      "          [\"self.O\",\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0\"],\n",
      "          [\"self.S\",\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel\"]\n",
      "        ],\n",
      "        \"metadata\":{\"symtable\":{\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_data_0.0\":[\"basic_if_inst0$Mux2xOutBit_inst0\",\"I0\"],\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_data_1.0\":[\"basic_if_inst0$Mux2xOutBit_inst0\",\"I1\"],\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_sel.0\":[\"basic_if_inst0$Mux2xOutBit_inst0\",\"S\"],\"basic_if_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.out.0\":[\"basic_if_inst0$Mux2xOutBit_inst0\",\"O\"],\"basic_if_inst0$Mux2xOutBit_inst0.I0\":[\"basic_if_inst0\",\"I\",\"1\"],\"basic_if_inst0$Mux2xOutBit_inst0.I1\":[\"basic_if_inst0\",\"I\",\"0\"],\"basic_if_inst0$Mux2xOutBit_inst0.O\":[\"basic_if_inst0\",\"O\"],\"basic_if_inst0$Mux2xOutBit_inst0.S\":[\"basic_if_inst0\",\"S\"],\"basic_if_inst0.I.0\":[\"self\",\"I0\"],\"basic_if_inst0.I.1\":[\"self\",\"I1\"],\"basic_if_inst0.O\":[\"self\",\"O\"],\"basic_if_inst0.S\":[\"self\",\"S\"]}}\n",
      "      },\n",
      "      \"Mux2xOutBit\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",\"BitIn\"],\n",
      "          [\"I1\",\"BitIn\"],\n",
      "          [\"S\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"coreir_commonlib_mux2x1_inst0$_join\":{\n",
      "            \"genref\":\"coreir.mux\",\n",
      "            \"genargs\":{\"width\":[\"Int\",1]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"coreir_commonlib_mux2x1_inst0$_join.in0.0\"],\n",
      "          [\"self.I1\",\"coreir_commonlib_mux2x1_inst0$_join.in1.0\"],\n",
      "          [\"self.O\",\"coreir_commonlib_mux2x1_inst0$_join.out.0\"],\n",
      "          [\"self.S\",\"coreir_commonlib_mux2x1_inst0$_join.sel\"]\n",
      "        ],\n",
      "        \"metadata\":{\"symtable\":{\"coreir_commonlib_mux2x1_inst0.in_data_0.0\":[\"self\",\"I0\"],\"coreir_commonlib_mux2x1_inst0.in_data_1.0\":[\"self\",\"I1\"],\"coreir_commonlib_mux2x1_inst0.in_sel.0\":[\"self\",\"S\"],\"coreir_commonlib_mux2x1_inst0.out.0\":[\"self\",\"O\"]}}\n",
      "      },\n",
      "      \"Mux2xOutUInt16\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",16,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",16,\"BitIn\"]],\n",
      "          [\"S\",\"BitIn\"],\n",
      "          [\"O\",[\"Array\",16,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"coreir_commonlib_mux2x16_inst0\":{\n",
      "            \"genref\":\"commonlib.muxn\",\n",
      "            \"genargs\":{\"N\":[\"Int\",2], \"width\":[\"Int\",16]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"coreir_commonlib_mux2x16_inst0.in.data.0\"],\n",
      "          [\"self.I1\",\"coreir_commonlib_mux2x16_inst0.in.data.1\"],\n",
      "          [\"self.S\",\"coreir_commonlib_mux2x16_inst0.in.sel.0\"],\n",
      "          [\"self.O\",\"coreir_commonlib_mux2x16_inst0.out\"]\n",
      "        ]\n",
      "      },\n",
      "      \"basic_if\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",[\"Array\",2,\"BitIn\"]],\n",
      "          [\"S\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join\":{\n",
      "            \"genref\":\"coreir.mux\",\n",
      "            \"genargs\":{\"width\":[\"Int\",1]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I.1\",\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0\"],\n",
      "          [\"self.I.0\",\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0\"],\n",
      "          [\"self.O\",\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0\"],\n",
      "          [\"self.S\",\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel\"]\n",
      "        ],\n",
      "        \"metadata\":{\"symtable\":{\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_data_0.0\":[\"Mux2xOutBit_inst0\",\"I0\"],\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_data_1.0\":[\"Mux2xOutBit_inst0\",\"I1\"],\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.in_sel.0\":[\"Mux2xOutBit_inst0\",\"S\"],\"Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0.out.0\":[\"Mux2xOutBit_inst0\",\"O\"],\"Mux2xOutBit_inst0.I0\":[\"self\",\"I\",\"1\"],\"Mux2xOutBit_inst0.I1\":[\"self\",\"I\",\"0\"],\"Mux2xOutBit_inst0.O\":[\"self\",\"O\"],\"Mux2xOutBit_inst0.S\":[\"self\",\"S\"]}}\n",
      "      },\n",
      "      \"invert\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"a\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"not_inst0\":{\n",
      "            \"modref\":\"corebit.not\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.a\",\"not_inst0.in\"],\n",
      "          [\"self.O\",\"not_inst0.out\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}\n",
      "/Users/leonardtruong/repos/coreir/src/binary/coreir.cpp:238 Modified?: No\n"
     ]
    }
   ],
   "source": [
    "@m.circuit.sequential\n",
    "class Counter:\n",
    "    def __init__(self):\n",
    "        self.count : m.UInt[16] = 0\n",
    "\n",
    "    def __call__(self, inc : m.Bit) -> m.UInt[16]:\n",
    "        if inc:\n",
    "            self.count = self.count + 1\n",
    "\n",
    "        O = self.count\n",
    "        return O\n",
    "\n",
    "\n",
    "m.compile(\"Counter\", Counter, output=\"coreir-verilog\")\n",
    "!coreir -i Counter.json -p instancecount -l commonlib"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1\n",
      "2\n",
      "3\n",
      "4\n",
      "4\n",
      "4\n",
      "4\n",
      "4\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "\n",
    "sim = PythonSimulator(Counter, Counter.CLK)\n",
    "sim.set_value(Counter.inc, True)\n",
    "sim.evaluate()\n",
    "for i in range(4):\n",
    "    print(sim.get_value(Counter.O))\n",
    "    assert sim.get_value(Counter.O) == i + 1\n",
    "    sim.advance_cycle()\n",
    "sim.set_value(Counter.inc, False)\n",
    "sim.evaluate()\n",
    "for i in range(4):\n",
    "    print(sim.get_value(Counter.O))\n",
    "    assert sim.get_value(Counter.O) == 4\n",
    "    sim.advance_cycle()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[True, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, True, False, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[True, True, False, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, False, True, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, False, True, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, False, True, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, False, True, False, False, False, False, False, False, False, False, False, False, False, False, False]\n",
      "[False, False, True, False, False, False, False, False, False, False, False, False, False, False, False, False]\n"
     ]
    }
   ],
   "source": [
    "# TODO: CoreIR simulator should return BV\n",
    "\n",
    "from hwtypes import BitVector as BV\n",
    "\n",
    "sim = CoreIRSimulator(Counter, Counter.CLK)\n",
    "sim.set_value(Counter.inc, 1)\n",
    "sim.evaluate()\n",
    "for i in range(4):\n",
    "    print(sim.get_value(Counter.O))\n",
    "    assert sim.get_value(Counter.O) == BV[16](i + 1)\n",
    "    sim.advance_cycle()\n",
    "sim.set_value(Counter.inc, 0)\n",
    "sim.evaluate()\n",
    "for i in range(4):\n",
    "    print(sim.get_value(Counter.O))\n",
    "    assert sim.get_value(Counter.O) == BV[16](4)\n",
    "    sim.advance_cycle()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
