(edif gates_test
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 12 21 19 6 43)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure gates_test.ngc gates_test.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library gates_test_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell gates_test
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port i_input_1
              (direction INPUT)
            )
            (port i_input_2
              (direction INPUT)
            )
            (port o_and
              (direction OUTPUT)
            )
            (port o_or
              (direction OUTPUT)
            )
            (port o_xor
              (direction OUTPUT)
            )
            (port o_nand
              (direction OUTPUT)
            )
            (port o_nor
              (direction OUTPUT)
            )
            (port o_xnor
              (direction OUTPUT)
            )
            (port o_not_1
              (direction OUTPUT)
            )
            (port o_not_2
              (direction OUTPUT)
            )
            (designator "xc6slx9csg324-3")
            (property TYPE (string "gates_test") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "gates_test_gates_test") (owner "Xilinx"))
          )
          (contents
            (instance o_nand11
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___o_nand11") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance o_and11
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___o_and11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance o_or11
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___o_and11") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance o_nor11
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___o_nand11") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance o_xor1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___o_xor1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance o_xnor11
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___o_xor1") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename i_input_1_IBUF_renamed_0 "i_input_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename i_input_2_IBUF_renamed_1 "i_input_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_and_OBUF_renamed_2 "o_and_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_or_OBUF_renamed_3 "o_or_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_xor_OBUF_renamed_4 "o_xor_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_nand_OBUF_renamed_5 "o_nand_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_nor_OBUF_renamed_6 "o_nor_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_xnor_OBUF_renamed_7 "o_xnor_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_not_1_OBUF_renamed_8 "o_not_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_not_2_OBUF_renamed_9 "o_not_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_not_11_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_not_21_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net i_input_1_IBUF
              (joined
                (portRef I0 (instanceRef o_nand11))
                (portRef I0 (instanceRef o_and11))
                (portRef I0 (instanceRef o_or11))
                (portRef I0 (instanceRef o_nor11))
                (portRef I0 (instanceRef o_xor1))
                (portRef I0 (instanceRef o_xnor11))
                (portRef O (instanceRef i_input_1_IBUF_renamed_0))
                (portRef I (instanceRef o_not_11_INV_0))
              )
            )
            (net i_input_2_IBUF
              (joined
                (portRef I1 (instanceRef o_nand11))
                (portRef I1 (instanceRef o_and11))
                (portRef I1 (instanceRef o_or11))
                (portRef I1 (instanceRef o_nor11))
                (portRef I1 (instanceRef o_xor1))
                (portRef I1 (instanceRef o_xnor11))
                (portRef O (instanceRef i_input_2_IBUF_renamed_1))
                (portRef I (instanceRef o_not_21_INV_0))
              )
            )
            (net o_and_OBUF
              (joined
                (portRef O (instanceRef o_and11))
                (portRef I (instanceRef o_and_OBUF_renamed_2))
              )
            )
            (net o_or_OBUF
              (joined
                (portRef O (instanceRef o_or11))
                (portRef I (instanceRef o_or_OBUF_renamed_3))
              )
            )
            (net o_not_1_OBUF
              (joined
                (portRef I (instanceRef o_not_1_OBUF_renamed_8))
                (portRef O (instanceRef o_not_11_INV_0))
              )
            )
            (net o_not_2_OBUF
              (joined
                (portRef I (instanceRef o_not_2_OBUF_renamed_9))
                (portRef O (instanceRef o_not_21_INV_0))
              )
            )
            (net o_nand_OBUF
              (joined
                (portRef O (instanceRef o_nand11))
                (portRef I (instanceRef o_nand_OBUF_renamed_5))
              )
            )
            (net o_nor_OBUF
              (joined
                (portRef O (instanceRef o_nor11))
                (portRef I (instanceRef o_nor_OBUF_renamed_6))
              )
            )
            (net o_xor_OBUF
              (joined
                (portRef O (instanceRef o_xor1))
                (portRef I (instanceRef o_xor_OBUF_renamed_4))
              )
            )
            (net o_xnor_OBUF
              (joined
                (portRef O (instanceRef o_xnor11))
                (portRef I (instanceRef o_xnor_OBUF_renamed_7))
              )
            )
            (net i_input_1
              (joined
                (portRef i_input_1)
                (portRef I (instanceRef i_input_1_IBUF_renamed_0))
              )
            )
            (net i_input_2
              (joined
                (portRef i_input_2)
                (portRef I (instanceRef i_input_2_IBUF_renamed_1))
              )
            )
            (net o_and
              (joined
                (portRef o_and)
                (portRef O (instanceRef o_and_OBUF_renamed_2))
              )
            )
            (net o_or
              (joined
                (portRef o_or)
                (portRef O (instanceRef o_or_OBUF_renamed_3))
              )
            )
            (net o_xor
              (joined
                (portRef o_xor)
                (portRef O (instanceRef o_xor_OBUF_renamed_4))
              )
            )
            (net o_nand
              (joined
                (portRef o_nand)
                (portRef O (instanceRef o_nand_OBUF_renamed_5))
              )
            )
            (net o_nor
              (joined
                (portRef o_nor)
                (portRef O (instanceRef o_nor_OBUF_renamed_6))
              )
            )
            (net o_xnor
              (joined
                (portRef o_xnor)
                (portRef O (instanceRef o_xnor_OBUF_renamed_7))
              )
            )
            (net o_not_1
              (joined
                (portRef o_not_1)
                (portRef O (instanceRef o_not_1_OBUF_renamed_8))
              )
            )
            (net o_not_2
              (joined
                (portRef o_not_2)
                (portRef O (instanceRef o_not_2_OBUF_renamed_9))
              )
            )
          )
      )
    )
  )

  (design gates_test
    (cellRef gates_test
      (libraryRef gates_test_lib)
    )
    (property PART (string "xc6slx9csg324-3") (owner "Xilinx"))
  )
)

