###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       104100   # Number of WRITE/WRITEP commands
num_reads_done                 =       681929   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       548655   # Number of read row buffer hits
num_read_cmds                  =       681925   # Number of READ/READP commands
num_writes_done                =       104133   # Number of read requests issued
num_write_row_hits             =        64436   # Number of write row buffer hits
num_act_cmds                   =       173671   # Number of ACT commands
num_pre_cmds                   =       173642   # Number of PRE commands
num_ondemand_pres              =       150102   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9369663   # Cyles of rank active rank.0
rank_active_cycles.1           =      9070117   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       630337   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       929883   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       738193   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8774   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5699   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7434   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1057   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          549   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          772   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1161   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          756   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20894   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           84   # Write cmd latency (cycles)
write_latency[40-59]           =           61   # Write cmd latency (cycles)
write_latency[60-79]           =          247   # Write cmd latency (cycles)
write_latency[80-99]           =          439   # Write cmd latency (cycles)
write_latency[100-119]         =          820   # Write cmd latency (cycles)
write_latency[120-139]         =         1596   # Write cmd latency (cycles)
write_latency[140-159]         =         2129   # Write cmd latency (cycles)
write_latency[160-179]         =         3014   # Write cmd latency (cycles)
write_latency[180-199]         =         3657   # Write cmd latency (cycles)
write_latency[200-]            =        92050   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       269680   # Read request latency (cycles)
read_latency[40-59]            =        89701   # Read request latency (cycles)
read_latency[60-79]            =        87805   # Read request latency (cycles)
read_latency[80-99]            =        43022   # Read request latency (cycles)
read_latency[100-119]          =        31602   # Read request latency (cycles)
read_latency[120-139]          =        24264   # Read request latency (cycles)
read_latency[140-159]          =        16750   # Read request latency (cycles)
read_latency[160-179]          =        13204   # Read request latency (cycles)
read_latency[180-199]          =        10501   # Read request latency (cycles)
read_latency[200-]             =        95396   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.19667e+08   # Write energy
read_energy                    =  2.74952e+09   # Read energy
act_energy                     =  4.75164e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.02562e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.46344e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84667e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65975e+09   # Active standby energy rank.1
average_read_latency           =       115.49   # Average read request latency (cycles)
average_interarrival           =      12.7203   # Average request interarrival latency (cycles)
total_energy                   =  1.67043e+10   # Total energy (pJ)
average_power                  =      1670.43   # Average power (mW)
average_bandwidth              =      6.70773   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        98074   # Number of WRITE/WRITEP commands
num_reads_done                 =       710709   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       552446   # Number of read row buffer hits
num_read_cmds                  =       710708   # Number of READ/READP commands
num_writes_done                =        98107   # Number of read requests issued
num_write_row_hits             =        62268   # Number of write row buffer hits
num_act_cmds                   =       194919   # Number of ACT commands
num_pre_cmds                   =       194891   # Number of PRE commands
num_ondemand_pres              =       171468   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9205799   # Cyles of rank active rank.0
rank_active_cycles.1           =      9204112   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       794201   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       795888   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       760765   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8984   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5771   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7406   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          964   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          566   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          762   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1163   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          869   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          755   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20835   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           70   # Write cmd latency (cycles)
write_latency[40-59]           =           56   # Write cmd latency (cycles)
write_latency[60-79]           =          144   # Write cmd latency (cycles)
write_latency[80-99]           =          333   # Write cmd latency (cycles)
write_latency[100-119]         =          602   # Write cmd latency (cycles)
write_latency[120-139]         =         1141   # Write cmd latency (cycles)
write_latency[140-159]         =         1773   # Write cmd latency (cycles)
write_latency[160-179]         =         2338   # Write cmd latency (cycles)
write_latency[180-199]         =         3175   # Write cmd latency (cycles)
write_latency[200-]            =        88438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       261531   # Read request latency (cycles)
read_latency[40-59]            =        89682   # Read request latency (cycles)
read_latency[60-79]            =        97358   # Read request latency (cycles)
read_latency[80-99]            =        48501   # Read request latency (cycles)
read_latency[100-119]          =        35958   # Read request latency (cycles)
read_latency[120-139]          =        28400   # Read request latency (cycles)
read_latency[140-159]          =        19403   # Read request latency (cycles)
read_latency[160-179]          =        15018   # Read request latency (cycles)
read_latency[180-199]          =        12027   # Read request latency (cycles)
read_latency[200-]             =       102829   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.89585e+08   # Write energy
read_energy                    =  2.86557e+09   # Read energy
act_energy                     =  5.33298e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.81216e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82026e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74442e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74337e+09   # Active standby energy rank.1
average_read_latency           =      119.959   # Average read request latency (cycles)
average_interarrival           =       12.363   # Average request interarrival latency (cycles)
total_energy                   =  1.68441e+10   # Total energy (pJ)
average_power                  =      1684.41   # Average power (mW)
average_bandwidth              =       6.9019   # Average bandwidth
