SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE device xc5vfx100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1136
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/fifo/src/fifo_gen/
SET_PREFERENCE workingdirectory /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/fifo/src/fifo_gen/tmp/
SET_PREFERENCE subworkingdirectory /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/fifo/src/fifo_gen/tmp/_cg/
SET_PREFERENCE transientdirectory /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/fifo/src/fifo_gen/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name fifo_generator_v9_1
SET_PARAMETER Fifo_Implementation Common_Clock_Block_RAM
SET_PARAMETER synchronization_stages 2
SET_PARAMETER synchronization_stages_axi 2
SET_PARAMETER Interface_Type Native
SET_PARAMETER Performance_Options Standard_FIFO
SET_PARAMETER Input_Data_Width 18
SET_PARAMETER Input_Depth 1024
SET_PARAMETER Output_Data_Width 18
SET_PARAMETER Output_Depth 1024
SET_PARAMETER Enable_ECC false
SET_PARAMETER Use_Embedded_Registers false
SET_PARAMETER Reset_Pin true
SET_PARAMETER Enable_Reset_Synchronization true
SET_PARAMETER Reset_Type Asynchronous_Reset
SET_PARAMETER Full_Flags_Reset_Value 1
SET_PARAMETER Use_Dout_Reset true
SET_PARAMETER Dout_Reset_Value 0
SET_PARAMETER Almost_Full_Flag false
SET_PARAMETER Almost_Empty_Flag false
SET_PARAMETER Valid_Flag false
SET_PARAMETER Valid_Sense Active_High
SET_PARAMETER Underflow_Flag false
SET_PARAMETER Underflow_Sense Active_High
SET_PARAMETER Write_Acknowledge_Flag false
SET_PARAMETER Write_Acknowledge_Sense Active_High
SET_PARAMETER Overflow_Flag false
SET_PARAMETER Overflow_Sense Active_High
SET_PARAMETER Inject_Sbit_Error false
SET_PARAMETER Inject_Dbit_Error false
SET_PARAMETER Use_Extra_Logic false
SET_PARAMETER Data_Count false
SET_PARAMETER Data_Count_Width 10
SET_PARAMETER Write_Data_Count false
SET_PARAMETER Write_Data_Count_Width 10
SET_PARAMETER Read_Data_Count false
SET_PARAMETER Read_Data_Count_Width 10
SET_PARAMETER Disable_Timing_Violations false
SET_PARAMETER Read_Clock_Frequency 1
SET_PARAMETER Write_Clock_Frequency 1
SET_PARAMETER Programmable_Full_Type No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value 1022
SET_PARAMETER Full_Threshold_Negate_Value 1021
SET_PARAMETER Programmable_Empty_Type No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value 2
SET_PARAMETER Empty_Threshold_Negate_Value 3
SET_PARAMETER AXI_Type AXI4_Stream
SET_PARAMETER Clock_Type_AXI Common_Clock
SET_PARAMETER Use_Clock_Enable false
SET_PARAMETER Clock_Enable_Type Slave_Interface_Clock_Enable
SET_PARAMETER Enable_Write_Channel false
SET_PARAMETER Enable_Read_Channel false
SET_PARAMETER ID_Width 4
SET_PARAMETER AXI_Address_Width 32
SET_PARAMETER AXI_Data_Width 64
SET_PARAMETER Enable_AWUSER false
SET_PARAMETER AWUSER_Width 1
SET_PARAMETER Enable_WUSER false
SET_PARAMETER WUSER_Width 1
SET_PARAMETER Enable_BUSER false
SET_PARAMETER BUSER_Width 1
SET_PARAMETER Enable_ARUSER false
SET_PARAMETER ARUSER_Width 1
SET_PARAMETER Enable_RUSER false
SET_PARAMETER RUSER_Width 1
SET_PARAMETER Enable_TDATA false
SET_PARAMETER TDATA_Width 64
SET_PARAMETER Enable_TID false
SET_PARAMETER TID_Width 8
SET_PARAMETER Enable_TDEST false
SET_PARAMETER TDEST_Width 4
SET_PARAMETER Enable_TUSER false
SET_PARAMETER TUSER_Width 4
SET_PARAMETER Enable_TREADY true
SET_PARAMETER Enable_TLAST false
SET_PARAMETER Enable_TSTROBE false
SET_PARAMETER TSTRB_Width 4
SET_PARAMETER Enable_TKEEP false
SET_PARAMETER TKEEP_Width 4
SET_PARAMETER wach_type FIFO
SET_PARAMETER FIFO_Implementation_wach Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_wach Data_FIFO
SET_PARAMETER Enable_ECC_wach false
SET_PARAMETER Inject_Sbit_Error_wach false
SET_PARAMETER Inject_Dbit_Error_wach false
SET_PARAMETER Input_Depth_wach 16
SET_PARAMETER Enable_Data_Counts_wach false
SET_PARAMETER Programmable_Full_Type_wach No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_wach 1023
SET_PARAMETER Programmable_Empty_Type_wach No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_wach 1022
SET_PARAMETER wdch_type FIFO
SET_PARAMETER FIFO_Implementation_wdch Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_wdch Data_FIFO
SET_PARAMETER Enable_ECC_wdch false
SET_PARAMETER Inject_Sbit_Error_wdch false
SET_PARAMETER Inject_Dbit_Error_wdch false
SET_PARAMETER Input_Depth_wdch 1024
SET_PARAMETER Enable_Data_Counts_wdch false
SET_PARAMETER Programmable_Full_Type_wdch No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_wdch 1023
SET_PARAMETER Programmable_Empty_Type_wdch No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_wdch 1022
SET_PARAMETER wrch_type FIFO
SET_PARAMETER FIFO_Implementation_wrch Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_wrch Data_FIFO
SET_PARAMETER Enable_ECC_wrch false
SET_PARAMETER Inject_Sbit_Error_wrch false
SET_PARAMETER Inject_Dbit_Error_wrch false
SET_PARAMETER Input_Depth_wrch 16
SET_PARAMETER Enable_Data_Counts_wrch false
SET_PARAMETER Programmable_Full_Type_wrch No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_wrch 1023
SET_PARAMETER Programmable_Empty_Type_wrch No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_wrch 1022
SET_PARAMETER rach_type FIFO
SET_PARAMETER FIFO_Implementation_rach Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_rach Data_FIFO
SET_PARAMETER Enable_ECC_rach false
SET_PARAMETER Inject_Sbit_Error_rach false
SET_PARAMETER Inject_Dbit_Error_rach false
SET_PARAMETER Input_Depth_rach 16
SET_PARAMETER Enable_Data_Counts_rach false
SET_PARAMETER Programmable_Full_Type_rach No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_rach 1023
SET_PARAMETER Programmable_Empty_Type_rach No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_rach 1022
SET_PARAMETER rdch_type FIFO
SET_PARAMETER FIFO_Implementation_rdch Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_rdch Data_FIFO
SET_PARAMETER Enable_ECC_rdch false
SET_PARAMETER Inject_Sbit_Error_rdch false
SET_PARAMETER Inject_Dbit_Error_rdch false
SET_PARAMETER Input_Depth_rdch 1024
SET_PARAMETER Enable_Data_Counts_rdch false
SET_PARAMETER Programmable_Full_Type_rdch No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_rdch 1023
SET_PARAMETER Programmable_Empty_Type_rdch No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_rdch 1022
SET_PARAMETER axis_type FIFO
SET_PARAMETER FIFO_Implementation_axis Common_Clock_Block_RAM
SET_PARAMETER FIFO_Application_Type_axis Data_FIFO
SET_PARAMETER Enable_ECC_axis false
SET_PARAMETER Inject_Sbit_Error_axis false
SET_PARAMETER Inject_Dbit_Error_axis false
SET_PARAMETER Input_Depth_axis 1024
SET_PARAMETER Enable_Data_Counts_axis false
SET_PARAMETER Programmable_Full_Type_axis No_Programmable_Full_Threshold
SET_PARAMETER Full_Threshold_Assert_Value_axis 1023
SET_PARAMETER Programmable_Empty_Type_axis No_Programmable_Empty_Threshold
SET_PARAMETER Empty_Threshold_Assert_Value_axis 1022
SET_PARAMETER Register_Slice_Mode_wach Fully_Registered
SET_PARAMETER Register_Slice_Mode_wdch Fully_Registered
SET_PARAMETER Register_Slice_Mode_wrch Fully_Registered
SET_PARAMETER Register_Slice_Mode_rach Fully_Registered
SET_PARAMETER Register_Slice_Mode_rdch Fully_Registered
SET_PARAMETER Register_Slice_Mode_axis Fully_Registered
SET_PARAMETER Underflow_Flag_AXI false
SET_PARAMETER Underflow_Sense_AXI Active_High
SET_PARAMETER Overflow_Flag_AXI false
SET_PARAMETER Overflow_Sense_AXI Active_High
SET_PARAMETER Disable_Timing_Violations_AXI false
SET_PARAMETER Add_NGC_Constraint_AXI false
SET_PARAMETER Enable_Common_Underflow false
SET_PARAMETER Enable_Common_Overflow false
SET_PARAMETER enable_read_pointer_increment_by2 false
SET_SIM_PARAMETER c_common_clock 1
SET_SIM_PARAMETER c_data_count_width 10
SET_SIM_PARAMETER c_din_width 18
SET_SIM_PARAMETER c_dout_rst_val 0
SET_SIM_PARAMETER c_dout_width 18
SET_SIM_PARAMETER c_family virtex5
SET_SIM_PARAMETER c_full_flags_rst_val 1
SET_SIM_PARAMETER c_has_almost_empty 0
SET_SIM_PARAMETER c_has_almost_full 0
SET_SIM_PARAMETER c_has_data_count 0
SET_SIM_PARAMETER c_has_int_clk 0
SET_SIM_PARAMETER c_has_overflow 0
SET_SIM_PARAMETER c_has_rd_data_count 0
SET_SIM_PARAMETER c_has_rst 1
SET_SIM_PARAMETER c_has_srst 0
SET_SIM_PARAMETER c_has_underflow 0
SET_SIM_PARAMETER c_has_valid 0
SET_SIM_PARAMETER c_has_wr_ack 0
SET_SIM_PARAMETER c_has_wr_data_count 0
SET_SIM_PARAMETER c_implementation_type 0
SET_SIM_PARAMETER c_memory_type 1
SET_SIM_PARAMETER c_overflow_low 0
SET_SIM_PARAMETER c_preload_latency 1
SET_SIM_PARAMETER c_preload_regs 0
SET_SIM_PARAMETER c_prim_fifo_type 1kx18
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val 2
SET_SIM_PARAMETER c_prog_empty_thresh_negate_val 3
SET_SIM_PARAMETER c_prog_empty_type 0
SET_SIM_PARAMETER c_prog_full_thresh_assert_val 1022
SET_SIM_PARAMETER c_prog_full_thresh_negate_val 1021
SET_SIM_PARAMETER c_prog_full_type 0
SET_SIM_PARAMETER c_rd_data_count_width 10
SET_SIM_PARAMETER c_rd_depth 1024
SET_SIM_PARAMETER c_rd_freq 1
SET_SIM_PARAMETER c_rd_pntr_width 10
SET_SIM_PARAMETER c_underflow_low 0
SET_SIM_PARAMETER c_use_dout_rst 1
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_use_embedded_reg 0
SET_SIM_PARAMETER c_use_fwft_data_count 0
SET_SIM_PARAMETER c_valid_low 0
SET_SIM_PARAMETER c_wr_ack_low 0
SET_SIM_PARAMETER c_wr_data_count_width 10
SET_SIM_PARAMETER c_wr_depth 1024
SET_SIM_PARAMETER c_wr_freq 1
SET_SIM_PARAMETER c_wr_pntr_width 10
SET_SIM_PARAMETER c_msgon_val 1
SET_SIM_PARAMETER c_enable_rst_sync 1
SET_SIM_PARAMETER c_error_injection_type 0
SET_SIM_PARAMETER c_synchronizer_stage 2
SET_SIM_PARAMETER c_interface_type 0
SET_SIM_PARAMETER c_axi_type 0
SET_SIM_PARAMETER c_has_axi_wr_channel 0
SET_SIM_PARAMETER c_has_axi_rd_channel 0
SET_SIM_PARAMETER c_has_slave_ce 0
SET_SIM_PARAMETER c_has_master_ce 0
SET_SIM_PARAMETER c_add_ngc_constraint 0
SET_SIM_PARAMETER c_use_common_overflow 0
SET_SIM_PARAMETER c_use_common_underflow 0
SET_SIM_PARAMETER c_axi_id_width 4
SET_SIM_PARAMETER c_axi_addr_width 32
SET_SIM_PARAMETER c_axi_data_width 64
SET_SIM_PARAMETER c_has_axi_awuser 0
SET_SIM_PARAMETER c_has_axi_wuser 0
SET_SIM_PARAMETER c_has_axi_buser 0
SET_SIM_PARAMETER c_has_axi_aruser 0
SET_SIM_PARAMETER c_has_axi_ruser 0
SET_SIM_PARAMETER c_axi_aruser_width 1
SET_SIM_PARAMETER c_axi_awuser_width 1
SET_SIM_PARAMETER c_axi_wuser_width 1
SET_SIM_PARAMETER c_axi_buser_width 1
SET_SIM_PARAMETER c_axi_ruser_width 1
SET_SIM_PARAMETER c_has_axis_tdata 0
SET_SIM_PARAMETER c_has_axis_tid 0
SET_SIM_PARAMETER c_has_axis_tdest 0
SET_SIM_PARAMETER c_has_axis_tuser 0
SET_SIM_PARAMETER c_has_axis_tready 1
SET_SIM_PARAMETER c_has_axis_tlast 0
SET_SIM_PARAMETER c_has_axis_tstrb 0
SET_SIM_PARAMETER c_has_axis_tkeep 0
SET_SIM_PARAMETER c_axis_tdata_width 64
SET_SIM_PARAMETER c_axis_tid_width 8
SET_SIM_PARAMETER c_axis_tdest_width 4
SET_SIM_PARAMETER c_axis_tuser_width 4
SET_SIM_PARAMETER c_axis_tstrb_width 4
SET_SIM_PARAMETER c_axis_tkeep_width 4
SET_SIM_PARAMETER c_wach_type 0
SET_SIM_PARAMETER c_wdch_type 0
SET_SIM_PARAMETER c_wrch_type 0
SET_SIM_PARAMETER c_rach_type 0
SET_SIM_PARAMETER c_rdch_type 0
SET_SIM_PARAMETER c_axis_type 0
SET_SIM_PARAMETER c_implementation_type_wach 1
SET_SIM_PARAMETER c_implementation_type_wdch 1
SET_SIM_PARAMETER c_implementation_type_wrch 1
SET_SIM_PARAMETER c_implementation_type_rach 1
SET_SIM_PARAMETER c_implementation_type_rdch 1
SET_SIM_PARAMETER c_implementation_type_axis 1
SET_SIM_PARAMETER c_application_type_wach 0
SET_SIM_PARAMETER c_application_type_wdch 0
SET_SIM_PARAMETER c_application_type_wrch 0
SET_SIM_PARAMETER c_application_type_rach 0
SET_SIM_PARAMETER c_application_type_rdch 0
SET_SIM_PARAMETER c_application_type_axis 0
SET_SIM_PARAMETER c_use_ecc_wach 0
SET_SIM_PARAMETER c_use_ecc_wdch 0
SET_SIM_PARAMETER c_use_ecc_wrch 0
SET_SIM_PARAMETER c_use_ecc_rach 0
SET_SIM_PARAMETER c_use_ecc_rdch 0
SET_SIM_PARAMETER c_use_ecc_axis 0
SET_SIM_PARAMETER c_error_injection_type_wach 0
SET_SIM_PARAMETER c_error_injection_type_wdch 0
SET_SIM_PARAMETER c_error_injection_type_wrch 0
SET_SIM_PARAMETER c_error_injection_type_rach 0
SET_SIM_PARAMETER c_error_injection_type_rdch 0
SET_SIM_PARAMETER c_error_injection_type_axis 0
SET_SIM_PARAMETER c_din_width_wach 32
SET_SIM_PARAMETER c_din_width_wdch 64
SET_SIM_PARAMETER c_din_width_wrch 2
SET_SIM_PARAMETER c_din_width_rach 32
SET_SIM_PARAMETER c_din_width_rdch 64
SET_SIM_PARAMETER c_din_width_axis 1
SET_SIM_PARAMETER c_wr_depth_wach 16
SET_SIM_PARAMETER c_wr_depth_wdch 1024
SET_SIM_PARAMETER c_wr_depth_wrch 16
SET_SIM_PARAMETER c_wr_depth_rach 16
SET_SIM_PARAMETER c_wr_depth_rdch 1024
SET_SIM_PARAMETER c_wr_depth_axis 1024
SET_SIM_PARAMETER c_wr_pntr_width_wach 4
SET_SIM_PARAMETER c_wr_pntr_width_wdch 10
SET_SIM_PARAMETER c_wr_pntr_width_wrch 4
SET_SIM_PARAMETER c_wr_pntr_width_rach 4
SET_SIM_PARAMETER c_wr_pntr_width_rdch 10
SET_SIM_PARAMETER c_wr_pntr_width_axis 10
SET_SIM_PARAMETER c_has_data_counts_wach 0
SET_SIM_PARAMETER c_has_data_counts_wdch 0
SET_SIM_PARAMETER c_has_data_counts_wrch 0
SET_SIM_PARAMETER c_has_data_counts_rach 0
SET_SIM_PARAMETER c_has_data_counts_rdch 0
SET_SIM_PARAMETER c_has_data_counts_axis 0
SET_SIM_PARAMETER c_prog_full_type_wach 0
SET_SIM_PARAMETER c_prog_full_type_wdch 0
SET_SIM_PARAMETER c_prog_full_type_wrch 0
SET_SIM_PARAMETER c_prog_full_type_rach 0
SET_SIM_PARAMETER c_prog_full_type_rdch 0
SET_SIM_PARAMETER c_prog_full_type_axis 0
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_wach 1023
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_wdch 1023
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_wrch 1023
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_rach 1023
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_rdch 1023
SET_SIM_PARAMETER c_prog_full_thresh_assert_val_axis 1023
SET_SIM_PARAMETER c_prog_empty_type_wach 0
SET_SIM_PARAMETER c_prog_empty_type_wdch 0
SET_SIM_PARAMETER c_prog_empty_type_wrch 0
SET_SIM_PARAMETER c_prog_empty_type_rach 0
SET_SIM_PARAMETER c_prog_empty_type_rdch 0
SET_SIM_PARAMETER c_prog_empty_type_axis 0
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_wach 1022
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_wdch 1022
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_wrch 1022
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_rach 1022
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_rdch 1022
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val_axis 1022
SET_SIM_PARAMETER c_reg_slice_mode_wach 0
SET_SIM_PARAMETER c_reg_slice_mode_wdch 0
SET_SIM_PARAMETER c_reg_slice_mode_wrch 0
SET_SIM_PARAMETER c_reg_slice_mode_rach 0
SET_SIM_PARAMETER c_reg_slice_mode_rdch 0
SET_SIM_PARAMETER c_reg_slice_mode_axis 0
SET_CORE_NAME Fifo Generator
SET_CORE_VERSION 9.1
SET_CORE_VLNV xilinx.com:ip:fifo_generator:9.1
SET_CORE_CLASS com.xilinx.ip.fifo_generator_v9_1.fifo_generator_v9_1
SET_CORE_PATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1
SET_CORE_GUIPATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/gui/fifo_generator_v9_1.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/doc/fifo_generator_ds317.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/doc/fifo_generator_v9_1_vinfo.html><fifo_generator_v9_1_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/doc/fifo_generator_ds317.pdf><fifo_generator_ds317.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/doc/fifo_generator_ug175.pdf><fifo_generator_ug175.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_1/doc/fifo_generator_v9_1_readme.txt><fifo_generator_v9_1_readme.txt>
