-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_ftmap_ce0 : OUT STD_LOGIC;
    input_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    conv1_weights_ce0 : OUT STD_LOGIC;
    conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv1_biases_ce0 : OUT STD_LOGIC;
    conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv2_weights_ce0 : OUT STD_LOGIC;
    conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv2_biases_ce0 : OUT STD_LOGIC;
    conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce0 : OUT STD_LOGIC;
    conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_biases : IN STD_LOGIC_VECTOR (31 downto 0);
    output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_ftmap_ce0 : OUT STD_LOGIC;
    output_ftmap_we0 : OUT STD_LOGIC;
    output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=845295646,HLS_SYN_TPT=none,HLS_SYN_MEM=13708,HLS_SYN_DSP=0,HLS_SYN_FF=7028,HLS_SYN_LUT=16200,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv45_0 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv43_0 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv22_3F8040 : STD_LOGIC_VECTOR (21 downto 0) := "1111111000000001000000";
    constant ap_const_lv22_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_const_lv45_4080C2 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000010000001000000011000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv21_1FC020 : STD_LOGIC_VECTOR (20 downto 0) := "111111100000000100000";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv43_204061 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000001000000100000001100001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv16_FE01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 : STD_LOGIC;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_62_fu_520_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal empty_62_reg_681 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal next_mul_fu_541_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal next_mul_reg_686 : STD_LOGIC_VECTOR (44 downto 0);
    signal exitcond63_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_64_fu_584_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_64_reg_711 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal next_mul4_fu_593_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal next_mul4_reg_716 : STD_LOGIC_VECTOR (42 downto 0);
    signal exitcond52_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_67_fu_659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_67_reg_734 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_conv1_fu_406_ap_start : STD_LOGIC;
    signal grp_conv1_fu_406_ap_done : STD_LOGIC;
    signal grp_conv1_fu_406_ap_idle : STD_LOGIC;
    signal grp_conv1_fu_406_ap_ready : STD_LOGIC;
    signal grp_conv1_fu_406_input_ftmap_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv1_fu_406_input_ftmap_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_conv1_weights_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv1_fu_406_conv1_weights_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_conv1_biases_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv1_fu_406_conv1_biases_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 : STD_LOGIC;
    signal grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_739_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_739_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_739_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_406_grp_fu_739_p_ce : STD_LOGIC;
    signal grp_conv1_fu_406_grp_fu_743_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_743_p_ce : STD_LOGIC;
    signal grp_conv1_fu_406_grp_fu_747_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_747_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_406_grp_fu_747_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_fu_406_grp_fu_747_p_ce : STD_LOGIC;
    signal grp_conv2_fu_432_ap_start : STD_LOGIC;
    signal grp_conv2_fu_432_ap_done : STD_LOGIC;
    signal grp_conv2_fu_432_ap_idle : STD_LOGIC;
    signal grp_conv2_fu_432_ap_ready : STD_LOGIC;
    signal grp_conv2_fu_432_conv2_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2_fu_432_conv2_weights_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_conv2_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_fu_432_conv2_biases_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 : STD_LOGIC;
    signal grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_739_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_739_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_739_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_432_grp_fu_739_p_ce : STD_LOGIC;
    signal grp_conv2_fu_432_grp_fu_743_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_743_p_ce : STD_LOGIC;
    signal grp_conv2_fu_432_grp_fu_747_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_747_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_432_grp_fu_747_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_fu_432_grp_fu_747_p_ce : STD_LOGIC;
    signal grp_conv3_fu_472_ap_start : STD_LOGIC;
    signal grp_conv3_fu_472_ap_done : STD_LOGIC;
    signal grp_conv3_fu_472_ap_idle : STD_LOGIC;
    signal grp_conv3_fu_472_ap_ready : STD_LOGIC;
    signal grp_conv3_fu_472_conv3_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_fu_472_conv3_weights_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_output_ftmap_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv3_fu_472_output_ftmap_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_output_ftmap_we0 : STD_LOGIC;
    signal grp_conv3_fu_472_output_ftmap_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : STD_LOGIC;
    signal grp_conv3_fu_472_grp_fu_739_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_739_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_739_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_472_grp_fu_739_p_ce : STD_LOGIC;
    signal grp_conv3_fu_472_grp_fu_743_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_743_p_ce : STD_LOGIC;
    signal grp_conv3_fu_472_grp_fu_747_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_747_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_472_grp_fu_747_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_fu_472_grp_fu_747_p_ce : STD_LOGIC;
    signal grp_conv1_fu_406_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal exitcond1_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_conv2_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_conv3_fu_472_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast5_fu_649_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_142 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_fu_146 : STD_LOGIC_VECTOR (21 downto 0);
    signal phi_mul3_fu_150 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_63_fu_154 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_65_fu_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_66_fu_643_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast1_fu_547_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_cast4_fu_599_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_739_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_739_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_739_ce : STD_LOGIC;
    signal grp_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_ce : STD_LOGIC;
    signal grp_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_747_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_747_ce : STD_LOGIC;
    signal grp_fu_747_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_ftmap_ce0 : OUT STD_LOGIC;
        input_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        conv1_weights_ce0 : OUT STD_LOGIC;
        conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_biases_ce0 : OUT STD_LOGIC;
        conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_739_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_ce : OUT STD_LOGIC;
        grp_fu_743_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_ce : OUT STD_LOGIC;
        grp_fu_747_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_747_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_747_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_weights_ce0 : OUT STD_LOGIC;
        conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_biases_ce0 : OUT STD_LOGIC;
        conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_739_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_ce : OUT STD_LOGIC;
        grp_fu_743_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_ce : OUT STD_LOGIC;
        grp_fu_747_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_747_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_747_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce0 : OUT STD_LOGIC;
        conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_ftmap_ce0 : OUT STD_LOGIC;
        output_ftmap_we0 : OUT STD_LOGIC;
        output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_739_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_739_p_ce : OUT STD_LOGIC;
        grp_fu_743_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_743_p_ce : OUT STD_LOGIC;
        grp_fu_747_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_747_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_747_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_747_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 520200,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U : component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 260100,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        ce0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        we0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0,
        d0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0,
        q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0);

    grp_conv1_fu_406 : component srcnn_conv1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_fu_406_ap_start,
        ap_done => grp_conv1_fu_406_ap_done,
        ap_idle => grp_conv1_fu_406_ap_idle,
        ap_ready => grp_conv1_fu_406_ap_ready,
        input_ftmap_address0 => grp_conv1_fu_406_input_ftmap_address0,
        input_ftmap_ce0 => grp_conv1_fu_406_input_ftmap_ce0,
        input_ftmap_q0 => input_ftmap_q0,
        conv1_weights_address0 => grp_conv1_fu_406_conv1_weights_address0,
        conv1_weights_ce0 => grp_conv1_fu_406_conv1_weights_ce0,
        conv1_weights_q0 => conv1_weights_q0,
        conv1_biases_address0 => grp_conv1_fu_406_conv1_biases_address0,
        conv1_biases_ce0 => grp_conv1_fu_406_conv1_biases_ce0,
        conv1_biases_q0 => conv1_biases_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 => grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        grp_fu_739_p_din0 => grp_conv1_fu_406_grp_fu_739_p_din0,
        grp_fu_739_p_din1 => grp_conv1_fu_406_grp_fu_739_p_din1,
        grp_fu_739_p_opcode => grp_conv1_fu_406_grp_fu_739_p_opcode,
        grp_fu_739_p_dout0 => grp_fu_739_p2,
        grp_fu_739_p_ce => grp_conv1_fu_406_grp_fu_739_p_ce,
        grp_fu_743_p_din0 => grp_conv1_fu_406_grp_fu_743_p_din0,
        grp_fu_743_p_din1 => grp_conv1_fu_406_grp_fu_743_p_din1,
        grp_fu_743_p_dout0 => grp_fu_743_p2,
        grp_fu_743_p_ce => grp_conv1_fu_406_grp_fu_743_p_ce,
        grp_fu_747_p_din0 => grp_conv1_fu_406_grp_fu_747_p_din0,
        grp_fu_747_p_din1 => grp_conv1_fu_406_grp_fu_747_p_din1,
        grp_fu_747_p_opcode => grp_conv1_fu_406_grp_fu_747_p_opcode,
        grp_fu_747_p_dout0 => grp_fu_747_p2,
        grp_fu_747_p_ce => grp_conv1_fu_406_grp_fu_747_p_ce);

    grp_conv2_fu_432 : component srcnn_conv2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_fu_432_ap_start,
        ap_done => grp_conv2_fu_432_ap_done,
        ap_idle => grp_conv2_fu_432_ap_idle,
        ap_ready => grp_conv2_fu_432_ap_ready,
        conv2_weights_address0 => grp_conv2_fu_432_conv2_weights_address0,
        conv2_weights_ce0 => grp_conv2_fu_432_conv2_weights_ce0,
        conv2_weights_q0 => conv2_weights_q0,
        conv2_biases_address0 => grp_conv2_fu_432_conv2_biases_address0,
        conv2_biases_ce0 => grp_conv2_fu_432_conv2_biases_ce0,
        conv2_biases_q0 => conv2_biases_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 => grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0,
        grp_fu_739_p_din0 => grp_conv2_fu_432_grp_fu_739_p_din0,
        grp_fu_739_p_din1 => grp_conv2_fu_432_grp_fu_739_p_din1,
        grp_fu_739_p_opcode => grp_conv2_fu_432_grp_fu_739_p_opcode,
        grp_fu_739_p_dout0 => grp_fu_739_p2,
        grp_fu_739_p_ce => grp_conv2_fu_432_grp_fu_739_p_ce,
        grp_fu_743_p_din0 => grp_conv2_fu_432_grp_fu_743_p_din0,
        grp_fu_743_p_din1 => grp_conv2_fu_432_grp_fu_743_p_din1,
        grp_fu_743_p_dout0 => grp_fu_743_p2,
        grp_fu_743_p_ce => grp_conv2_fu_432_grp_fu_743_p_ce,
        grp_fu_747_p_din0 => grp_conv2_fu_432_grp_fu_747_p_din0,
        grp_fu_747_p_din1 => grp_conv2_fu_432_grp_fu_747_p_din1,
        grp_fu_747_p_opcode => grp_conv2_fu_432_grp_fu_747_p_opcode,
        grp_fu_747_p_dout0 => grp_fu_747_p2,
        grp_fu_747_p_ce => grp_conv2_fu_432_grp_fu_747_p_ce);

    grp_conv3_fu_472 : component srcnn_conv3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_fu_472_ap_start,
        ap_done => grp_conv3_fu_472_ap_done,
        ap_idle => grp_conv3_fu_472_ap_idle,
        ap_ready => grp_conv3_fu_472_ap_ready,
        conv3_weights_address0 => grp_conv3_fu_472_conv3_weights_address0,
        conv3_weights_ce0 => grp_conv3_fu_472_conv3_weights_ce0,
        conv3_weights_q0 => conv3_weights_q0,
        conv3_biases_0_0_val => empty_67_reg_734,
        output_ftmap_address0 => grp_conv3_fu_472_output_ftmap_address0,
        output_ftmap_ce0 => grp_conv3_fu_472_output_ftmap_ce0,
        output_ftmap_we0 => grp_conv3_fu_472_output_ftmap_we0,
        output_ftmap_d0 => grp_conv3_fu_472_output_ftmap_d0,
        output_ftmap_q0 => output_ftmap_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 => grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0,
        grp_fu_739_p_din0 => grp_conv3_fu_472_grp_fu_739_p_din0,
        grp_fu_739_p_din1 => grp_conv3_fu_472_grp_fu_739_p_din1,
        grp_fu_739_p_opcode => grp_conv3_fu_472_grp_fu_739_p_opcode,
        grp_fu_739_p_dout0 => grp_fu_739_p2,
        grp_fu_739_p_ce => grp_conv3_fu_472_grp_fu_739_p_ce,
        grp_fu_743_p_din0 => grp_conv3_fu_472_grp_fu_743_p_din0,
        grp_fu_743_p_din1 => grp_conv3_fu_472_grp_fu_743_p_din1,
        grp_fu_743_p_dout0 => grp_fu_743_p2,
        grp_fu_743_p_ce => grp_conv3_fu_472_grp_fu_743_p_ce,
        grp_fu_747_p_din0 => grp_conv3_fu_472_grp_fu_747_p_din0,
        grp_fu_747_p_din1 => grp_conv3_fu_472_grp_fu_747_p_din1,
        grp_fu_747_p_opcode => grp_conv3_fu_472_grp_fu_747_p_opcode,
        grp_fu_747_p_dout0 => grp_fu_747_p2,
        grp_fu_747_p_ce => grp_conv3_fu_472_grp_fu_747_p_ce);

    fadd_32ns_32ns_32_4_full_dsp_1_U120 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_739_p0,
        din1 => grp_fu_739_p1,
        ce => grp_fu_739_ce,
        dout => grp_fu_739_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U121 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_743_p0,
        din1 => grp_fu_743_p1,
        ce => grp_fu_743_ce,
        dout => grp_fu_743_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U122 : component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_747_p0,
        din1 => grp_fu_747_p1,
        ce => grp_fu_747_ce,
        opcode => grp_fu_747_opcode,
        dout => grp_fu_747_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv1_fu_406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_fu_406_ap_start_reg <= ap_const_logic_0;
            else
                if (((exitcond1_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_conv1_fu_406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_fu_406_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_fu_406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_conv2_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_fu_472_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_fu_472_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_conv3_fu_472_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_fu_472_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_fu_472_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_63_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond63_fu_514_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_63_fu_154 <= ap_const_lv21_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                empty_63_fu_154 <= empty_64_reg_711;
            end if; 
        end if;
    end process;

    empty_65_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond52_fu_578_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_65_fu_158 <= ap_const_lv16_0;
            elsif (((exitcond1_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                empty_65_fu_158 <= empty_66_fu_643_p2;
            end if; 
        end if;
    end process;

    empty_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                empty_fu_146 <= ap_const_lv22_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                empty_fu_146 <= empty_62_reg_681;
            end if; 
        end if;
    end process;

    phi_mul3_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond63_fu_514_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul3_fu_150 <= ap_const_lv43_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                phi_mul3_fu_150 <= next_mul4_reg_716;
            end if; 
        end if;
    end process;

    phi_mul_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_142 <= ap_const_lv45_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                phi_mul_fu_142 <= next_mul_reg_686;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_62_reg_681 <= empty_62_fu_520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_64_reg_711 <= empty_64_fu_584_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                empty_67_reg_734 <= empty_67_fu_659_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                next_mul4_reg_716 <= next_mul4_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                next_mul_reg_686 <= next_mul_fu_541_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond63_fu_514_p2, ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv1_fu_406_ap_done, grp_conv2_fu_432_ap_done, grp_conv3_fu_472_ap_done, ap_CS_fsm_state6, exitcond1_fu_637_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond63_fu_514_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((exitcond52_fu_578_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((exitcond1_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_conv1_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_conv2_fu_432_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_conv3_fu_472_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_conv3_fu_472_ap_done)
    begin
        if ((grp_conv3_fu_472_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_conv1_fu_406_ap_done)
    begin
        if ((grp_conv1_fu_406_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_conv2_fu_432_ap_done)
    begin
        if ((grp_conv2_fu_432_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_conv3_fu_472_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_conv3_fu_472_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_conv3_fu_472_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_conv3_fu_472_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv1_biases_address0 <= grp_conv1_fu_406_conv1_biases_address0;
    conv1_biases_ce0 <= grp_conv1_fu_406_conv1_biases_ce0;
    conv1_weights_address0 <= grp_conv1_fu_406_conv1_weights_address0;
    conv1_weights_ce0 <= grp_conv1_fu_406_conv1_weights_ce0;
    conv2_biases_address0 <= grp_conv2_fu_432_conv2_biases_address0;
    conv2_biases_ce0 <= grp_conv2_fu_432_conv2_biases_ce0;
    conv2_weights_address0 <= grp_conv2_fu_432_conv2_weights_address0;
    conv2_weights_ce0 <= grp_conv2_fu_432_conv2_weights_ce0;
    conv3_weights_address0 <= grp_conv3_fu_472_conv3_weights_address0;
    conv3_weights_ce0 <= grp_conv3_fu_472_conv3_weights_ce0;
    empty_62_fu_520_p2 <= std_logic_vector(unsigned(empty_fu_146) + unsigned(ap_const_lv22_1));
    empty_64_fu_584_p2 <= std_logic_vector(unsigned(empty_63_fu_154) + unsigned(ap_const_lv21_1));
    empty_66_fu_643_p2 <= std_logic_vector(unsigned(empty_65_fu_158) + unsigned(ap_const_lv16_1));
    empty_67_fu_659_p1 <= conv3_biases;
    exitcond1_fu_637_p2 <= "1" when (empty_65_fu_158 = ap_const_lv16_FE01) else "0";
    exitcond52_fu_578_p2 <= "1" when (empty_63_fu_154 = ap_const_lv21_1FC020) else "0";
    exitcond63_fu_514_p2 <= "1" when (empty_fu_146 = ap_const_lv22_3F8040) else "0";
    grp_conv1_fu_406_ap_start <= grp_conv1_fu_406_ap_start_reg;
    grp_conv2_fu_432_ap_start <= grp_conv2_fu_432_ap_start_reg;
    grp_conv3_fu_472_ap_start <= grp_conv3_fu_472_ap_start_reg;

    grp_fu_739_ce_assign_proc : process(grp_conv1_fu_406_grp_fu_739_p_ce, grp_conv2_fu_432_grp_fu_739_p_ce, grp_conv3_fu_472_grp_fu_739_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_739_ce <= grp_conv3_fu_472_grp_fu_739_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_739_ce <= grp_conv2_fu_432_grp_fu_739_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_739_ce <= grp_conv1_fu_406_grp_fu_739_p_ce;
        else 
            grp_fu_739_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_739_p0_assign_proc : process(grp_conv1_fu_406_grp_fu_739_p_din0, grp_conv2_fu_432_grp_fu_739_p_din0, grp_conv3_fu_472_grp_fu_739_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_739_p0 <= grp_conv3_fu_472_grp_fu_739_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_739_p0 <= grp_conv2_fu_432_grp_fu_739_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_739_p0 <= grp_conv1_fu_406_grp_fu_739_p_din0;
        else 
            grp_fu_739_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_739_p1_assign_proc : process(grp_conv1_fu_406_grp_fu_739_p_din1, grp_conv2_fu_432_grp_fu_739_p_din1, grp_conv3_fu_472_grp_fu_739_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_739_p1 <= grp_conv3_fu_472_grp_fu_739_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_739_p1 <= grp_conv2_fu_432_grp_fu_739_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_739_p1 <= grp_conv1_fu_406_grp_fu_739_p_din1;
        else 
            grp_fu_739_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_743_ce_assign_proc : process(grp_conv1_fu_406_grp_fu_743_p_ce, grp_conv2_fu_432_grp_fu_743_p_ce, grp_conv3_fu_472_grp_fu_743_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_743_ce <= grp_conv3_fu_472_grp_fu_743_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_743_ce <= grp_conv2_fu_432_grp_fu_743_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_743_ce <= grp_conv1_fu_406_grp_fu_743_p_ce;
        else 
            grp_fu_743_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_743_p0_assign_proc : process(grp_conv1_fu_406_grp_fu_743_p_din0, grp_conv2_fu_432_grp_fu_743_p_din0, grp_conv3_fu_472_grp_fu_743_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_743_p0 <= grp_conv3_fu_472_grp_fu_743_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_743_p0 <= grp_conv2_fu_432_grp_fu_743_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_743_p0 <= grp_conv1_fu_406_grp_fu_743_p_din0;
        else 
            grp_fu_743_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_743_p1_assign_proc : process(grp_conv1_fu_406_grp_fu_743_p_din1, grp_conv2_fu_432_grp_fu_743_p_din1, grp_conv3_fu_472_grp_fu_743_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_743_p1 <= grp_conv3_fu_472_grp_fu_743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_743_p1 <= grp_conv2_fu_432_grp_fu_743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_743_p1 <= grp_conv1_fu_406_grp_fu_743_p_din1;
        else 
            grp_fu_743_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_747_ce_assign_proc : process(grp_conv1_fu_406_grp_fu_747_p_ce, grp_conv2_fu_432_grp_fu_747_p_ce, grp_conv3_fu_472_grp_fu_747_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_747_ce <= grp_conv3_fu_472_grp_fu_747_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_747_ce <= grp_conv2_fu_432_grp_fu_747_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_747_ce <= grp_conv1_fu_406_grp_fu_747_p_ce;
        else 
            grp_fu_747_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_747_opcode_assign_proc : process(grp_conv1_fu_406_grp_fu_747_p_opcode, grp_conv2_fu_432_grp_fu_747_p_opcode, grp_conv3_fu_472_grp_fu_747_p_opcode, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_747_opcode <= grp_conv3_fu_472_grp_fu_747_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_747_opcode <= grp_conv2_fu_432_grp_fu_747_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_747_opcode <= grp_conv1_fu_406_grp_fu_747_p_opcode;
        else 
            grp_fu_747_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_747_p0_assign_proc : process(grp_conv1_fu_406_grp_fu_747_p_din0, grp_conv2_fu_432_grp_fu_747_p_din0, grp_conv3_fu_472_grp_fu_747_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_747_p0 <= grp_conv3_fu_472_grp_fu_747_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_747_p0 <= grp_conv2_fu_432_grp_fu_747_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_747_p0 <= grp_conv1_fu_406_grp_fu_747_p_din0;
        else 
            grp_fu_747_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_747_p1_assign_proc : process(grp_conv1_fu_406_grp_fu_747_p_din1, grp_conv2_fu_432_grp_fu_747_p_din1, grp_conv3_fu_472_grp_fu_747_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_747_p1 <= grp_conv3_fu_472_grp_fu_747_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_747_p1 <= grp_conv2_fu_432_grp_fu_747_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_747_p1 <= grp_conv1_fu_406_grp_fu_747_p_din1;
        else 
            grp_fu_747_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_ftmap_address0 <= grp_conv1_fu_406_input_ftmap_address0;
    input_ftmap_ce0 <= grp_conv1_fu_406_input_ftmap_ce0;
    next_mul4_fu_593_p2 <= std_logic_vector(unsigned(phi_mul3_fu_150) + unsigned(ap_const_lv43_204061));
    next_mul_fu_541_p2 <= std_logic_vector(unsigned(phi_mul_fu_142) + unsigned(ap_const_lv45_4080C2));

    output_ftmap_address0_assign_proc : process(grp_conv3_fu_472_output_ftmap_address0, ap_CS_fsm_state6, ap_CS_fsm_state11, p_cast5_fu_649_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_ftmap_address0 <= p_cast5_fu_649_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_ftmap_address0 <= grp_conv3_fu_472_output_ftmap_address0;
        else 
            output_ftmap_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_ftmap_ce0_assign_proc : process(grp_conv3_fu_472_output_ftmap_ce0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_ftmap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_ftmap_ce0 <= grp_conv3_fu_472_output_ftmap_ce0;
        else 
            output_ftmap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_ftmap_d0_assign_proc : process(grp_conv3_fu_472_output_ftmap_d0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_ftmap_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_ftmap_d0 <= grp_conv3_fu_472_output_ftmap_d0;
        else 
            output_ftmap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_ftmap_we0_assign_proc : process(grp_conv3_fu_472_output_ftmap_we0, ap_CS_fsm_state6, exitcond1_fu_637_p2, ap_CS_fsm_state11)
    begin
        if (((exitcond1_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            output_ftmap_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_ftmap_we0 <= grp_conv3_fu_472_output_ftmap_we0;
        else 
            output_ftmap_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast1_fu_547_p4 <= phi_mul_fu_142(43 downto 41);
    p_cast4_fu_599_p4 <= phi_mul3_fu_150(41 downto 39);
    p_cast5_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_65_fu_158),64));
    p_cast_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_63_fu_154),64));

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_5) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_4) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_3) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_2) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_1) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_0) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_1) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_7) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_6) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_5) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_4) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_3) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_0) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_7) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, zext_fu_529_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= zext_fu_529_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0_assign_proc : process(ap_CS_fsm_state2, exitcond63_fu_514_p2, grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0, ap_CS_fsm_state7, p_cast1_fu_547_p4)
    begin
        if (((p_cast1_fu_547_p4 = ap_const_lv3_6) and (exitcond63_fu_514_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 <= grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, p_cast_fu_609_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 <= p_cast_fu_609_p1(18 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0, grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 <= grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0_assign_proc : process(ap_CS_fsm_state4, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0_assign_proc : process(ap_CS_fsm_state4, exitcond52_fu_578_p2, grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0, ap_CS_fsm_state9, p_cast4_fu_599_p4)
    begin
        if (((p_cast4_fu_599_p4 = ap_const_lv3_2) and (exitcond52_fu_578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 <= grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_146),64));
end behav;
