Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: keyboard_ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keyboard_ctrl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keyboard_ctrl"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : keyboard_ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg_displayer.v" in library work
Compiling verilog file "keyboard_decoder.v" in library work
Module <seg_displayer> compiled
Module <keyboard_decoder> compiled
No errors in compilation
Analysis of file <"keyboard_ctrl.prj"> succeeded.
 
Compiling vhdl file "C:/Users/ytl/Desktop/Misledom/keyboard/Keyboard.vhd" in Library work.
Architecture rtl of Entity keyboard is up to date.
Compiling vhdl file "C:/Users/ytl/Desktop/Misledom/keyboard/keyboard_ctrl.vhd" in Library work.
Entity <keyboard_ctrl> compiled.
Entity <keyboard_ctrl> (Architecture <bhv_keyboard_ctrl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <keyboard_ctrl> in library <work> (architecture <bhv_keyboard_ctrl>).

Analyzing hierarchy for entity <keyboard> in library <work> (architecture <rtl>).

Analyzing hierarchy for module <keyboard_decoder> in library <work>.

Analyzing hierarchy for module <seg_displayer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <keyboard_ctrl> in library <work> (Architecture <bhv_keyboard_ctrl>).
Entity <keyboard_ctrl> analyzed. Unit <keyboard_ctrl> generated.

Analyzing Entity <keyboard> in library <work> (Architecture <rtl>).
Entity <keyboard> analyzed. Unit <keyboard> generated.

Analyzing module <keyboard_decoder> in library <work>.
Module <keyboard_decoder> is correct for synthesis.
 
Analyzing module <seg_displayer> in library <work>.
Module <seg_displayer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <keyboard>.
    Related source file is "C:/Users/ytl/Desktop/Misledom/keyboard/Keyboard.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | fclk                      (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | delay                                          |
    | Power Up State     | delay                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <scancode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 8-bit register for signal <code>.
    Found 1-bit register for signal <data>.
    Found 1-bit register for signal <fok>.
    Found 1-bit xor9 for signal <state$xor0000> created at line 97.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <keyboard> synthesized.


Synthesizing Unit <keyboard_decoder>.
    Related source file is "keyboard_decoder.v".
Unit <keyboard_decoder> synthesized.


Synthesizing Unit <seg_displayer>.
    Related source file is "seg_displayer.v".
Unit <seg_displayer> synthesized.


Synthesizing Unit <keyboard_ctrl>.
    Related source file is "C:/Users/ytl/Desktop/Misledom/keyboard/keyboard_ctrl.vhd".
WARNING:Xst:1780 - Signal <store_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | rdn                       (falling_edge)       |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | fok                       (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_ready_out>.
    Found 8-bit register for signal <data_out>.
    Found 32-bit up counter for signal <cnt>.
    Found 4-bit up counter for signal <count_debug>.
    Found 1-bit register for signal <k_data_ready>.
    Found 32-bit adder for signal <state$add0000> created at line 128.
    Found 8-bit register for signal <store_data0>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <keyboard_ctrl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 22
 8-bit register                                        : 1
# Latches                                              : 1
 8-bit latch                                           : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 001
 press_one | 010
 press_two | 100
-----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <read_state/FSM> on signal <read_state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 readed_data_ready | 01
 readed_data       | 10
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <keyboard0/state/FSM> on signal <state[1:4]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 delay  | 0000
 start  | 0001
 d0     | 0011
 d1     | 0010
 d2     | 0110
 d3     | 0111
 d4     | 0101
 d5     | 0100
 d6     | 1100
 d7     | 1101
 parity | 1111
 stop   | 1110
 finish | 1010
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Latches                                              : 1
 8-bit latch                                           : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keyboard_ctrl> ...

Optimizing unit <keyboard> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keyboard_ctrl, actual ratio is 1.
Latch keyboard0/scancode_2 has been replicated 1 time(s)
Latch keyboard0/scancode_3 has been replicated 1 time(s)
Latch keyboard0/scancode_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : keyboard_ctrl.ngr
Top Level Output File Name         : keyboard_ctrl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 414
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 62
#      LUT2                        : 21
#      LUT3                        : 61
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 94
#      LUT4_D                      : 4
#      LUT4_L                      : 13
#      MUXCY                       : 70
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 86
#      FD                          : 3
#      FDC                         : 41
#      FDC_1                       : 3
#      FDCE                        : 27
#      FDPE                        : 1
#      LD                          : 11
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 32
#      IBUF                        : 4
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      138  out of   8672     1%  
 Number of Slice Flip Flops:             86  out of  17344     0%  
 Number of 4 input LUTs:                269  out of  17344     1%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    250    13%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rdn_not                            | BUFGP                  | 3     |
keyboard0/fok1                     | BUFG                   | 67    |
clk_50                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------+------------------------+-------+
Control Signal                                                   | Buffer(FF name)        | Load  |
-----------------------------------------------------------------+------------------------+-------+
read_state_FSM_Acst_FSM_inv(read_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(cnt_0)            | 72    |
-----------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.470ns (Maximum Frequency: 69.108MHz)
   Minimum input arrival time before clock: 3.217ns
   Maximum output required time after clock: 11.844ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rdn_not'
  Clock period: 2.515ns (frequency: 397.614MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               2.515ns (Levels of Logic = 2)
  Source:            read_state_FSM_FFd1 (FF)
  Destination:       data_ready_out (FF)
  Source Clock:      rdn_not rising
  Destination Clock: rdn_not rising

  Data Path: read_state_FSM_FFd1 to data_ready_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.591   0.591  read_state_FSM_FFd1 (read_state_FSM_FFd1)
     LUT4:I3->O            1   0.704   0.000  data_ready_out_mux00002 (data_ready_out_mux00002)
     MUXF5:I0->O           1   0.321   0.000  data_ready_out_mux0000_f5 (data_ready_out_mux0000)
     FDC_1:D                   0.308          data_ready_out
    ----------------------------------------
    Total                      2.515ns (1.924ns logic, 0.591ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard0/fok1'
  Clock period: 14.470ns (frequency: 69.108MHz)
  Total number of paths / destination ports: 28819 / 76
-------------------------------------------------------------------------
Delay:               7.235ns (Levels of Logic = 5)
  Source:            keyboard0/scancode_6 (LATCH)
  Destination:       store_data0_0 (FF)
  Source Clock:      keyboard0/fok1 falling
  Destination Clock: keyboard0/fok1 rising

  Data Path: keyboard0/scancode_6 to store_data0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.676   1.243  keyboard0/scancode_6 (keyboard0/scancode_6)
     LUT4:I0->O            1   0.704   0.455  keyboard_decoder0/kdata<1>11_SW3 (N75)
     LUT4:I2->O           10   0.704   0.961  data_out_mux0000<0>11 (N16)
     LUT3:I1->O            1   0.704   0.000  store_data0_0_mux000011_SW0_SW0_SW0_SW0_G (N141)
     MUXF5:I1->O           1   0.321   0.455  store_data0_0_mux000011_SW0_SW0_SW0_SW0 (N811)
     LUT3:I2->O            1   0.704   0.000  store_data0_0_mux000011 (store_data0_0_mux0000)
     FDCE:D                    0.308          store_data0_0
    ----------------------------------------
    Total                      7.235ns (4.121ns logic, 3.114ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 7.081ns (frequency: 141.223MHz)
  Total number of paths / destination ports: 134 / 22
-------------------------------------------------------------------------
Delay:               7.081ns (Levels of Logic = 5)
  Source:            keyboard0/code_7 (FF)
  Destination:       keyboard0/state_FSM_FFd1 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: keyboard0/code_7 to keyboard0/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  keyboard0/code_7 (keyboard0/code_7)
     LUT2:I0->O            1   0.704   0.424  keyboard0/Mxor_state_xor0000_xo<0>3 (keyboard0/Mxor_state_xor0000_xo<0>3)
     LUT4:I3->O            1   0.704   0.595  keyboard0/Mxor_state_xor0000_xo<0>6 (keyboard0/Mxor_state_xor0000_xo<0>6)
     LUT2:I0->O            3   0.704   0.566  keyboard0/Mxor_state_xor0000_xo<0>13 (keyboard0/state_xor0000)
     LUT4:I2->O            1   0.704   0.455  keyboard0/state_FSM_FFd1-In8 (keyboard0/state_FSM_FFd1-In8)
     LUT4:I2->O            1   0.704   0.000  keyboard0/state_FSM_FFd1-In58 (keyboard0/state_FSM_FFd1-In)
     FDC:D                     0.308          keyboard0/state_FSM_FFd1
    ----------------------------------------
    Total                      7.081ns (4.419ns logic, 2.662ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rdn_not'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.217ns (Levels of Logic = 3)
  Source:            addr (PAD)
  Destination:       data_ready_out (FF)
  Destination Clock: rdn_not rising

  Data Path: addr to data_ready_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  addr_IBUF (addr_IBUF)
     LUT3:I1->O            1   0.704   0.000  data_ready_out_mux00001 (data_ready_out_mux00001)
     MUXF5:I1->O           1   0.321   0.000  data_ready_out_mux0000_f5 (data_ready_out_mux0000)
     FDC_1:D                   0.308          data_ready_out
    ----------------------------------------
    Total                      3.217ns (2.551ns logic, 0.666ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            k_data (PAD)
  Destination:       keyboard0/data (FF)
  Destination Clock: clk_50 rising

  Data Path: k_data to keyboard0/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  k_data_IBUF (k_data_IBUF)
     FD:D                      0.308          keyboard0/data
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'keyboard0/fok1'
  Total number of paths / destination ports: 858 / 25
-------------------------------------------------------------------------
Offset:              11.844ns (Levels of Logic = 6)
  Source:            keyboard0/scancode_0 (LATCH)
  Destination:       seg0<5> (PAD)
  Source Clock:      keyboard0/fok1 falling

  Data Path: keyboard0/scancode_0 to seg0<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.676   1.175  keyboard0/scancode_0 (keyboard0/scancode_0)
     LUT3_D:I0->O          2   0.704   0.482  keyboard_decoder0/kdata<1>31 (N15)
     LUT3:I2->O            1   0.704   0.455  keyboard_decoder0/kdata<1>119 (keyboard_decoder0/kdata<1>119)
     LUT4:I2->O           10   0.704   1.057  keyboard_decoder0/kdata<1>137 (N8)
     LUT4:I0->O            7   0.704   0.787  keyboard_decoder0/kdata<2>154 (kdata<2>)
     LUT4:I1->O            1   0.704   0.420  seg_displayer0/seg<4>1 (seg0_4_OBUF)
     OBUF:I->O                 3.272          seg0_4_OBUF (seg0<4>)
    ----------------------------------------
    Total                     11.844ns (7.468ns logic, 4.376ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rdn_not'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.574ns (Levels of Logic = 2)
  Source:            read_state_FSM_FFd1 (FF)
  Destination:       r_state_debug<0> (PAD)
  Source Clock:      rdn_not rising

  Data Path: read_state_FSM_FFd1 to r_state_debug<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.591   0.587  read_state_FSM_FFd1 (read_state_FSM_FFd1)
     INV:I->O              1   0.704   0.420  read_state_FSM_Out41_INV_0 (r_state_debug_0_OBUF)
     OBUF:I->O                 3.272          r_state_debug_0_OBUF (r_state_debug<0>)
    ----------------------------------------
    Total                      5.574ns (4.567ns logic, 1.007ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.07 secs
 
--> 

Total memory usage is 309836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

