# Homework 3: Synchronizer VHDL

## Overview
Created and then simulated 2 D-Flip-Flops in VHDL code

## Deliverables
![EELE467 HW3 Delieverable](/assets/EELE467_HW3_Deliverable.png)
