0.6
2018.3
Dec  7 2018
00:33:28
E:/Coding/Verilog/Lab/GithubExample/GithubExample.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Coding/Verilog/Lab/GithubExample/GithubExample.srcs/sim_1/new/GithubExample_tb.v,1700572243,verilog,,,,GithubExample_tb,,,,,,,,
E:/Coding/Verilog/Lab/GithubExample/GithubExample.srcs/sources_1/new/GithubExample.v,1700572101,verilog,,E:/Coding/Verilog/Lab/GithubExample/GithubExample.srcs/sim_1/new/GithubExample_tb.v,,D_FF;GithubExample;T_FF,,,,,,,,
