Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 15:02:31 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             554 |          144 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             243 |           61 |
| Yes          | No                    | No                     |             803 |          195 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_16_68_seq_1_U4/fn1_urem_64s_64ns_16_68_seq_1_div_U/fn1_urem_64s_64ns_16_68_seq_1_div_u_0/E[0]    |                                                                                                                                                      |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state141                                                                                             | bd_0_i/hls_inst/inst/val_reg_476[63]                                                                                                                 |                8 |             20 |         2.50 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/urem_64s_64ns_16_68_seq_1_U4/fn1_urem_64s_64ns_16_68_seq_1_div_U/fn1_urem_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp[63]_i_1_n_0 |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state134                                                                                             |                                                                                                                                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state139                                                                                             |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state73                                                                                              |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36                                                                                              |                                                                                                                                                      |                5 |             32 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                               |                                                                                                                                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U3/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/E[0] |                                                                                                                                                      |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_33ns_33_36_seq_1_U2/fn1_udiv_32ns_33ns_33_36_seq_1_div_U/fn1_udiv_32ns_33ns_33_36_seq_1_div_u_0/E[0] |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state140                                                                                             |                                                                                                                                                      |               10 |             33 |         3.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state141                                                                                             |                                                                                                                                                      |               15 |             43 |         2.87 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_33ns_33_36_seq_1_U2/fn1_udiv_32ns_33ns_33_36_seq_1_div_U/start0                                      |                                                                                                                                                      |               15 |             63 |         4.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37                                                                                              |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state142                                                                                             |                                                                                                                                                      |               19 |             80 |         4.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state74                                                                                              |                                                                                                                                                      |               24 |             92 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_16_68_seq_1_U4/fn1_urem_64s_64ns_16_68_seq_1_div_U/start0                                        |                                                                                                                                                      |               20 |             92 |         4.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U3/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/start0                                      |                                                                                                                                                      |               22 |             96 |         4.36 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                               |               56 |            212 |         3.79 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                      |              144 |            558 |         3.88 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


