
*** Running vivado
    with args -log ulp_inst_0_plram_ctrl_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_plram_ctrl_bram_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source ulp_inst_0_plram_ctrl_bram_0.tcl -notrace
INFO: Dispatch client connection id - 45305
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1835.371 ; gain = 89.961 ; free physical = 43101 ; free virtual = 61232
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 2031.215 ; gain = 191.844 ; free physical = 51031 ; free virtual = 68617
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
Command: synth_design -top ulp_inst_0_plram_ctrl_bram_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2488115
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:02:02 . Memory (MB): peak = 3103.934 ; gain = 355.828 ; free physical = 98463 ; free virtual = 118888
Synthesis current peak Physical Memory [PSS] (MB): peak = 2314.381; parent = 2183.153; children = 131.922
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4068.566; parent = 3109.875; children = 958.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_plram_ctrl_bram_0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/synth/ulp_inst_0_plram_ctrl_bram_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_6' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/ecf6/hdl/emb_mem_gen_v1_0_rfs.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/xilinx/software/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/home/xilinx/software/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-10] Non-default BYTE_WRITE_WIDTH_B (8) value ignored for single port RAM, simple dual port RAM, dual port distributed RAM, or ROM configurations because port B write operations are not used.   [/home/xilinx/software/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/xilinx/software/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_6' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/ecf6/hdl/emb_mem_gen_v1_0_rfs.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_plram_ctrl_bram_0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/synth/ulp_inst_0_plram_ctrl_bram_0.v:53]
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[511] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[510] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[509] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[508] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[507] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[506] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[505] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[504] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[503] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[502] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[501] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[500] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[499] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[498] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[497] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[496] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[495] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:03:07 . Memory (MB): peak = 3250.840 ; gain = 502.734 ; free physical = 93077 ; free virtual = 114890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.593; parent = 2319.728; children = 131.922
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4209.535; parent = 3250.844; children = 958.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:03:11 . Memory (MB): peak = 3268.652 ; gain = 520.547 ; free physical = 92048 ; free virtual = 113862
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.593; parent = 2319.728; children = 131.922
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.348; parent = 3268.656; children = 958.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:03:12 . Memory (MB): peak = 3268.652 ; gain = 520.547 ; free physical = 91767 ; free virtual = 113526
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.593; parent = 2319.728; children = 131.922
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.348; parent = 3268.656; children = 958.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:04 . Memory (MB): peak = 3268.652 ; gain = 0.000 ; free physical = 87342 ; free virtual = 114833
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:01:46 . Memory (MB): peak = 3462.898 ; gain = 13.469 ; free physical = 99122 ; free virtual = 121717
Finished Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'inst'
Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_bram_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_bram_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.898 ; gain = 0.000 ; free physical = 99025 ; free virtual = 121620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:01 . Memory (MB): peak = 3462.898 ; gain = 0.000 ; free physical = 98830 ; free virtual = 121426
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:08:14 . Memory (MB): peak = 3462.898 ; gain = 714.793 ; free physical = 100082 ; free virtual = 122809
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.273; parent = 2428.905; children = 142.436
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4421.594; parent = 3462.902; children = 958.691
---------------------------------------------------------------------------------
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.273; parent = 2428.905; children = 159.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4630.066; parent = 3474.824; children = 1159.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:08:38 . Memory (MB): peak = 3474.820 ; gain = 726.715 ; free physical = 98572 ; free virtual = 121333
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.273; parent = 2428.905; children = 192.489
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4725.805; parent = 3474.824; children = 1254.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---RAMs : 
	            1024K Bit	(2048 X 512 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 24    
	   2 Input    8 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:17:50 . Memory (MB): peak = 3478.906 ; gain = 730.801 ; free physical = 72144 ; free virtual = 113323
Synthesis current peak Physical Memory [PSS] (MB): peak = 4410.570; parent = 2428.905; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7488.371; parent = 3478.910; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:28:33 . Memory (MB): peak = 4032.453 ; gain = 1284.348 ; free physical = 68435 ; free virtual = 93267
Synthesis current peak Physical Memory [PSS] (MB): peak = 5229.960; parent = 3043.388; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8041.918; parent = 4032.457; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:28:44 . Memory (MB): peak = 4032.453 ; gain = 1284.348 ; free physical = 68297 ; free virtual = 93135
Synthesis current peak Physical Memory [PSS] (MB): peak = 5231.817; parent = 3045.249; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8041.918; parent = 4032.457; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base`
   Worst Slack before retiming is 18885 and worst slack after retiming is 18885
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `emb_mem_gen_v1_0_6`
   Worst Slack before retiming is 18885 and worst slack after retiming is 18885
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `emb_mem_gen_v1_0_6' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_plram_ctrl_bram_0`
   Worst Slack before retiming is 18885 and worst slack after retiming is 18885
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_plram_ctrl_bram_0' done


INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:28:56 . Memory (MB): peak = 4040.461 ; gain = 1292.355 ; free physical = 68348 ; free virtual = 93190
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.126; parent = 3045.566; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8049.926; parent = 4040.465; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:30:16 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 68111 ; free virtual = 93102
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:30:20 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67991 ; free virtual = 92983
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:30:24 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67633 ; free virtual = 92628
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:30:26 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67405 ; free virtual = 92402
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:30:30 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67214 ; free virtual = 92217
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:30:33 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67411 ; free virtual = 92440
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LUT1         |     1|
|2     |LUT2         |   497|
|3     |LUT3         |   130|
|4     |RAMB36E5_INT |    32|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:30:37 . Memory (MB): peak = 4043.430 ; gain = 1295.324 ; free physical = 67373 ; free virtual = 92434
Synthesis current peak Physical Memory [PSS] (MB): peak = 5232.737; parent = 3046.195; children = 2217.042
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8052.895; parent = 4043.434; children = 4009.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 611 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:27:25 . Memory (MB): peak = 4047.340 ; gain = 1104.988 ; free physical = 69338 ; free virtual = 94281
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:30:56 . Memory (MB): peak = 4047.340 ; gain = 1299.234 ; free physical = 69257 ; free virtual = 94199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4054.398 ; gain = 0.000 ; free physical = 68461 ; free virtual = 93416
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4081.148 ; gain = 0.000 ; free physical = 68981 ; free virtual = 94014
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAMB36E5 => RAMB36E5_INT: 32 instances

Synth Design complete, checksum: f82066b9
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:35:05 . Memory (MB): peak = 4081.148 ; gain = 2049.934 ; free physical = 69129 ; free virtual = 94175
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_bram_0_synth_1/ulp_inst_0_plram_ctrl_bram_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:07 . Memory (MB): peak = 4105.160 ; gain = 24.012 ; free physical = 69001 ; free virtual = 94049
write_vhdl: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:06 . Memory (MB): peak = 4105.160 ; gain = 0.000 ; free physical = 66884 ; free virtual = 91952
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_plram_ctrl_bram_0, cache-ID = 000aae76c357d269
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_bram_0_synth_1/ulp_inst_0_plram_ctrl_bram_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:08 . Memory (MB): peak = 4105.160 ; gain = 0.000 ; free physical = 68186 ; free virtual = 93284
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_plram_ctrl_bram_0_utilization_synth.rpt -pb ulp_inst_0_plram_ctrl_bram_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:06 . Memory (MB): peak = 4105.160 ; gain = 0.000 ; free physical = 67908 ; free virtual = 93009
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 10:17:14 2024...
