Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov  1 09:05:51 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.619        0.000                      0                   29        0.308        0.000                      0                   29       41.160        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.619        0.000                      0                   29        0.308        0.000                      0                   29       41.160        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.619ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.943ns (70.336%)  route 0.819ns (29.664%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.594    C1/cnt_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.711    C1/cnt_reg[24]_i_1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.930 r  C1/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.930    C1/cnt_reg[28]_i_1_n_7
    SLICE_X64Y97         FDRE                                         r  C1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.510    88.204    C1/sysclk
    SLICE_X64Y97         FDRE                                         r  C1/cnt_reg[28]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X64Y97         FDRE (Setup_fdre_C_D)        0.109    88.549    C1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         88.549    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 80.619    

Slack (MET) :             80.631ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.930ns (70.196%)  route 0.819ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.594    C1/cnt_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.917 r  C1/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.917    C1/cnt_reg[24]_i_1_n_6
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[25]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                 80.631    

Slack (MET) :             80.639ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 1.922ns (70.109%)  route 0.819ns (29.891%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.594    C1/cnt_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.909 r  C1/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.909    C1/cnt_reg[24]_i_1_n_4
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[27]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 80.639    

Slack (MET) :             80.715ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.846ns (69.256%)  route 0.819ns (30.744%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.594    C1/cnt_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.833 r  C1/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.833    C1/cnt_reg[24]_i_1_n_5
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[26]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                 80.715    

Slack (MET) :             80.735ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.826ns (69.024%)  route 0.819ns (30.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.594    C1/cnt_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.813 r  C1/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.813    C1/cnt_reg[24]_i_1_n_7
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[24]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 80.735    

Slack (MET) :             80.748ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.813ns (68.871%)  route 0.819ns (31.129%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.800 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.800    C1/cnt_reg[20]_i_1_n_6
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[21]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 80.748    

Slack (MET) :             80.756ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.805ns (68.776%)  route 0.819ns (31.224%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.792 r  C1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.792    C1/cnt_reg[20]_i_1_n_4
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[23]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                 80.756    

Slack (MET) :             80.832ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.729ns (67.845%)  route 0.819ns (32.155%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.716 r  C1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.716    C1/cnt_reg[20]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[22]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 80.832    

Slack (MET) :             80.852ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.709ns (67.591%)  route 0.819ns (32.409%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    C1/cnt_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.696 r  C1/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.696    C1/cnt_reg[20]_i_1_n_7
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[20]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 80.852    

Slack (MET) :             80.865ns  (required time - arrival time)
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.624     5.168    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.505    C1/cnt_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.009 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    C1/cnt_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    C1/cnt_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    C1/cnt_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    C1/cnt_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 r  C1/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.683    C1/cnt_reg[16]_i_1_n_6
    SLICE_X64Y94         FDRE                                         r  C1/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    88.203    C1/sysclk
    SLICE_X64Y94         FDRE                                         r  C1/cnt_reg[17]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    88.548    C1/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.548    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                 80.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.496    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.660 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.823    C1/cnt_reg_n_0_[0]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.868    C1/cnt[0]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  C1/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    C1/cnt_reg[0]_i_1_n_7
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.012    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[0]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.630    C1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.497    C1/sysclk
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  C1/cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     1.831    C1/cnt_reg_n_0_[12]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  C1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    C1/cnt_reg[12]_i_1_n_7
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     2.013    C1/sysclk
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[12]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.631    C1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.497    C1/sysclk
    SLICE_X64Y94         FDRE                                         r  C1/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  C1/cnt_reg[16]/Q
                         net (fo=1, routed)           0.170     1.831    C1/cnt_reg_n_0_[16]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  C1/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    C1/cnt_reg[16]_i_1_n_7
    SLICE_X64Y94         FDRE                                         r  C1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     2.013    C1/sysclk
    SLICE_X64Y94         FDRE                                         r  C1/cnt_reg[16]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.631    C1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.497    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  C1/cnt_reg[20]/Q
                         net (fo=1, routed)           0.170     1.831    C1/cnt_reg_n_0_[20]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  C1/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    C1/cnt_reg[20]_i_1_n_7
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     2.013    C1/sysclk
    SLICE_X64Y95         FDRE                                         r  C1/cnt_reg[20]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.631    C1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.497    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  C1/cnt_reg[24]/Q
                         net (fo=1, routed)           0.170     1.831    C1/cnt_reg_n_0_[24]
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  C1/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    C1/cnt_reg[24]_i_1_n_7
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     2.013    C1/sysclk
    SLICE_X64Y96         FDRE                                         r  C1/cnt_reg[24]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.134     1.631    C1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.496    C1/sysclk
    SLICE_X64Y91         FDRE                                         r  C1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  C1/cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     1.830    C1/cnt_reg_n_0_[4]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  C1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    C1/cnt_reg[4]_i_1_n_7
    SLICE_X64Y91         FDRE                                         r  C1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.012    C1/sysclk
    SLICE_X64Y91         FDRE                                         r  C1/cnt_reg[4]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.134     1.630    C1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 C1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.496    C1/sysclk
    SLICE_X64Y92         FDRE                                         r  C1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  C1/cnt_reg[8]/Q
                         net (fo=1, routed)           0.170     1.830    C1/cnt_reg_n_0_[8]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  C1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    C1/cnt_reg[8]_i_1_n_7
    SLICE_X64Y92         FDRE                                         r  C1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.012    C1/sysclk
    SLICE_X64Y92         FDRE                                         r  C1/cnt_reg[8]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.630    C1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 C1/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (59.037%)  route 0.194ns (40.963%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.498    C1/sysclk
    SLICE_X64Y97         FDRE                                         r  C1/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  C1/cnt_reg[28]/Q
                         net (fo=8, routed)           0.194     1.855    C1/sel0[3]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.970 r  C1/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    C1/cnt_reg[28]_i_1_n_7
    SLICE_X64Y97         FDRE                                         r  C1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     2.014    C1/sysclk
    SLICE_X64Y97         FDRE                                         r  C1/cnt_reg[28]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.632    C1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.496    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.660 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.823    C1/cnt_reg_n_0_[0]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.868    C1/cnt[0]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.973 r  C1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    C1/cnt_reg[0]_i_1_n_6
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.012    C1/sysclk
    SLICE_X64Y90         FDRE                                         r  C1/cnt_reg[1]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.630    C1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 C1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            C1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.497    C1/sysclk
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  C1/cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     1.831    C1/cnt_reg_n_0_[12]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.981 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    C1/cnt_reg[12]_i_1_n_6
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     2.013    C1/sysclk
    SLICE_X64Y93         FDRE                                         r  C1/cnt_reg[13]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.631    C1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y90   C1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y92   C1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y92   C1/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y93   C1/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y93   C1/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y93   C1/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y93   C1/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y94   C1/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y94   C1/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y90   C1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y92   C1/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y92   C1/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y90   C1/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y90   C1/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y90   C1/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y91   C1/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y91   C1/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y91   C1/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y91   C1/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y90   C1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y93   C1/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y93   C1/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y93   C1/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y93   C1/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y94   C1/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y94   C1/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y94   C1/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y94   C1/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y90   C1/cnt_reg[1]/C



