Analysis & Synthesis report for master_example
Fri Nov  7 12:51:31 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0
 21. Source assignments for amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram
 22. Source assignments for amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram
 23. Source assignments for amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux
 25. Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux_001
 26. Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux
 27. Parameter Settings for User Entity Instance: Top-level Entity: |master_example
 28. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master
 29. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master
 30. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo
 31. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master
 32. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master
 33. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo
 34. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator
 35. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator
 36. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 37. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent
 38. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent
 39. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
 40. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 41. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 42. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode
 43. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001|amm_master_qsys_addr_router_default_decode:the_default_decode
 44. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode
 45. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller
 46. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 48. Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 49. Parameter Settings for User Entity Instance: user_logic:user_logic_inst
 50. scfifo Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "user_logic:user_logic_inst"
 52. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 53. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller"
 54. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode"
 55. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode"
 56. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 57. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
 58. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent"
 59. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent"
 60. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
 61. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator"
 62. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator"
 63. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|custom_master:read_master"
 64. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|custom_master:write_master"
 65. Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module"
 66. Port Connectivity Checks: "amm_master_qsys:amm_master_inst"
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov  7 12:51:31 2014            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; master_example                                   ;
; Top-level Entity Name              ; master_example                                   ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; 805                                              ;
;     Total combinational functions  ; 704                                              ;
;     Dedicated logic registers      ; 538                                              ;
; Total registers                    ; 538                                              ;
; Total pins                         ; 162                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,536                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total GXB Receiver Channel PCS     ; 0                                                ;
; Total GXB Receiver Channel PMA     ; 0                                                ;
; Total GXB Transmitter Channel PCS  ; 0                                                ;
; Total GXB Transmitter Channel PMA  ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; master_example     ; master_example     ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                              ; Library         ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; amm_master_qsys/synthesis/amm_master_qsys.v                                   ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/amm_master_qsys.v                                   ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv        ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv        ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv              ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv              ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv          ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv          ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv        ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv        ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_reset_controller.v                ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv             ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv             ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv           ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv           ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                  ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                  ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv             ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv             ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv      ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv      ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv            ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv            ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv        ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv        ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv       ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv       ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/custom_master.v                          ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/custom_master.v                          ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/write_master.v                           ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/write_master.v                           ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/latency_aware_read_master.v              ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v              ; amm_master_qsys ;
; amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v ; amm_master_qsys ;
; onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v              ; yes             ; User Verilog HDL File        ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v              ; onchip_ver_qsys ;
; user_logic.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/user_logic.sv                                                                 ;                 ;
; master_example.sv                                                             ; yes             ; User SystemVerilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/master_example.sv                                                             ;                 ;
; scfifo.tdf                                                                    ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                              ;                 ;
; a_regfifo.inc                                                                 ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;                 ;
; a_dpfifo.inc                                                                  ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;                 ;
; a_i2fifo.inc                                                                  ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;                 ;
; a_fffifo.inc                                                                  ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;                 ;
; a_f2fifo.inc                                                                  ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;                 ;
; aglobal130.inc                                                                ; yes             ; Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                          ;                 ;
; db/scfifo_5801.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/scfifo_5801.tdf                                                            ;                 ;
; db/a_dpfifo_ce01.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/a_dpfifo_ce01.tdf                                                          ;                 ;
; db/altsyncram_ph81.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/altsyncram_ph81.tdf                                                        ;                 ;
; db/cmpr_b09.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cmpr_b09.tdf                                                               ;                 ;
; db/cntr_orb.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cntr_orb.tdf                                                               ;                 ;
; db/cntr_5s7.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cntr_5s7.tdf                                                               ;                 ;
; db/cntr_prb.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cntr_prb.tdf                                                               ;                 ;
; db/scfifo_pb01.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/scfifo_pb01.tdf                                                            ;                 ;
; db/a_dpfifo_0i01.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/a_dpfifo_0i01.tdf                                                          ;                 ;
; db/altsyncram_nh81.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/altsyncram_nh81.tdf                                                        ;                 ;
; db/cmpr_c09.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cmpr_c09.tdf                                                               ;                 ;
; db/cntr_6s7.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cntr_6s7.tdf                                                               ;                 ;
; db/cntr_qrb.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/db/cntr_qrb.tdf                                                               ;                 ;
; SEG_HEX.v                                                                     ; yes             ; Auto-Found Verilog HDL File  ; /home/ecegrid/a/mg287/Desktop/amm_master_example_v3_working/SEG_HEX.v                                                                     ;                 ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 162              ;
; Total memory bits        ; 1536             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; CLOCK_50~input   ;
; Maximum fan-out          ; 603              ;
; Total fan-out            ; 5224             ;
; Average fan-out          ; 3.14             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                    ; Library Name    ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |master_example                                                                                                                    ; 704 (7)           ; 538 (6)      ; 1536        ; 0            ; 0       ; 0         ; 0         ; 162  ; 0            ; |master_example                                                                                                                                                                                                                        ; work            ;
;    |SEG_HEX:hex0|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex0                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex1|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex1                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex2|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex2                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex3|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex3                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex4|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex4                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex5|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex5                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex6|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex6                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex7|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|SEG_HEX:hex7                                                                                                                                                                                                           ; work            ;
;    |amm_master_qsys:amm_master_inst|                                                                                               ; 599 (0)           ; 497 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst                                                                                                                                                                                        ; amm_master_qsys ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                     ; amm_master_qsys ;
;       |altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent                                                                                        ; amm_master_qsys ;
;       |altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                          ; amm_master_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller                                                                                                                                                 ; amm_master_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                      ; amm_master_qsys ;
;       |amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|                                                                                  ; 67 (62)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                              ; amm_master_qsys ;
;          |altera_merlin_arbitrator:arb|                                                                                            ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                 ; amm_master_qsys ;
;       |amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|                                                              ; 308 (243)         ; 316 (198)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                          ; amm_master_qsys ;
;          |amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module| ; 65 (65)           ; 118 (118)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module  ; amm_master_qsys ;
;       |custom_master:read_master|                                                                                                  ; 104 (0)           ; 79 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master                                                                                                                                                              ; amm_master_qsys ;
;          |latency_aware_read_master:a_latency_aware_read_master|                                                                   ; 104 (75)          ; 79 (55)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master                                                                                                        ; amm_master_qsys ;
;             |scfifo:the_master_to_user_fifo|                                                                                       ; 29 (0)            ; 24 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo                                                                         ; work            ;
;                |scfifo_pb01:auto_generated|                                                                                        ; 29 (0)            ; 24 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated                                              ; work            ;
;                   |a_dpfifo_0i01:dpfifo|                                                                                           ; 29 (15)           ; 24 (10)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo                         ; work            ;
;                      |altsyncram_nh81:FIFOram|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram ; work            ;
;                      |cntr_6s7:usedw_counter|                                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter  ; work            ;
;                      |cntr_prb:rd_ptr_msb|                                                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb     ; work            ;
;                      |cntr_qrb:wr_ptr|                                                                                             ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr         ; work            ;
;       |custom_master:write_master|                                                                                                 ; 86 (0)            ; 69 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master                                                                                                                                                             ; amm_master_qsys ;
;          |write_master:a_write_master|                                                                                             ; 86 (60)           ; 69 (49)      ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master                                                                                                                                 ; amm_master_qsys ;
;             |scfifo:the_user_to_master_fifo|                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo                                                                                                  ; work            ;
;                |scfifo_5801:auto_generated|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated                                                                       ; work            ;
;                   |a_dpfifo_ce01:dpfifo|                                                                                           ; 26 (15)           ; 20 (9)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo                                                  ; work            ;
;                      |altsyncram_ph81:FIFOram|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram                          ; work            ;
;                      |cntr_5s7:usedw_counter|                                                                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter                           ; work            ;
;                      |cntr_orb:rd_ptr_msb|                                                                                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb                              ; work            ;
;                      |cntr_prb:wr_ptr|                                                                                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr                                  ; work            ;
;    |user_logic:user_logic_inst|                                                                                                    ; 42 (42)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |master_example|user_logic:user_logic_inst                                                                                                                                                                                             ; work            ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                                                             ; IP Include File                                      ;
+--------+------------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Altera ; Qsys                               ; 13.0sp1     ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst                                                                                                                                             ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router                                                                                                     ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode                                       ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001                                                                                                 ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001|amm_master_qsys_addr_router_default_decode:the_default_decode                                   ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux                                                                                               ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux_001                                                                                           ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux                                                                                                   ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                      ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router                                                                                                         ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode                                             ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                               ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                         ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                               ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master                                                                                                                   ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator                                                                        ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent                                             ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux                                                                                               ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_reset_controller            ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller                                                                                                      ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                           ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master                                                                                                                  ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator                                                                       ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.0        ; N/A          ; N/A          ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent                                            ; amm_master_qsys/synthesis/../../amm_master_qsys.qsys ;
+--------+------------------------------------+-------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                         ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                        ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                        ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                        ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                        ;
+------------------+------------------+------------------+------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                       ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                ;
+------------+------------+------------+------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                 ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                 ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                 ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                 ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                 ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG[4]~reg0                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; LEDG[3]~reg0                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; LEDG[8]~reg0                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; user_logic:user_logic_inst|address[2..7]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[0,1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[0,1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                     ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..10]                                                                                                                      ; Merged with amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                          ;
; user_logic:user_logic_inst|state[3..9,11..31]                                                                                                                                                                                         ; Merged with user_logic:user_logic_inst|state[10]                                                                                                                                                                                              ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                         ; Merged with amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                     ;
; amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ; Merged with amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                     ; Merged with amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                  ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1..3]                                                                                                                        ; Merged with amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[33..35] ; Merged with amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[32] ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[33..35] ; Merged with amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[32] ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; user_logic:user_logic_inst|state[10]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[32]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[32]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                   ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 122                                                                                                                                                                                               ;                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[1]                     ; Stuck at GND              ; user_logic:user_logic_inst|state[10],                                                                                                                                                                                              ;
;                                                                                                                                               ; due to stuck port data_in ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[32], ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[32], ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0],                                                                                                                       ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0],                                                                                                                            ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1],                                                                                                                            ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[2],                                                                                                                            ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[3]                                                                                                                             ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[0]                                              ; Stuck at GND              ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93],                                                                                     ;
;                                                                                                                                               ; due to stuck port data_in ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                      ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69] ; Stuck at GND              ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62],                                                                                     ;
;                                                                                                                                               ; due to stuck port data_in ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62],                                                                                     ;
;                                                                                                                                               ;                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] ; Stuck at GND              ; amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 538   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 321   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 377   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                  ; 10      ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 325     ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest          ; 5       ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                          ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                          ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                          ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                          ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; 2       ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 19                                                                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |master_example|user_logic:user_logic_inst|read_data[11]                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[1]               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[4]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[5]                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[12]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[2]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                        ;
; 12:1               ; 58 bits   ; 464 LEs       ; 0 LEs                ; 464 LEs                ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector35                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                         ;
+-----------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |master_example ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ADDRESSWIDTH   ; 8     ; Signed Integer                                        ;
; DATAWIDTH      ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master ;
+---------------------+-------+---------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------+
; MASTER_DIRECTION    ; 1     ; Signed Integer                                                            ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                            ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                                            ;
; FIFO_DEPTH          ; 16    ; Signed Integer                                                            ;
; FIFO_DEPTH_LOG2     ; 4     ; Signed Integer                                                            ;
; ADDRESS_WIDTH       ; 26    ; Signed Integer                                                            ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                                            ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                                            ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                                            ;
+---------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                                            ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                                            ;
; ADDRESSWIDTH    ; 26    ; Signed Integer                                                                                            ;
; FIFODEPTH       ; 16    ; Signed Integer                                                                                            ;
; FIFODEPTH_LOG2  ; 4     ; Signed Integer                                                                                            ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                     ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 32            ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 4             ; Untyped                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_5801   ; Untyped                                                                                                                  ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master ;
+---------------------+-------+--------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------+
; MASTER_DIRECTION    ; 0     ; Signed Integer                                                           ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                           ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                                           ;
; FIFO_DEPTH          ; 32    ; Signed Integer                                                           ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                                           ;
; ADDRESS_WIDTH       ; 26    ; Signed Integer                                                           ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                                           ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                                           ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                                           ;
+---------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                                                                     ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                                                                     ;
; ADDRESSWIDTH    ; 26    ; Signed Integer                                                                                                                     ;
; FIFODEPTH       ; 32    ; Signed Integer                                                                                                                     ;
; FIFODEPTH_LOG2  ; 5     ; Signed Integer                                                                                                                     ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                              ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 32            ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 32            ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 5             ; Untyped                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_pb01   ; Untyped                                                                                                                                           ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                               ;
; USE_READ                    ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001|amm_master_qsys_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller ;
+-------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                           ;
+-------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                                 ;
+-------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_logic:user_logic_inst ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; ADDRESSWIDTH    ; 26    ; Signed Integer                                ;
; DATAWIDTH       ; 32    ; Signed Integer                                ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                              ;
; Entity Instance            ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo                          ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
; Entity Instance            ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "user_logic:user_logic_inst"                                                                                                                                                  ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address               ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (26 bits) it drives.  Extra input bit(s) "read_address[25..8]" will be connected to GND. ;
; write_control_write_base   ; Output ; Warning  ; Output or bidir port (26 bits) is wider than the port expression (8 bits) it drives; bit(s) "write_control_write_base[25..8]" have no fanouts          ;
; write_control_write_length ; Output ; Warning  ; Output or bidir port (26 bits) is wider than the port expression (8 bits) it drives; bit(s) "write_control_write_length[25..8]" have no fanouts        ;
; read_control_read_base     ; Output ; Warning  ; Output or bidir port (26 bits) is wider than the port expression (8 bits) it drives; bit(s) "read_control_read_base[25..8]" have no fanouts            ;
; read_control_read_length   ; Output ; Warning  ; Output or bidir port (26 bits) is wider than the port expression (8 bits) it drives; bit(s) "read_control_read_length[25..8]" have no fanouts          ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller" ;
+------------+--------+----------+-------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                           ;
+------------+--------+----------+-------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                                            ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                      ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                      ;
+------------+--------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_readdata              ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|custom_master:read_master" ;
+------------------------+--------+----------+------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                  ;
+------------------------+--------+----------+------------------------------------------+
; master_write           ; Output ; Info     ; Explicitly unconnected                   ;
; master_writedata       ; Output ; Info     ; Explicitly unconnected                   ;
; master_burstcount      ; Output ; Info     ; Explicitly unconnected                   ;
; control_write_base     ; Input  ; Info     ; Stuck at GND                             ;
; control_write_length   ; Input  ; Info     ; Stuck at GND                             ;
; user_write_buffer      ; Input  ; Info     ; Stuck at GND                             ;
; user_buffer_input_data ; Input  ; Info     ; Stuck at GND                             ;
; user_buffer_full       ; Output ; Info     ; Explicitly unconnected                   ;
+------------------------+--------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|custom_master:write_master" ;
+-------------------------+--------+----------+------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                  ;
+-------------------------+--------+----------+------------------------------------------+
; master_read             ; Output ; Info     ; Explicitly unconnected                   ;
; master_readdata         ; Input  ; Info     ; Stuck at GND                             ;
; master_readdatavalid    ; Input  ; Info     ; Stuck at GND                             ;
; master_burstcount       ; Output ; Info     ; Explicitly unconnected                   ;
; control_read_base       ; Input  ; Info     ; Stuck at GND                             ;
; control_read_length     ; Input  ; Info     ; Stuck at GND                             ;
; control_early_done      ; Output ; Info     ; Explicitly unconnected                   ;
; user_read_buffer        ; Input  ; Info     ; Stuck at GND                             ;
; user_buffer_output_data ; Output ; Info     ; Explicitly unconnected                   ;
; user_data_available     ; Output ; Info     ; Explicitly unconnected                   ;
+-------------------------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amm_master_qsys:amm_master_inst"                                                                                                                                                                         ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_master_control_write_base   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (26 bits) it drives.  Extra input bit(s) "write_master_control_write_base[25..8]" will be connected to GND.   ;
; write_master_control_write_length ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (26 bits) it drives.  Extra input bit(s) "write_master_control_write_length[25..8]" will be connected to GND. ;
; read_master_control_read_base     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (26 bits) it drives.  Extra input bit(s) "read_master_control_read_base[25..8]" will be connected to GND.     ;
; read_master_control_read_length   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (26 bits) it drives.  Extra input bit(s) "read_master_control_read_length[25..8]" will be connected to GND.   ;
; read_master_control_early_done    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov  7 12:51:22 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/amm_master_qsys.v
    Info (12023): Found entity 1: amm_master_qsys
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_rsp_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv
    Info (12023): Found entity 1: amm_master_qsys_id_router_default_decode
    Info (12023): Found entity 2: amm_master_qsys_id_router
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv
    Info (12023): Found entity 1: amm_master_qsys_addr_router_default_decode
    Info (12023): Found entity 2: amm_master_qsys_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/custom_master.v
    Info (12023): Found entity 1: custom_master
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/burst_write_master.v
    Info (12023): Found entity 1: burst_write_master
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/burst_read_master.v
    Info (12023): Found entity 1: burst_read_master
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/latency_aware_read_master.v
    Info (12023): Found entity 1: latency_aware_read_master
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: amm_master_qsys_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: amm_master_qsys_new_sdram_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/onchip_ver_qsys.v
    Info (12023): Found entity 1: onchip_ver_qsys
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/onchip_ver_qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: onchip_ver_qsys_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/custom_master.v
    Info (12023): Found entity 1: custom_master
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/burst_write_master.v
    Info (12023): Found entity 1: burst_write_master
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/burst_read_master.v
    Info (12023): Found entity 1: burst_read_master
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master
Info (12021): Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v
    Info (12023): Found entity 1: latency_aware_read_master
Info (12021): Found 1 design units, including 1 entities, in source file user_logic.sv
    Info (12023): Found entity 1: user_logic
Info (12021): Found 1 design units, including 1 entities, in source file master_example.sv
    Info (12023): Found entity 1: master_example
Warning (10236): Verilog HDL Implicit Net warning at master_example.sv(69): created implicit net for "soc_clk"
Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "master_example" for the top level hierarchy
Warning (10034): Output port "LEDR" at master_example.sv(11) has no driver
Info (12128): Elaborating entity "amm_master_qsys" for hierarchy "amm_master_qsys:amm_master_inst"
Info (12128): Elaborating entity "amm_master_qsys_new_sdram_controller_0" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0"
Info (12128): Elaborating entity "amm_master_qsys_new_sdram_controller_0_input_efifo_module" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "custom_master" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master"
Info (12128): Elaborating entity "write_master" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master"
Info (12128): Elaborating entity "scfifo" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo"
Info (12130): Elaborated megafunction instantiation "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo"
Info (12133): Instantiated megafunction "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo" with the following parameter:
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5801.tdf
    Info (12023): Found entity 1: scfifo_5801
Info (12128): Elaborating entity "scfifo_5801" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ce01.tdf
    Info (12023): Found entity 1: a_dpfifo_ce01
Info (12128): Elaborating entity "a_dpfifo_ce01" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ph81.tdf
    Info (12023): Found entity 1: altsyncram_ph81
Info (12128): Elaborating entity "altsyncram_ph81" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf
    Info (12023): Found entity 1: cmpr_b09
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cmpr_b09:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cmpr_b09:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf
    Info (12023): Found entity 1: cntr_orb
Info (12128): Elaborating entity "cntr_orb" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf
    Info (12023): Found entity 1: cntr_5s7
Info (12128): Elaborating entity "cntr_5s7" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf
    Info (12023): Found entity 1: cntr_prb
Info (12128): Elaborating entity "cntr_prb" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr"
Info (12128): Elaborating entity "custom_master" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master"
Info (12128): Elaborating entity "latency_aware_read_master" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master"
Info (12128): Elaborating entity "scfifo" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo"
Info (12130): Elaborated megafunction instantiation "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo"
Info (12133): Instantiated megafunction "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" with the following parameter:
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pb01.tdf
    Info (12023): Found entity 1: scfifo_pb01
Info (12128): Elaborating entity "scfifo_pb01" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0i01.tdf
    Info (12023): Found entity 1: a_dpfifo_0i01
Info (12128): Elaborating entity "a_dpfifo_0i01" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nh81.tdf
    Info (12023): Found entity 1: altsyncram_nh81
Info (12128): Elaborating entity "altsyncram_nh81" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf
    Info (12023): Found entity 1: cmpr_c09
Info (12128): Elaborating entity "cmpr_c09" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cmpr_c09:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_c09" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cmpr_c09:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf
    Info (12023): Found entity 1: cntr_6s7
Info (12128): Elaborating entity "cntr_6s7" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf
    Info (12023): Found entity 1: cntr_qrb
Info (12128): Elaborating entity "cntr_qrb" for hierarchy "amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "amm_master_qsys_addr_router" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router"
Info (12128): Elaborating entity "amm_master_qsys_addr_router_default_decode" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "amm_master_qsys_id_router" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router"
Info (12128): Elaborating entity "amm_master_qsys_id_router_default_decode" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "amm_master_qsys_cmd_xbar_demux" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "amm_master_qsys_cmd_xbar_mux" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "amm_master_qsys_rsp_xbar_demux" for hierarchy "amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "user_logic" for hierarchy "user_logic:user_logic_inst"
Warning (10036): Verilog HDL or VHDL warning at user_logic.sv(49): object "nextAddress" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at user_logic.sv(50): object "rd_data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at user_logic.sv(81): truncated value with size 32 to match size of target (26)
Warning (12125): Using design file SEG_HEX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG_HEX
Info (12128): Elaborating entity "SEG_HEX" for hierarchy "SEG_HEX:hex0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "onchip_ver_qsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
Warning (20013): Ignored assignments for entity "onchip_ver_qsys_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 107 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 937 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Fri Nov  7 12:51:32 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


