
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: C:/AMD/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Nov 11 00:36:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 63360
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.840 ; gain = 178.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_FIR_filter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.dat' is read successfully [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_18s_10ns_27_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_mul_18s_10ns_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_18s_10ns_27_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_mul_18s_10ns_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_18s_7ns_25_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_mul_18s_7ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_18s_7ns_25_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_mul_18s_7ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12ns_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_7ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_7ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_18s_7ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_16s_10s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_16s_10s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.008 ; gain = 398.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.008 ; gain = 398.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.008 ; gain = 398.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1898.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.043 ; gain = 26.480
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2026.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2032.996 ; gain = 6.953
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2032.996 ; gain = 533.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2032.996 ; gain = 533.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2032.996 ; gain = 533.836
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_HLS_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2032.996 ; gain = 533.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 1     
	   5 Input   30 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 4     
	   3 Input   29 Bit       Adders := 3     
	   2 Input   29 Bit       Adders := 4     
	   4 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 11    
	   3 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 5     
	   2 Input   27 Bit       Adders := 7     
	   6 Input   27 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 6     
	   2 Input   26 Bit       Adders := 7     
	   3 Input   25 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 4     
	   5 Input   24 Bit       Adders := 3     
	   3 Input   22 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 1     
	   5 Input   20 Bit       Adders := 1     
	   6 Input   19 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 2     
	   8 Input   19 Bit       Adders := 5     
	   4 Input   19 Bit       Adders := 1     
	   7 Input   19 Bit       Adders := 2     
	   5 Input   18 Bit       Adders := 11    
	   4 Input   18 Bit       Adders := 17    
	   3 Input   18 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 37    
	   3 Input   17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 7     
	               28 Bit    Registers := 12    
	               27 Bit    Registers := 11    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 263   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               6K Bit	(392 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 73    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:43]
DSP Report: Generating DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x20cc)')'.
DSP Report: register reg_1626_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_load_196_reg_7990_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x1ba6)')')'.
DSP Report: register H_filter_FIR_load_193_reg_7996_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1786_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x1f06)')')'.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1786_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln26_reg_8268_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*(B:0x1700)')'.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_load_199_reg_8002_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A)*(B:0x1184)')')'.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*(B:0x3fe54)')'.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1868_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3febe)')')'.
DSP Report: register H_filter_FIR_load_151_reg_8180_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp385_reg_8348_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x4a)')'.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x4e)')')'.
DSP Report: register reg_1945_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp302_reg_8501_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x5c)')'.
DSP Report: register am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x386)')'.
DSP Report: register reg_1734_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x270)')')'.
DSP Report: register H_filter_FIR_load_174_reg_8228_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x112)')'.
DSP Report: register reg_1729_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3fe6a)')')'.
DSP Report: register H_filter_FIR_load_171_reg_8216_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp351_reg_8318_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'+A2)*(B:0xd6)')'.
DSP Report: register reg_2078_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register reg_1677_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A*(B:0x10a).
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_10ns_27_1_1_U1/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0xb8)')')'.
DSP Report: register reg_2059_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A2)*(B:0x4c)')'.
DSP Report: register tmp111_reg_8933_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A*(B:0x3a).
DSP Report: register ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_7ns_25_1_1_U2/tmp_product is absorbed into DSP ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x36)')')'.
DSP Report: register reg_2245_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp44_reg_9105_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x2a)')')'.
DSP Report: register H_filter_FIR_load_22_reg_8020_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_2257_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'-A2)*(B:0x2e)')')'.
DSP Report: register tmp122_reg_9132_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x17e)')'.
DSP Report: register reg_1696_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x150)')')'.
DSP Report: register reg_2106_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ffa8)')')'.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C+((D+A)*(B:0x46)')'+1-1)'.
DSP Report: register ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A)*(B:0x5e)')')'.
DSP Report: register ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp26_reg_8958_reg is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0xc6)')'.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A)*(B:0xd0)')')'.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x9c)')')'.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln26_59_reg_8157_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3ff6a)')'.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x3ff4c)')')'.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp180_reg_8343_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3ff22)')'.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3ff0e)')')'.
DSP Report: register reg_2072_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3ff5e)')')'.
DSP Report: register H_filter_FIR_load_124_reg_8162_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3fef2)')'.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0xa4)')')'.
DSP Report: register reg_2089_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ff5a)')')'.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A)*(B:0x6c)')')'.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x114)')')'.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x3ff54)')')'.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x16e)')')'.
DSP Report: register H_filter_FIR_load_146_reg_8174_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1856_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3fe52)')'.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3fe2e)')')'.
DSP Report: register H_filter_FIR_load_153_reg_8186_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A2)*(B:0x16)')')'.
DSP Report: register ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*(B:0x3fd22)')'.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1851_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A)*(B:0x3fda0)')')'.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1818_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp359_reg_8333_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3fba4)')'.
DSP Report: register am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1818_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1747_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x3fdca)')')'.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp333_reg_8298_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/62d5/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x160)')')'.
DSP Report: register reg_2126_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x224)')')'.
DSP Report: register H_filter_FIR_load_160_reg_8198_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1664_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x1b2)')')'.
DSP Report: register reg_2120_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1702_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff4a)')'.
DSP Report: register reg_1658_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ff98)')')'.
DSP Report: register H_filter_FIR_load_104_reg_8116_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_load_287_reg_8424_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp429_reg_8442_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A)*(B:0x8a)')')'.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_load_291_reg_8436_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x9a)')')'.
DSP Report: register reg_2171_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3ff7a)')')'.
DSP Report: register H_filter_FIR_load_90_reg_8104_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_2190_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3f8f2)')'.
DSP Report: register reg_1754_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3f9e8)')')'.
DSP Report: register H_filter_FIR_load_183_reg_8240_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1780_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp329_reg_8293_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x11a)')'.
DSP Report: register reg_1767_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1799_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A)*(B:0x3fd24)')')'.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp321_reg_8278_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1754_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3fa6e)')'.
DSP Report: register reg_1760_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1806_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3f90e)')')'.
DSP Report: register H_filter_FIR_load_185_reg_8246_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp325_reg_8283_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A2)*(B:0x1a)')')'.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x2c)')')'.
DSP Report: register tmp135_reg_8968_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3ffda)')')'.
DSP Report: register tmp189_reg_8770_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D-A)*(B:0x32)')')'.
DSP Report: register ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x54)')')'.
DSP Report: register ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*(B:0x3feea)')'.
DSP Report: register am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp275_reg_8546_reg is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3ffa6)')')'.
DSP Report: register H_filter_FIR_load_77_reg_8086_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_2209_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x76)')')'.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A)*(B:0x3ff9a)')')'.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_load_302_reg_8447_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C+((D-A)*(B:0x6e)')'+1-1)'.
DSP Report: register ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*(B:0x356)')'.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1824_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A)*(B:0x1ec)')')'.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp341_reg_8308_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1792_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x416)')')'.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0xbb4)')'.
DSP Report: register reg_1773_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1792_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x614)')')'.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp317_reg_8263_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3fd86)')'.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x3fd14)')')'.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp355_reg_8328_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A)*(B:0x3fe74)')')'.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_1824_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
RAM ("inst/H_filter_FIR_U/ram_reg") is too shallow (depth = 392) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst/H_filter_FIR_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2171.082 ; gain = 671.922
---------------------------------------------------------------------------------
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2663 5418 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_14ns_31_4_1_U5/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 1 : 2755 5418 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg_6e : 0 0 : 2698 5412 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg_6e : 0 1 : 2714 5412 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg_38 : 0 0 : 2703 5411 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0_U/p_reg_reg_38 : 0 1 : 2708 5411 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 2647 5370 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_5 : 0 1 : 2723 5370 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2641 5365 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_11 : 0 1 : 2724 5365 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 2641 5360 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_9ns_27_4_1_U30/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_24 : 0 1 : 2719 5360 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3f : 0 0 : 2621 5340 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_3f : 0 1 : 2719 5340 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg_3a : 0 0 : 2621 5335 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg_3a : 0 1 : 2714 5335 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_3e : 0 0 : 2621 5335 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_9s_26_4_1_U32/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_3e : 0 1 : 2714 5335 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_2f : 0 0 : 2621 5319 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_8ns_26_4_1_U3/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_2f : 0 1 : 2698 5319 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_16 : 0 0 : 2628 3288 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_16 : 0 1 : 660 3288 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_submuladd_19s_16s_7ns_25s_26_4_1_U65/FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg_6c : 0 0 : 3210 3210 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg_1b : 0 0 : 2837 3198 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg_1b : 0 1 : 361 3198 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_submuladd_19s_16s_6ns_24s_25_4_1_U79/FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 3144 3144 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71/FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 3067 3067 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67/FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg_26 : 0 0 : 3059 3059 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78/FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 3010 3010 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_submuladd_18s_16s_5ns_24s_24_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg_6a : 0 0 : 3005 3005 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_submuladd_18s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg_64 : 0 0 : 2993 2993 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg_4b : 0 0 : 2945 2945 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74/FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg_68 : 0 0 : 2937 2937 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76/FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0_U/p_reg_reg_62 : 0 0 : 2928 2928 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_17s_18s_7ns_27_4_1_U41/FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2847 2847 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_17s_17s_9s_27s_27_4_1_U43/FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 2843 2843 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_17s_17s_7s_24s_25_4_1_U72/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1_DSP48_0_U/p_reg_reg_66 : 0 0 : 2825 2825 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_17s_17s_9s_26s_27_4_1_U56/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 2818 2818 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_17s_17s_8s_24s_25_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 2808 2808 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 2777 2777 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg_5e : 0 0 : 2774 2774 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70/FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 2773 2773 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg_58 : 0 0 : 2758 2758 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg_50 : 0 0 : 2756 2756 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_11s_28s_28_4_1_U50/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 2752 2752 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg_7c : 0 0 : 2752 2752 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 am_addmul_17s_16s_10s_26_4_1_U42/FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg_60 : 0 0 : 2751 2751 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U/p_reg_reg_77 : 0 0 : 2748 2748 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_10s_27s_27_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_10s_27s_27_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U16/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U/p_reg_reg_5b : 0 0 : 2746 2746 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg_53 : 0 0 : 2742 2742 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg_52 : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U64/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_4a : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_11s_28s_28_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg_48 : 0 0 : 2736 2736 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_11s_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg_75 : 0 0 : 2736 2736 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 2734 2734 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_17s_17s_7ns_25_4_1_U35/FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2732 2732 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_17s_17s_9s_27_4_1_U25/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 2732 2732 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 2731 2731 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 2727 2727 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_8s_22s_24_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1_DSP48_0_U/p_reg_reg_71 : 0 0 : 2723 2723 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg_55 : 0 0 : 2719 2719 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_9s_25s_26_4_1_U58/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 2716 2716 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0_U/p_reg_reg_79 : 0 0 : 2715 2715 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 ama_addmuladd_16s_16s_10s_26s_27_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_73 : 0 0 : 2714 2714 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 2714 2714 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 2711 2711 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg_36 : 0 0 : 2703 2703 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg_76 : 0 0 : 2663 2663 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_12s_28_4_1_U15/FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0_U/p_reg_reg_47 : 0 0 : 2663 2663 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 am_addmul_16s_16s_12s_29_4_1_U10/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_57 : 0 0 : 2663 2663 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 am_addmul_16s_16s_9ns_27_4_1_U9/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_5a : 0 0 : 2663 2663 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_7b : 0 0 : 2647 2647 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2647 2647 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB1 am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_44 : 0 0 : 2647 2647 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_5d : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB0 am_addmul_16s_16s_9ns_27_4_1_U21/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB2 am_addmul_16s_16s_9s_26_4_1_U34/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is FIR_HLS_FIR_filter__GB3 am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_74 : 0 0 : 2621 2621 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | H_filter_FIR_U/ram_reg | 392 x 16(READ_FIRST)   | W | R | 392 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS                                               | ((D'+A2)*(B:0x20cc)')'         | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A2)*(B:0x1ba6)')')' | 16     | 18     | -      | 16     | 31     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0 | (C'+((D+A2)*(B:0x1f06)')')'    | 16     | 18     | 31     | 16     | 32     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0         | ((D'+A)*(B:0x1700)')'          | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0 | (PCIN+((D+A)*(B:0x1184)')')'   | 16     | 18     | -      | 16     | 31     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | ((D'+A)*(B:0x3fe54)')'         | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A2)*(B:0x3febe)')')'   | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0          | ((D+A)*(B:0x4a)')'             | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A2)*(B:0x4e)')')'      | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0          | ((D+A)*(B:0x5c)')'             | 18     | 18     | -      | 17     | 38     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x386)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A2)*(B:0x270)')')'   | 16     | 18     | -      | 16     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x112)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A2)*(B:0x3fe6a)')')'   | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A2)*(B:0xd6)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 0    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0  | PCIN+A*(B:0x10a)               | 18     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0xb8)')')'       | 16     | 18     | 24     | 16     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x4c)')'            | 18     | 18     | -      | 17     | 38     | 1    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0  | PCIN+A*(B:0x3a)                | 18     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x36)')')'      | 16     | 18     | 22     | 19     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x2a)')')'      | 16     | 18     | 24     | 16     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'-A2)*(B:0x2e)')')'      | 17     | 18     | 24     | 19     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x17e)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A2)*(B:0x150)')')'   | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0   | (C+((D+A)*(B:0x3ffa8)')')'     | 17     | 18     | 24     | 17     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0  | (-C+((D+A)*(B:0x46)')'+1-1)'   | 16     | 18     | 20     | 16     | 24     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0  | (C+((D'+A)*(B:0x5e)')')'       | 16     | 18     | 26     | 19     | 27     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0          | ((D+A)*(B:0xc6)')'             | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0  | (PCIN+((D+A)*(B:0xd0)')')'     | 16     | 18     | -      | 16     | 26     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0  | (C'+((D+A)*(B:0x9c)')')'       | 16     | 18     | 26     | 16     | 27     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0           | ((D+A)*(B:0x3ff6a)')'          | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0   | (C'+((D+A)*(B:0x3ff4c)')')'    | 17     | 18     | 27     | 17     | 27     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0           | ((D+A)*(B:0x3ff22)')'          | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A2)*(B:0x3ff0e)')')' | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0x3ff5e)')')'    | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0          | ((D+A)*(B:0x3fef2)')'          | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A2)*(B:0xa4)')')'    | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0   | (C+((D+A)*(B:0x3ff5a)')')'     | 16     | 18     | 27     | 16     | 28     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0  | (PCIN+((D+A)*(B:0x6c)')')'     | 16     | 18     | -      | 16     | 28     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0  | (C+((D+A)*(B:0x114)')')'       | 16     | 18     | 27     | 16     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0   | (C+((D+A)*(B:0x3ff54)')')'     | 17     | 18     | 26     | 17     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x16e)')')'     | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | ((D+A)*(B:0x3fe52)')'          | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A2)*(B:0x3fe2e)')')' | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0  | (C+((D-A2)*(B:0x16)')')'       | 17     | 18     | 25     | 18     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0          | ((D'+A)*(B:0x3fd22)')'         | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D'+A)*(B:0x3fda0)')')'   | 16     | 18     | 28     | 16     | 28     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0          | ((D'+A2)*(B:0x3fba4)')'        | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D+A)*(B:0x3fdca)')')'    | 16     | 18     | 28     | 16     | 28     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0x160)')')'      | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x224)')')'     | 16     | 18     | 27     | 16     | 28     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x1b2)')')'     | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x3ff4a)')'         | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A2)*(B:0x3ff98)')')'  | 16     | 18     | 26     | 16     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0  | (C+((D'+A)*(B:0x8a)')')'       | 16     | 18     | 26     | 16     | 26     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0x9a)')')'       | 16     | 18     | 26     | 18     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x3ff7a)')')'   | 16     | 18     | 26     | 16     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A2)*(B:0x3f8f2)')'         | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A2)*(B:0x3f9e8)')')'  | 16     | 18     | 29     | 16     | 29     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A2)*(B:0x11a)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0  | (C'+((D'+A)*(B:0x3fd24)')')'   | 16     | 18     | 27     | 16     | 27     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A2)*(B:0x3fa6e)')'        | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A2)*(B:0x3f90e)')')'   | 16     | 18     | 29     | 16     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0  | (C+((D-A2)*(B:0x1a)')')'       | 17     | 18     | 24     | 18     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0x2c)')')'       | 18     | 18     | 24     | 17     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A2)*(B:0x3ffda)')')'    | 17     | 18     | 24     | 17     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0  | (C+((D-A)*(B:0x32)')')'        | 17     | 18     | 25     | 18     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0  | (C+((D+A)*(B:0x54)')')'        | 18     | 18     | 26     | 18     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0          | ((D'+A)*(B:0x3feea)')'         | 16     | 18     | -      | 17     | 37     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A2)*(B:0x3ffa6)')')'   | 16     | 18     | 22     | 16     | 24     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0  | (C+((D+A)*(B:0x76)')')'        | 16     | 18     | 26     | 16     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0   | (PCIN+((D'+A)*(B:0x3ff9a)')')' | 16     | 18     | -      | 16     | 26     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0  | (-C+((D-A)*(B:0x6e)')'+1-1)'   | 17     | 18     | 24     | 19     | 26     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0         | ((D'+A)*(B:0x356)')'           | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0  | (C'+((D'+A)*(B:0x1ec)')')'     | 16     | 18     | 28     | 16     | 28     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0 | (C+((D+A)*(B:0x416)')')'       | 16     | 18     | 28     | 16     | 29     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A2)*(B:0xbb4)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 | (C'+((D+A)*(B:0x614)')')'      | 16     | 18     | 30     | 16     | 30     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0          | ((D+A)*(B:0x3fd86)')'          | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D+A)*(B:0x3fd14)')')'    | 16     | 18     | 28     | 16     | 28     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0  | (C+((D'+A)*(B:0x3fe74)')')'    | 16     | 18     | 26     | 16     | 27     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
+------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 2640.113 ; gain = 1140.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:04:47 . Memory (MB): peak = 3097.871 ; gain = 1598.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | H_filter_FIR_U/ram_reg | 392 x 16(READ_FIRST)   | W | R | 392 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:01 ; elapsed = 00:05:06 . Memory (MB): peak = 3231.035 ; gain = 1731.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:09 ; elapsed = 00:05:14 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:09 ; elapsed = 00:05:14 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:12 ; elapsed = 00:05:17 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:12 ; elapsed = 00:05:17 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:13 ; elapsed = 00:05:17 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:13 ; elapsed = 00:05:17 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0         | (((D'+A')'*B')')'          | 30     | 10     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 10     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 12     | -      | 27     | 30     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_12s_28_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 29     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 29     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0         | (((D'+A')'*B')')'          | 30     | 13     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 14     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 8      | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 9      | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0           | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_16s_10s_26_4_1_DSP48_0          | (((D'+A')'*B')')'          | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_7ns_25_4_1_DSP48_0          | (((D+A)'*B')')'            | 30     | 7      | -      | 27     | 25     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0           | (((D+A)'*B')')'            | 30     | 18     | -      | 27     | 27     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_18s_7ns_27_4_1_DSP48_0          | (((D+A)'*B')')'            | 30     | 7      | -      | 27     | 27     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 10     | 48     | 27     | 28     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A')'*B')')'     | 30     | 10     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0  | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A')'*B')')'     | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A')'*B')')'        | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1_DSP48_0 | (C+((D'+A')'*B')')'        | 30     | 11     | 48     | 27     | 29     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 | (C'+((D+A')'*B')')'        | 30     | 11     | 48     | 27     | 30     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0  | (C'+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D+A')'*B')')'        | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D+A')'*B')')'        | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0  | (C'+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A')'*B')')'        | 30     | 18     | 48     | 27     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 29     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0 | (PCIN+((D'+A')'*B')')'     | 30     | 13     | -      | 27     | 31     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A')'*B')')'     | 30     | 13     | -      | 27     | 31     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1_DSP48_0 | (C'+((D'+A')'*B')')'       | 30     | 13     | 48     | 27     | 32     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 6      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1_DSP48_0  | (not(C)+((D'+A')'*B')'+1)' | 30     | 7      | 48     | 27     | 24     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D+A')'*B')')'        | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0  | (C+((D'+A')'*B')')'        | 30     | 7      | 48     | 27     | 0      | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0  | (PCIN+((D'+A')'*B')')'     | 30     | 7      | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 8      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A')'*B')')'     | 30     | 8      | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0  | (PCIN+((D'+A')'*B')')'     | 30     | 8      | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0  | (C+((D'+A')'*B')')'        | 30     | 8      | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1_DSP48_0  | (C'+((D'+A')'*B')')'       | 30     | 8      | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A')'*B')'             | 30     | 8      | -      | 27     | 0      | 1    | 1    | -    | 1    | 1     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0  | (PCIN+A*B)'                | 30     | 9      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 24     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0   | (PCIN+((D'+A')'*B')')'     | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 9      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 9      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A')'*B')')'      | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0  | (C+((D'+A')'*B')')'        | 30     | 9      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 9      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0  | (C'+((D'+A')'*B')')'       | 30     | 9      | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1_DSP48_0   | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 0      | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0   | (C+((D+A)'*B')')'          | 30     | 18     | 48     | 27     | 25     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0   | (C+((D+A)'*B')')'          | 30     | 18     | 48     | 27     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1_DSP48_0   | (C'+((D+A)'*B')')'         | 30     | 18     | 48     | 27     | 27     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D+A')'*B')')'         | 30     | 6      | 48     | 27     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((D+A')'*B')'              | 30     | 7      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1_DSP48_0  | (PCIN+A*B)'                | 30     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (C+((D+A')'*B')')'         | 30     | 8      | 48     | 27     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1_DSP48_0  | (C+((D+A)'*B')')'          | 30     | 7      | 48     | 27     | 27     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'+A')'*B')')'        | 30     | 6      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1_DSP48_0  | (C+((D'+A')'*B')')'        | 30     | 7      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0  | (C+((D-A')'*B')')'         | 30     | 5      | 48     | 27     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1_DSP48_0  | (C+((D-A')'*B')')'         | 30     | 5      | 48     | 27     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1_DSP48_0  | (C+((D-A')'*B')')'         | 30     | 6      | 48     | 27     | 25     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C+((D'-A')'*B')')'        | 30     | 6      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1_DSP48_0  | (not(C)+((D-A')'*B')'+1)'  | 30     | 7      | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
+------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   575|
|2     |DSP_ALU         |    81|
|4     |DSP_A_B_DATA    |    81|
|7     |DSP_C_DATA      |    81|
|9     |DSP_MULTIPLIER  |    81|
|11    |DSP_M_DATA      |    81|
|13    |DSP_OUTPUT      |    81|
|14    |DSP_PREADD      |    81|
|15    |DSP_PREADD_DATA |    81|
|18    |LUT1            |   147|
|19    |LUT2            |  2352|
|20    |LUT3            |  2750|
|21    |LUT4            |  1166|
|22    |LUT5            |  1206|
|23    |LUT6            |  3728|
|24    |RAMB18E2        |     1|
|25    |FDRE            |  5657|
|26    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:13 ; elapsed = 00:05:17 . Memory (MB): peak = 3251.301 ; gain = 1752.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:49 ; elapsed = 00:05:05 . Memory (MB): peak = 3251.301 ; gain = 1617.152
Synthesis Optimization Complete : Time (s): cpu = 00:05:13 ; elapsed = 00:05:18 . Memory (MB): peak = 3251.301 ; gain = 1752.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 3251.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3251.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 81 instances

Synth Design complete | Checksum: fe073273
INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:26 ; elapsed = 00:05:32 . Memory (MB): peak = 3251.301 ; gain = 2745.535
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3251.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = d5b71ec522929bc5
INFO: [Coretcl 2-1174] Renamed 163 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3251.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_HLS/Direct_FIR_HLS/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 00:42:35 2025...
