
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Aug 17 23:10:45 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                    
***************************************************************************************************************************************************
                                                                                               Clock   Non-clock                                   
 Clock                                       Period       Waveform       Type                  Loads       Loads  Sources                          
---------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                     20.000       {0 5}          Declared                598           3  {sys_clk}                        
   sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred   81.379       {0 40.689}     Generated (sys_clk)      15           0  {u_pll/u_pll_e3/goppll/CLKOUT0}  
   sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred  100.000      {0 50}         Generated (sys_clk)     238           0  {u_pll0/u_pll_e3/goppll/CLKOUT2} 
   sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred  10.000       {0 5}          Generated (sys_clk)    5052           0  {u_pll0/u_pll_e3/goppll/CLKOUT0} 
 pixclk_in                                   6.734        {0 3.367}      Declared                306           0  {pixclk_out pixclk_in}           
 rgmii_clk                                   8.000        {0 4}          Declared               1727           1  {rgmii_txc rgmii_rxc}            
 mclk                                        81.380       {0 40.69}      Declared                  0           0  {es0_mclk es1_mclk}              
 sclk                                        10.000       {0 5}          Declared                921           0  {es0_dsclk es1_dsclk}            
===================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 async_clk                     asynchronous               mclk  pixclk_in  rgmii_clk  sclk  sys_clk 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     152.346 MHz         20.000          6.564         13.436
 pixclk_in                  148.500 MHz      84.882 MHz          6.734         11.781         -5.047
 rgmii_clk                  125.000 MHz      72.343 MHz          8.000         13.823         -5.823
 sclk                       100.000 MHz     132.485 MHz         10.000          7.548          2.452
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                             12.288 MHz     292.483 MHz         81.379          3.419         77.960
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                             10.000 MHz     162.655 MHz        100.000          6.148         93.852
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                            100.000 MHz     106.067 MHz         10.000          9.428          0.572
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.436       0.000              0           1868
 pixclk_in              pixclk_in                   -5.047    -353.389            132           1849
 sys_clk                pixclk_in                   -1.412      -2.734              2              2
 rgmii_clk              rgmii_clk                   -5.823    -173.142             32           5585
 sclk                   rgmii_clk                   -7.009    -247.665             41             44
 sclk                   sclk                         2.452       0.000              0           5619
 rgmii_clk              sclk                        -3.423     -23.278              7              7
 sys_clk                sclk                         7.056       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    77.960       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    93.852       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.572       0.000              0          19036
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.227       0.000              0           1868
 pixclk_in              pixclk_in                    0.341       0.000              0           1849
 sys_clk                pixclk_in                    0.340       0.000              0              2
 rgmii_clk              rgmii_clk                    0.315       0.000              0           5585
 sclk                   rgmii_clk                   -4.549     -13.412              3             44
 sclk                   sclk                         0.313       0.000              0           5619
 rgmii_clk              sclk                         3.125       0.000              0              7
 sys_clk                sclk                         1.274       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.342       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.195       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.030       0.000              0          19036
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    96.759       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     8.361       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     1.185       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     1.024       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             4.380       0.000              0            598
 pixclk_in                                           2.469       0.000              0            306
 rgmii_clk                                           2.100       0.000              0           1727
 sclk                                                3.862       0.000              0            921
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            40.069       0.000              0             15
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred           49.102       0.000              0            238
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred            3.100       0.000              0           5052
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.366       0.000              0           1868
 pixclk_in              pixclk_in                   -1.577     -53.704             48           1849
 sys_clk                pixclk_in                   -1.019      -1.944              2              2
 rgmii_clk              rgmii_clk                   -1.565     -41.954             31           5585
 sclk                   rgmii_clk                   -3.965    -135.662             41             44
 sclk                   sclk                         3.838       0.000              0           5619
 rgmii_clk              sclk                        -1.985     -13.473              7              7
 sys_clk                sclk                         7.885       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    78.959       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    95.692       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     3.165       0.000              0          19036
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.185       0.000              0           1868
 pixclk_in              pixclk_in                    0.265       0.000              0           1849
 sys_clk                pixclk_in                    0.308       0.000              0              2
 rgmii_clk              rgmii_clk                    0.254       0.000              0           5585
 sclk                   rgmii_clk                   -3.354      -9.916              3             44
 sclk                   sclk                         0.252       0.000              0           5619
 rgmii_clk              sclk                         2.419       0.000              0              7
 sys_clk                sclk                         0.904       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.266       0.000              0             47
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.139       0.000              0           1098
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.021       0.000              0          19036
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    97.618       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     8.862       0.000              0              2
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.891       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.691       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             4.504       0.000              0            598
 pixclk_in                                           2.649       0.000              0            306
 rgmii_clk                                           2.480       0.000              0           1727
 sclk                                                4.090       0.000              0            921
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            40.193       0.000              0             15
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred           49.282       0.000              0            238
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred            3.480       0.000              0           5052
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.574       6.290         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.468       6.758 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.441       7.199         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.210       7.409 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.120       7.529         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.468       7.997 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.479       8.476         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.460       8.936 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.306       9.242         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.210       9.452 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.734      10.186         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.502      10.688 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.058      10.746 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.746         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_194_192/Y3                   td                    0.501      11.247 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.267      11.514         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16299
 CLMA_194_197/C3                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                  11.514         Logic Levels: 7  
                                                                                   Logic: 3.166ns(52.012%), Route: 2.921ns(47.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMA_194_197/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.398      24.950                          

 Data required time                                                 24.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.950                          
 Data arrival time                                                  11.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.436                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.574       6.290         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.468       6.758 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.441       7.199         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.210       7.409 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.120       7.529         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.468       7.997 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.479       8.476         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.460       8.936 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.306       9.242         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.210       9.452 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.734      10.186         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.502      10.688 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
 CLMA_194_192/Y1                   td                    0.498      11.186 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.410      11.596         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16277
 CLMA_194_197/A4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.596         Logic Levels: 7  
                                                                                   Logic: 3.105ns(50.332%), Route: 3.064ns(49.668%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMA_194_197/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.121      25.227                          

 Data required time                                                 25.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.227                          
 Data arrival time                                                  11.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.631                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.574       6.290         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.468       6.758 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.441       7.199         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.210       7.409 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.120       7.529         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.468       7.997 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.479       8.476         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.460       8.936 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.306       9.242         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.210       9.452 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.734      10.186         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.502      10.688 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.058      10.746 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.746         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_194_192/COUT                 td                    0.058      10.804 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.804         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
 CLMA_194_196/Y0                   td                    0.269      11.073 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/gateop_A2/Y0
                                   net (fanout=1)        0.541      11.614         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16310
 CLMA_194_193/B4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.614         Logic Levels: 8  
                                                                                   Logic: 2.992ns(48.359%), Route: 3.195ns(51.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531      25.095         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          

 Setup time                                             -0.120      25.257                          

 Data required time                                                 25.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.257                          
 Data arrival time                                                  11.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.643                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_174_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK

 CLMS_174_221/Q2                   tco                   0.224       5.319 f       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/Q
                                   net (fanout=1)        0.085       5.404         ubus/u_local_bus_slve_cis/reg_byte4 [5]
 CLMA_174_220/CD                                                           f       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_220/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_174_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/CLK

 CLMS_174_221/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/Q
                                   net (fanout=1)        0.100       5.421         ubus/u_local_bus_slve_cis/reg_byte4 [2]
 CLMA_174_220/M0                                                           r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/D

 Data arrival time                                                   5.421         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_220/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.014       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                   5.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg5[9]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_174_233/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/CLK

 CLMS_174_233/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/Q
                                   net (fanout=10)       0.104       5.425         ubus/u_local_bus_slve_cis/slv_mcu_din [9]
 CLMA_174_232/M0                                                           r       ubus/u_local_bus_slve_cis/reg5[9]/opit_0/D

 Data arrival time                                                   5.425         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.485%), Route: 0.104ns(31.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMA_174_232/CLK                                                          r       ubus/u_local_bus_slve_cis/reg5[9]/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.014       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                   5.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.405       6.216         u_string_show/h_count [4]
                                   td                    0.474       6.690 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.690         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.058       6.748 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.748         u_string_show/N25_1.co [4]
                                   td                    0.058       6.806 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.806         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.271       7.077 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.465       7.542         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.487       8.029 r       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.409       8.438         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.322       8.760 r       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.413       9.173         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.304       9.477 r       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.120       9.597         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.490      10.087 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.420      10.507         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.344      10.851 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.851         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.498      11.349 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.405      11.754         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.344      12.098 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.098         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.267      12.365 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.988      13.353         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.210      13.563 r       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.666      14.229         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.421      14.650 r       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.649      15.299         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.262      15.561 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.453      16.014         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.288      16.302 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.796      17.098         u_string_show/_N13973
 CLMA_250_128/D4                                                           r       u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.098         Logic Levels: 14 
                                                                                   Logic: 5.386ns(46.531%), Route: 6.189ns(53.469%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMA_250_128/CLK                                                          r       u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.120      12.051                          

 Data required time                                                 12.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.051                          
 Data arrival time                                                  17.098                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[11]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.405       6.216         u_string_show/h_count [4]
                                   td                    0.474       6.690 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.690         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.058       6.748 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.748         u_string_show/N25_1.co [4]
                                   td                    0.058       6.806 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.806         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.271       7.077 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.465       7.542         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.487       8.029 r       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.409       8.438         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.322       8.760 r       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.413       9.173         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.304       9.477 r       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.120       9.597         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.490      10.087 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.420      10.507         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.344      10.851 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.851         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.498      11.349 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.405      11.754         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.344      12.098 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.098         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.267      12.365 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.988      13.353         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.210      13.563 r       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.666      14.229         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.421      14.650 r       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.649      15.299         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.262      15.561 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.453      16.014         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.288      16.302 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.644      16.946         u_string_show/_N13973
 CLMA_242_124/D4                                                           r       u_string_show/pixel_data_out[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.946         Logic Levels: 14 
                                                                                   Logic: 5.386ns(47.150%), Route: 6.037ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMA_242_124/CLK                                                          r       u_string_show/pixel_data_out[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Setup time                                             -0.120      12.033                          

 Data required time                                                 12.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.033                          
 Data arrival time                                                  16.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[12]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.288       5.811 r       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.405       6.216         u_string_show/h_count [4]
                                   td                    0.474       6.690 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.690         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.058       6.748 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.748         u_string_show/N25_1.co [4]
                                   td                    0.058       6.806 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.806         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.271       7.077 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.465       7.542         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.487       8.029 r       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.409       8.438         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.322       8.760 r       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.413       9.173         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.304       9.477 r       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.120       9.597         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.490      10.087 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.420      10.507         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.344      10.851 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.851         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.498      11.349 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.405      11.754         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.344      12.098 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.098         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.267      12.365 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.988      13.353         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.210      13.563 r       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.666      14.229         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.421      14.650 r       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.649      15.299         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.262      15.561 r       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.453      16.014         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.288      16.302 r       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.641      16.943         u_string_show/_N13973
 CLMS_242_125/C4                                                           r       u_string_show/pixel_data_out[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.943         Logic Levels: 14 
                                                                                   Logic: 5.386ns(47.163%), Route: 6.034ns(52.837%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N22             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531      11.924         ntclkbufg_3      
 CLMS_242_125/CLK                                                          r       u_string_show/pixel_data_out[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Setup time                                             -0.123      12.030                          

 Data required time                                                 12.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.030                          
 Data arrival time                                                  16.943                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.913                          
====================================================================================================

====================================================================================================

Startpoint  : spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrum_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMS_266_153/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMS_266_153/Q3                   tco                   0.221       5.411 f       spectrum_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.497         spectrum_0/h_count [0]
 CLMS_266_153/D4                                                           f       spectrum_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMS_266_153/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMA_218_176/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_218_176/Q3                   tco                   0.221       5.411 f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.498         spectrogram_0/h_count [0]
 CLMA_218_176/D4                                                           f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_218_176/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/v_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_string_show/v_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531       5.190         ntclkbufg_3      
 CLMA_262_140/CLK                                                          r       u_string_show/v_count[0]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q3                   tco                   0.221       5.411 f       u_string_show/v_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.094       5.505         u_string_show/v_count [0]
 CLMA_262_140/D4                                                           f       u_string_show/v_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.505         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.159%), Route: 0.094ns(29.841%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_262_140/CLK                                                          r       u_string_show/v_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1341.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1341.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1343.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1343.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585    1345.427         ntclkbufg_2      
 CLMA_226_208/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_208/Q1                   tco                   0.291    1345.718 r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.704    1346.422         ctrl             
 CLMA_226_212/C0                                                           r       switch/opit_0_L5Q_perm/L0

 Data arrival time                                                1346.422         Logic Levels: 0  
                                                                                   Logic: 0.291ns(29.246%), Route: 0.704ns(70.754%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1341.191 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.191         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1341.239 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1343.725         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1343.725 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531    1345.256         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1345.256                          
 clock uncertainty                                      -0.050    1345.206                          

 Setup time                                             -0.196    1345.010                          

 Data required time                                               1345.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1345.010                          
 Data arrival time                                                1346.422                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.412                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1341.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1341.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1343.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1343.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585    1345.427         ntclkbufg_2      
 CLMS_226_213/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_226_213/Q0                   tco                   0.289    1345.716 r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.689    1346.405         switch_display   
 CLMA_226_212/C4                                                           r       switch/opit_0_L5Q_perm/L4

 Data arrival time                                                1346.405         Logic Levels: 0  
                                                                                   Logic: 0.289ns(29.550%), Route: 0.689ns(70.450%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1341.191 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1341.191         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1341.239 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1343.725         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1343.725 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.531    1345.256         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1345.256                          
 clock uncertainty                                      -0.050    1345.206                          

 Setup time                                             -0.123    1345.083                          

 Data required time                                               1345.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1345.083                          
 Data arrival time                                                1346.405                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.322                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_226_213/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_226_213/Q0                   tco                   0.222       5.317 f       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.562       5.879         switch_display   
 CLMA_226_212/C4                                                           f       switch/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.879         Logic Levels: 0  
                                                                                   Logic: 0.222ns(28.316%), Route: 0.562ns(71.684%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.034       5.539                          

 Data required time                                                  5.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.539                          
 Data arrival time                                                   5.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMA_226_208/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_208/Q1                   tco                   0.229       5.324 r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.577       5.901         ctrl             
 CLMA_226_212/C0                                                           r       switch/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.901         Logic Levels: 0  
                                                                                   Logic: 0.229ns(28.412%), Route: 0.577ns(71.588%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.094       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   5.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.291      10.444 r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.614      11.058         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.487      11.545 r       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.586      12.131         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.304      12.435 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.411      12.846         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.210      13.056 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.445      13.501         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.468      13.969 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.403      14.372         gvrd_test/gvrd/_N14130
                                   td                    0.477      14.849 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.849         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.058      14.907 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.907         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      15.174 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.344      23.518         gvrd_test/gvrd/N91
 CLMA_218_256/B3                                                           f       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  23.518         Logic Levels: 6  
                                                                                   Logic: 2.562ns(19.169%), Route: 10.803ns(80.831%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      16.567         gvrd_test/rgmii_clk
 CLMA_218_256/CLK                                                          r       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.550      18.117                          
 clock uncertainty                                      -0.050      18.067                          

 Setup time                                             -0.372      17.695                          

 Data required time                                                 17.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.695                          
 Data arrival time                                                  23.518                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.823                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.291      10.444 r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.614      11.058         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.487      11.545 r       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.586      12.131         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.304      12.435 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.411      12.846         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.210      13.056 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.445      13.501         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.468      13.969 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.403      14.372         gvrd_test/gvrd/_N14130
                                   td                    0.477      14.849 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.849         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.058      14.907 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.907         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      15.174 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.347      23.521         gvrd_test/gvrd/N91
 CLMS_214_253/D3                                                           f       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3

 Data arrival time                                                  23.521         Logic Levels: 6  
                                                                                   Logic: 2.562ns(19.165%), Route: 10.806ns(80.835%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      16.567         gvrd_test/rgmii_clk
 CLMS_214_253/CLK                                                          r       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.050      18.074                          

 Setup time                                             -0.372      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                  23.521                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.819                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.291      10.444 r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.614      11.058         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.487      11.545 r       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.586      12.131         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.304      12.435 r       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.411      12.846         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.210      13.056 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.445      13.501         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.468      13.969 r       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.403      14.372         gvrd_test/gvrd/_N14130
                                   td                    0.477      14.849 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.849         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.058      14.907 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.907         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      15.174 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.347      23.521         gvrd_test/gvrd/N91
 CLMA_214_252/D3                                                           f       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3

 Data arrival time                                                  23.521         Logic Levels: 6  
                                                                                   Logic: 2.562ns(19.165%), Route: 10.806ns(80.835%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       9.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       9.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      16.567         gvrd_test/rgmii_clk
 CLMA_214_252/CLK                                                          r       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.050      18.074                          

 Setup time                                             -0.372      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                  23.521                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.819                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652       8.567         gvrd_test/rgmii_clk
 CLMS_242_285/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/CLK

 CLMS_242_285/Q1                   tco                   0.224       8.791 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/Q
                                   net (fanout=2)        0.086       8.877         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [31]
 CLMA_242_284/C4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.877         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMA_242_284/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.034       8.562                          

 Data required time                                                  8.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.562                          
 Data arrival time                                                   8.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652       8.567         gvrd_test/rgmii_clk
 CLMA_194_296/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/CLK

 CLMA_194_296/Q0                   tco                   0.222       8.789 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       8.877         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg [7]
 CLMA_194_297/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.877         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMA_194_297/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652       8.567         gvrd_test/rgmii_clk
 CLMA_182_316/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/CLK

 CLMA_182_316/Q0                   tco                   0.222       8.789 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.091       8.880         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg [3]
 CLMA_182_317/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.880         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      10.153         gvrd_test/rgmii_clk
 CLMA_182_317/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.288      35.811 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.703      36.514         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.322      36.836 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.119      36.955         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.210      37.165 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.120      37.285         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.274      37.559 r       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.657      38.216         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.324      38.540 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.540         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      38.807 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.347      47.154         gvrd_test/gvrd/N91
 CLMS_214_253/D3                                                           f       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3

 Data arrival time                                                  47.154         Logic Levels: 5  
                                                                                   Logic: 1.685ns(14.487%), Route: 9.946ns(85.513%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      40.567         gvrd_test/rgmii_clk
 CLMS_214_253/CLK                                                          r       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      40.567                          
 clock uncertainty                                      -0.050      40.517                          

 Setup time                                             -0.372      40.145                          

 Data required time                                                 40.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.145                          
 Data arrival time                                                  47.154                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.009                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.288      35.811 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.703      36.514         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.322      36.836 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.119      36.955         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.210      37.165 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.120      37.285         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.274      37.559 r       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.657      38.216         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.324      38.540 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.540         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      38.807 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.347      47.154         gvrd_test/gvrd/N91
 CLMA_214_252/D3                                                           f       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3

 Data arrival time                                                  47.154         Logic Levels: 5  
                                                                                   Logic: 1.685ns(14.487%), Route: 9.946ns(85.513%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      40.567         gvrd_test/rgmii_clk
 CLMA_214_252/CLK                                                          r       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      40.567                          
 clock uncertainty                                      -0.050      40.517                          

 Setup time                                             -0.372      40.145                          

 Data required time                                                 40.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.145                          
 Data arrival time                                                  47.154                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.009                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      31.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      31.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      33.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      33.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      35.523         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.288      35.811 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.703      36.514         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.322      36.836 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.119      36.955         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.210      37.165 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.120      37.285         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.274      37.559 r       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.657      38.216         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.324      38.540 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.540         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.267      38.807 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       8.344      47.151         gvrd_test/gvrd/N91
 CLMA_218_256/B3                                                           f       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  47.151         Logic Levels: 5  
                                                                                   Logic: 1.685ns(14.491%), Route: 9.943ns(85.509%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      33.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      33.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      33.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      33.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      36.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      38.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      38.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      40.567         gvrd_test/rgmii_clk
 CLMA_218_256/CLK                                                          r       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      40.567                          
 clock uncertainty                                      -0.050      40.517                          

 Setup time                                             -0.372      40.145                          

 Data required time                                                 40.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.145                          
 Data arrival time                                                  47.151                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.006                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_286_244/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_286_244/Q0                   tco                   0.226       5.416 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.101       5.517         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [6]
 CLMA_286_245/M0                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   5.517         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_286_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.014      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.549                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_282_236/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_282_236/Q0                   tco                   0.226       5.416 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211       5.627         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [2]
 CLMA_282_232/M2                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   5.627         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_282_232/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.014      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                   5.627                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.439                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_282_237/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_282_237/Q0                   tco                   0.226       5.416 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.226       5.642         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [1]
 CLMA_282_232/M3                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   5.642         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.000%), Route: 0.226ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      10.030         gvrd_test/rgmii_clk
 CLMA_282_232/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      10.030                          
 clock uncertainty                                       0.050      10.080                          

 Hold time                                              -0.014      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                   5.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.424                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/opit_0_inv/CLK
Endpoint    : echo_des/h[5][13]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.180       4.631         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.216         ntclkbufg_5      
 CLMA_230_208/CLK                                                          r       speaker_ctrl_d1[2]/opit_0_inv/CLK

 CLMA_230_208/Q2                   tco                   0.290       6.506 r       speaker_ctrl_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.408       6.914         speaker_ctrl_d1[2]
 CLMA_230_205/Y1                   td                    0.212       7.126 r       N249_0/gateop_perm/Z
                                   net (fanout=33)       0.410       7.536         _N19656          
 CLMA_230_208/Y3                   td                    0.210       7.746 r       N249/gateop_perm/Z
                                   net (fanout=363)      0.787       8.533         N249             
 CLMA_250_192/Y0                   td                    0.341       8.874 f       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=40)       2.557      11.431         echo_des/N542    
 CLMA_210_8/CECO                   td                    0.170      11.601 f       echo_des/h[5][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.601         ntR1699          
 CLMA_210_12/CECO                  td                    0.170      11.771 f       echo_des/h[5][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.771         ntR1698          
 CLMA_210_16/CECO                  td                    0.170      11.941 f       echo_des/h[5][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.941         ntR1697          
 CLMA_210_20/CECI                                                          f       echo_des/h[5][13]/opit_0_A2Q21/CE

 Data arrival time                                                  11.941         Logic Levels: 6  
                                                                                   Logic: 1.563ns(27.301%), Route: 4.162ns(72.699%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_210_20/CLK                                                           r       echo_des/h[5][13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.747      14.393                          

 Data required time                                                 14.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.393                          
 Data arrival time                                                  11.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.452                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/opit_0_inv/CLK
Endpoint    : echo_des/h[5][15]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.180       4.631         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.216         ntclkbufg_5      
 CLMA_230_208/CLK                                                          r       speaker_ctrl_d1[2]/opit_0_inv/CLK

 CLMA_230_208/Q2                   tco                   0.290       6.506 r       speaker_ctrl_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.408       6.914         speaker_ctrl_d1[2]
 CLMA_230_205/Y1                   td                    0.212       7.126 r       N249_0/gateop_perm/Z
                                   net (fanout=33)       0.410       7.536         _N19656          
 CLMA_230_208/Y3                   td                    0.210       7.746 r       N249/gateop_perm/Z
                                   net (fanout=363)      0.787       8.533         N249             
 CLMA_250_192/Y0                   td                    0.341       8.874 f       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=40)       2.557      11.431         echo_des/N542    
 CLMA_210_8/CECO                   td                    0.170      11.601 f       echo_des/h[5][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.601         ntR1699          
 CLMA_210_12/CECO                  td                    0.170      11.771 f       echo_des/h[5][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.771         ntR1698          
 CLMA_210_16/CECO                  td                    0.170      11.941 f       echo_des/h[5][11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.941         ntR1697          
 CLMA_210_20/CECI                                                          f       echo_des/h[5][15]/opit_0_A2Q21/CE

 Data arrival time                                                  11.941         Logic Levels: 6  
                                                                                   Logic: 1.563ns(27.301%), Route: 4.162ns(72.699%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_210_20/CLK                                                           r       echo_des/h[5][15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.747      14.393                          

 Data required time                                                 14.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.393                          
 Data arrival time                                                  11.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.452                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/opit_0_inv/CLK
Endpoint    : echo_des/h[5][9]/opit_0_A2Q21/CE
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  6.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.180       4.631         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       4.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       6.216         ntclkbufg_5      
 CLMA_230_208/CLK                                                          r       speaker_ctrl_d1[2]/opit_0_inv/CLK

 CLMA_230_208/Q2                   tco                   0.290       6.506 r       speaker_ctrl_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.408       6.914         speaker_ctrl_d1[2]
 CLMA_230_205/Y1                   td                    0.212       7.126 r       N249_0/gateop_perm/Z
                                   net (fanout=33)       0.410       7.536         _N19656          
 CLMA_230_208/Y3                   td                    0.210       7.746 r       N249/gateop_perm/Z
                                   net (fanout=363)      0.787       8.533         N249             
 CLMA_250_192/Y0                   td                    0.341       8.874 f       echo_des/N542_10/gateop_perm/Z
                                   net (fanout=40)       2.557      11.431         echo_des/N542    
 CLMA_210_8/CECO                   td                    0.170      11.601 f       echo_des/h[5][3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.601         ntR1699          
 CLMA_210_12/CECO                  td                    0.170      11.771 f       echo_des/h[5][7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.771         ntR1698          
 CLMA_210_16/CECI                                                          f       echo_des/h[5][9]/opit_0_A2Q21/CE

 Data arrival time                                                  11.771         Logic Levels: 5  
                                                                                   Logic: 1.393ns(25.077%), Route: 4.162ns(74.923%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMA_210_16/CLK                                                           r       echo_des/h[5][9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.747      14.393                          

 Data required time                                                 14.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.393                          
 Data arrival time                                                  11.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.622                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_270_204/CLK                                                          r       ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_204/Q0                   tco                   0.222       5.412 f       ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.497         ES7243_i2s_rx/sr [8]
 CLMS_270_205/B4                                                           f       ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMS_270_205/CLK                                                          r       ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : echo_des/y_tmp[21]/opit_0_A2Q21/CLK
Endpoint    : echo_des/y_n[5]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMA_250_201/CLK                                                          r       echo_des/y_tmp[21]/opit_0_A2Q21/CLK

 CLMA_250_201/Q0                   tco                   0.222       5.412 f       echo_des/y_tmp[21]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.185       5.597         echo_des/y_tmp [20]
 CLMA_250_200/AD                                                           f       echo_des/y_n[5]/opit_0/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMA_250_200/CLK                                                          r       echo_des/y_n[5]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531       5.190         ntclkbufg_1      
 CLMS_270_193/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_270_193/Q0                   tco                   0.222       5.412 f       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=24)       0.100       5.512         ES7243_i2s_rx/ws_d [0]
 CLMA_270_192/B4                                                           f       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.512         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.944%), Route: 0.100ns(31.056%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 CLMA_270_192/CLK                                                          r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      18.030         gvrd_test/rgmii_clk
 CLMS_266_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_266_245/Q2                   tco                   0.290      18.320 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.272      18.592         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [5]
 CLMS_262_245/AD                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  18.592         Logic Levels: 0  
                                                                                   Logic: 0.290ns(51.601%), Route: 0.272ns(48.399%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMS_262_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.029      15.169                          

 Data required time                                                 15.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.169                          
 Data arrival time                                                  18.592                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.423                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.840  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.585      18.030         gvrd_test/rgmii_clk
 CLMA_270_244/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_270_244/Q2                   tco                   0.289      18.319 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119      18.438         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [7]
 CLMS_270_245/M1                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  18.438         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.833%), Route: 0.119ns(29.167%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 CLMS_270_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                             -0.088      15.052                          

 Data required time                                                 15.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.052                          
 Data arrival time                                                  18.438                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.386                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.842  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       9.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       9.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647      10.034         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    3.812      13.846 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      16.445         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      16.445 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.708      18.153         gvrd_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.287      18.440 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119      18.559         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [9]
 CLMS_270_253/M0                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  18.559         Logic Levels: 0  
                                                                                   Logic: 0.287ns(70.690%), Route: 0.119ns(29.310%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.652      15.311         ntclkbufg_1      
 CLMS_270_253/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      15.311                          
 clock uncertainty                                      -0.050      15.261                          

 Setup time                                             -0.088      15.173                          

 Data required time                                                 15.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.173                          
 Data arrival time                                                  18.559                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.386                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      48.446         gvrd_test/rgmii_clk
 CLMS_270_237/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_270_237/Q3                   tco                   0.221      48.667 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      48.751         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
 CLMA_270_236/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  48.751         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      45.523         ntclkbufg_1      
 CLMA_270_236/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      45.523                          
 clock uncertainty                                       0.050      45.573                          

 Hold time                                               0.053      45.626                          

 Data required time                                                 45.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.626                          
 Data arrival time                                                  48.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.125                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.531      48.446         gvrd_test/rgmii_clk
 CLMA_266_248/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_266_248/Q3                   tco                   0.221      48.667 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      48.751         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [10]
 CLMS_266_249/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  48.751         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585      45.523         ntclkbufg_1      
 CLMS_266_249/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      45.523                          
 clock uncertainty                                       0.050      45.573                          

 Hold time                                               0.053      45.626                          

 Data required time                                                 45.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.626                          
 Data arrival time                                                  48.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.125                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047      41.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      41.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636      41.788         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      44.362 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      46.915         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      46.915 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.652      48.567         gvrd_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_270_252/Q2                   tco                   0.224      48.791 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      48.875         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [8]
 CLMS_270_253/CD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  48.875         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254      41.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076      41.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530      43.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      43.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.708      45.646         ntclkbufg_1      
 CLMS_270_253/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      45.646                          
 clock uncertainty                                       0.050      45.696                          

 Hold time                                               0.053      45.749                          

 Data required time                                                 45.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.749                          
 Data arrival time                                                  48.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.126                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       1.120       6.836         test_eth         
 CLMS_266_213/Y2                   td                    0.341       7.177 f       N194[4]/gateop_perm/Z
                                   net (fanout=1)        0.933       8.110         audio_data[4]    
 DRM_278_232/DA1[4]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]

 Data arrival time                                                   8.110         Logic Levels: 1  
                                                                                   Logic: 0.630ns(23.481%), Route: 2.053ns(76.519%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.026      15.166                          

 Data required time                                                 15.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.166                          
 Data arrival time                                                   8.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.056                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       1.116       6.832         test_eth         
 CLMA_262_220/Y1                   td                    0.316       7.148 f       N194[12]/gateop_perm/Z
                                   net (fanout=1)        0.928       8.076         audio_data[12]   
 DRM_278_232/DA1[13]                                                       f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]

 Data arrival time                                                   8.076         Logic Levels: 1  
                                                                                   Logic: 0.605ns(22.839%), Route: 2.044ns(77.161%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.026      15.166                          

 Data required time                                                 15.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.166                          
 Data arrival time                                                   8.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.090                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.585       5.427         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.289       5.716 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       1.112       6.828         test_eth         
 CLMA_262_212/Y1                   td                    0.316       7.144 f       N194[0]/gateop_perm/Z
                                   net (fanout=1)        0.917       8.061         audio_data[0]    
 DRM_278_232/DA1[0]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   8.061         Logic Levels: 1  
                                                                                   Logic: 0.605ns(22.969%), Route: 2.029ns(77.031%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047      11.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048      11.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      13.659         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      13.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.531      15.190         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      15.190                          
 clock uncertainty                                      -0.050      15.140                          

 Setup time                                              0.026      15.166                          

 Data required time                                                 15.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.166                          
 Data arrival time                                                   8.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.105                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[10]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.802       6.123         test_eth         
 CLMA_262_216/Y2                   td                    0.229       6.352 r       N194[9]/gateop_perm/Z
                                   net (fanout=1)        0.628       6.980         audio_data[9]    
 DRM_278_232/DA1[10]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[10]

 Data arrival time                                                   6.980         Logic Levels: 1  
                                                                                   Logic: 0.455ns(24.138%), Route: 1.430ns(75.862%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.133       5.706                          

 Data required time                                                  5.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.706                          
 Data arrival time                                                   6.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.274                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[7]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.701       6.022         test_eth         
 CLMA_262_216/Y0                   td                    0.208       6.230 r       N194[7]/gateop_perm/Z
                                   net (fanout=1)        0.751       6.981         audio_data[7]    
 DRM_278_232/DA1[7]                                                        r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[7]

 Data arrival time                                                   6.981         Logic Levels: 1  
                                                                                   Logic: 0.434ns(23.012%), Route: 1.452ns(76.988%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.133       5.706                          

 Data required time                                                  5.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.706                          
 Data arrival time                                                   6.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.275                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[9]
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      1.531       5.095         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.226       5.321 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.804       6.125         test_eth         
 CLMA_262_216/Y1                   td                    0.219       6.344 r       N194[8]/gateop_perm/Z
                                   net (fanout=1)        0.639       6.983         audio_data[8]    
 DRM_278_232/DA1[9]                                                        r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[9]

 Data arrival time                                                   6.983         Logic Levels: 1  
                                                                                   Logic: 0.445ns(23.570%), Route: 1.443ns(76.430%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.585       5.523         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.133       5.706                          

 Data required time                                                  5.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.706                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.277                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_224/CLK                                                          r       rstn_1ms[8]/opit_0_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.288       5.249 r       rstn_1ms[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.563       5.812         rstn_1ms[8]      
 CLMS_266_225/Y1                   td                    0.468       6.280 r       N241_7/gateop_perm/Z
                                   net (fanout=1)        0.409       6.689         _N25019          
 CLMS_266_229/Y1                   td                    0.212       6.901 r       N241_19/gateop_perm/Z
                                   net (fanout=28)       0.314       7.215         rstn_out         
 CLMS_266_221/Y1                   td                    0.468       7.683 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.397       8.080         ES7243E_reg_config/N14_rnmt
 CLMS_266_221/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.080         Logic Levels: 3  
                                                                                   Logic: 1.436ns(46.040%), Route: 1.683ns(53.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMS_266_221/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.315      86.311                          
 clock uncertainty                                      -0.150      86.161                          

 Setup time                                             -0.121      86.040                          

 Data required time                                                 86.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 86.040                          
 Data arrival time                                                   8.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        77.960                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q0                   tco                   0.289       5.250 r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.123       5.373         ES7243E_reg_config/clock_cnt [1]
 CLMA_286_232/Y2                   td                    0.492       5.865 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=5)        0.372       6.237         ES7243E_reg_config/N6_inv
 CLMS_282_233/CE                                                           f       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.237         Logic Levels: 1  
                                                                                   Logic: 0.781ns(61.207%), Route: 0.495ns(38.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMS_282_233/CLK                                                          r       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      86.304                          
 clock uncertainty                                      -0.150      86.154                          

 Setup time                                             -0.617      85.537                          

 Data required time                                                 85.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.537                          
 Data arrival time                                                   6.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.300                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[18]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_266_220/CLK                                                          r       rstn_1ms[4]/opit_0_A2Q21/CLK

 CLMA_266_220/Q3                   tco                   0.288       5.249 r       rstn_1ms[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.549       5.798         rstn_1ms[4]      
 CLMA_266_220/COUT                 td                    0.348       6.146 r       rstn_1ms[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.146         _N3087           
                                   td                    0.058       6.204 r       rstn_1ms[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.204         _N3089           
 CLMA_266_224/COUT                 td                    0.058       6.262 r       rstn_1ms[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.262         _N3091           
                                   td                    0.058       6.320 r       rstn_1ms[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.320         _N3093           
 CLMA_266_228/COUT                 td                    0.058       6.378 r       rstn_1ms[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.378         _N3095           
                                   td                    0.058       6.436 r       rstn_1ms[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.436         _N3097           
 CLMA_266_232/COUT                 td                    0.058       6.494 r       rstn_1ms[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.494         _N3099           
 CLMA_266_236/CIN                                                          r       rstn_1ms[18]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.494         Logic Levels: 4  
                                                                                   Logic: 0.984ns(64.188%), Route: 0.549ns(35.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.500 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.500         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.548 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      83.306         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100      83.406 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      84.465         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      84.465 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531      85.996         ntclkbufg_7      
 CLMA_266_236/CLK                                                          r       rstn_1ms[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.315      86.311                          
 clock uncertainty                                      -0.150      86.161                          

 Setup time                                             -0.170      85.991                          

 Data required time                                                 85.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.991                          
 Data arrival time                                                   6.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.497                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q3                   tco                   0.221       4.838 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.925         ES7243E_reg_config/clock_cnt [0]
 CLMA_286_233/D4                                                           f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q0                   tco                   0.222       4.839 f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.926         ES7243E_reg_config/clock_cnt [1]
 CLMA_286_233/B4                                                           f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.035       4.582                          

 Data required time                                                  4.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.582                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.531       4.617         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q1                   tco                   0.224       4.841 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.927         ES7243E_reg_config/clock_cnt [2]
 CLMA_286_233/C4                                                           f       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.585       4.961         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.291       5.248 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.574       5.822         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.304       6.126 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.546       6.672         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.210       6.882 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.400       7.282         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.212       7.494 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.643       8.137         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.468       8.605 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.412       9.017         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y0                    td                    0.210       9.227 r       ms72xx_ctl/ms7200_ctl/state_reg[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.564       9.791         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMS_310_85/Y3                    td                    0.468      10.259 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.547      10.806         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_310_80/B4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.806         Logic Levels: 6  
                                                                                   Logic: 2.163ns(36.981%), Route: 3.686ns(63.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMA_310_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.120     104.658                          

 Data required time                                                104.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.658                          
 Data arrival time                                                  10.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.852                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.291       5.248 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.574       5.822         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.304       6.126 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.546       6.672         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.210       6.882 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.400       7.282         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.212       7.494 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.643       8.137         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.468       8.605 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.310       8.915         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y1                    td                    0.288       9.203 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.413       9.616         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_314_85/Y0                    td                    0.294       9.910 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.380      10.290         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_85/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.290         Logic Levels: 6  
                                                                                   Logic: 2.067ns(38.759%), Route: 3.266ns(61.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMS_310_85/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.617     104.161                          

 Data required time                                                104.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.161                          
 Data arrival time                                                  10.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.871                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.291       5.248 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.574       5.822         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.304       6.126 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.546       6.672         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.210       6.882 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.400       7.282         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.212       7.494 r       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.643       8.137         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.468       8.605 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.310       8.915         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y1                    td                    0.288       9.203 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.413       9.616         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_314_85/Y0                    td                    0.294       9.910 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.380      10.290         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_85/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.290         Logic Levels: 6  
                                                                                   Logic: 2.067ns(38.759%), Route: 3.266ns(61.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMS_310_85/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.313     104.928                          
 clock uncertainty                                      -0.150     104.778                          

 Setup time                                             -0.617     104.161                          

 Data required time                                                104.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.161                          
 Data arrival time                                                  10.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.871                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.224       4.839 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       5.056         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.210       4.861                          

 Data required time                                                  4.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.861                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_302_76/CLK                                                           r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_76/Q3                    tco                   0.221       4.836 f       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.217       5.053         ms72xx_ctl/ms7200_ctl/cmd_index [3]
 DRM_306_68/ADA0[8]                                                        f       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   5.053         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.457%), Route: 0.217ns(49.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 DRM_306_68/CLKA[0]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.161       4.812                          

 Data required time                                                  4.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.812                          
 Data arrival time                                                   5.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_302_141/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_141/Q1                   tco                   0.229       4.844 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.318       5.162         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_306_128/ADA0[10]                                                      r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]

 Data arrival time                                                   5.162         Logic Levels: 0  
                                                                                   Logic: 0.229ns(41.865%), Route: 0.318ns(58.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.215       4.866                          

 Data required time                                                  4.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.866                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : algorithm/separate1_u/freq_data[21]/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 DRM_278_272/CLKA[0]                                                       r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_278_272/QA0[9]                tco                   2.331       7.415 r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        1.060       8.475         tdata_fifo[8]    
 CLMS_274_269/COUT                 td                    0.348       8.823 r       algorithm/separate1_u/N9_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.823         algorithm/separate1_u/_N3166
                                   td                    0.058       8.881 r       algorithm/separate1_u/N9_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.881         algorithm/separate1_u/_N3168
 CLMS_274_273/COUT                 td                    0.058       8.939 r       algorithm/separate1_u/N9_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.939         algorithm/separate1_u/_N3170
                                   td                    0.058       8.997 r       algorithm/separate1_u/N9_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.997         algorithm/separate1_u/_N3172
 CLMS_274_277/Y2                   td                    0.271       9.268 r       algorithm/separate1_u/N9_1_15/gateop/Y
                                   net (fanout=4)        0.735      10.003         algorithm/separate1_u/N9 [15]
 CLMA_286_269/Y3                   td                    0.210      10.213 r       algorithm/separate1_u/N10[14]/gateop_perm/Z
                                   net (fanout=2)        0.591      10.804         algorithm/separate1_u/abs_data [15]
 CLMS_274_261/Y3                   td                    0.607      11.411 r       algorithm/separate1_u/N109.lt_6/gateop_A2/Y1
                                   net (fanout=1)        0.860      12.271         _N6              
 CLMA_230_256/Y3                   td                    0.197      12.468 f       algorithm/separate1_u/freq_data[31:0]_or_6/gateop_perm/Z
                                   net (fanout=32)       1.464      13.932         algorithm/separate1_u/freq_data[31:0]_or
 CLMA_242_316/RS                                                           f       algorithm/separate1_u/freq_data[21]/opit_0/RS

 Data arrival time                                                  13.932         Logic Levels: 6  
                                                                                   Logic: 4.138ns(46.768%), Route: 4.710ns(53.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 CLMA_242_316/CLK                                                          r       algorithm/separate1_u/freq_data[21]/opit_0/CLK
 clock pessimism                                         0.310      15.048                          
 clock uncertainty                                      -0.150      14.898                          

 Setup time                                             -0.394      14.504                          

 Data required time                                                 14.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.504                          
 Data arrival time                                                  13.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : algorithm/separate1_u/freq_data[22]/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 DRM_278_272/CLKA[0]                                                       r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_278_272/QA0[9]                tco                   2.331       7.415 r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        1.060       8.475         tdata_fifo[8]    
 CLMS_274_269/COUT                 td                    0.348       8.823 r       algorithm/separate1_u/N9_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.823         algorithm/separate1_u/_N3166
                                   td                    0.058       8.881 r       algorithm/separate1_u/N9_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.881         algorithm/separate1_u/_N3168
 CLMS_274_273/COUT                 td                    0.058       8.939 r       algorithm/separate1_u/N9_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.939         algorithm/separate1_u/_N3170
                                   td                    0.058       8.997 r       algorithm/separate1_u/N9_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.997         algorithm/separate1_u/_N3172
 CLMS_274_277/Y2                   td                    0.271       9.268 r       algorithm/separate1_u/N9_1_15/gateop/Y
                                   net (fanout=4)        0.735      10.003         algorithm/separate1_u/N9 [15]
 CLMA_286_269/Y3                   td                    0.210      10.213 r       algorithm/separate1_u/N10[14]/gateop_perm/Z
                                   net (fanout=2)        0.591      10.804         algorithm/separate1_u/abs_data [15]
 CLMS_274_261/Y3                   td                    0.607      11.411 r       algorithm/separate1_u/N109.lt_6/gateop_A2/Y1
                                   net (fanout=1)        0.860      12.271         _N6              
 CLMA_230_256/Y3                   td                    0.197      12.468 f       algorithm/separate1_u/freq_data[31:0]_or_6/gateop_perm/Z
                                   net (fanout=32)       1.464      13.932         algorithm/separate1_u/freq_data[31:0]_or
 CLMA_242_316/RS                                                           f       algorithm/separate1_u/freq_data[22]/opit_0/RS

 Data arrival time                                                  13.932         Logic Levels: 6  
                                                                                   Logic: 4.138ns(46.768%), Route: 4.710ns(53.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 CLMA_242_316/CLK                                                          r       algorithm/separate1_u/freq_data[22]/opit_0/CLK
 clock pessimism                                         0.310      15.048                          
 clock uncertainty                                      -0.150      14.898                          

 Setup time                                             -0.394      14.504                          

 Data required time                                                 14.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.504                          
 Data arrival time                                                  13.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : algorithm/separate1_u/freq_data[23]/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 DRM_278_272/CLKA[0]                                                       r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_278_272/QA0[9]                tco                   2.331       7.415 r       RAM_1/U_ipml_spram_RAM_1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        1.060       8.475         tdata_fifo[8]    
 CLMS_274_269/COUT                 td                    0.348       8.823 r       algorithm/separate1_u/N9_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.823         algorithm/separate1_u/_N3166
                                   td                    0.058       8.881 r       algorithm/separate1_u/N9_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.881         algorithm/separate1_u/_N3168
 CLMS_274_273/COUT                 td                    0.058       8.939 r       algorithm/separate1_u/N9_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.939         algorithm/separate1_u/_N3170
                                   td                    0.058       8.997 r       algorithm/separate1_u/N9_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.997         algorithm/separate1_u/_N3172
 CLMS_274_277/Y2                   td                    0.271       9.268 r       algorithm/separate1_u/N9_1_15/gateop/Y
                                   net (fanout=4)        0.735      10.003         algorithm/separate1_u/N9 [15]
 CLMA_286_269/Y3                   td                    0.210      10.213 r       algorithm/separate1_u/N10[14]/gateop_perm/Z
                                   net (fanout=2)        0.591      10.804         algorithm/separate1_u/abs_data [15]
 CLMS_274_261/Y3                   td                    0.607      11.411 r       algorithm/separate1_u/N109.lt_6/gateop_A2/Y1
                                   net (fanout=1)        0.860      12.271         _N6              
 CLMA_230_256/Y3                   td                    0.197      12.468 f       algorithm/separate1_u/freq_data[31:0]_or_6/gateop_perm/Z
                                   net (fanout=32)       1.464      13.932         algorithm/separate1_u/freq_data[31:0]_or
 CLMA_242_316/RS                                                           f       algorithm/separate1_u/freq_data[23]/opit_0/RS

 Data arrival time                                                  13.932         Logic Levels: 6  
                                                                                   Logic: 4.138ns(46.768%), Route: 4.710ns(53.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 CLMA_242_316/CLK                                                          r       algorithm/separate1_u/freq_data[23]/opit_0/CLK
 clock pessimism                                         0.310      15.048                          
 clock uncertainty                                      -0.150      14.898                          

 Setup time                                             -0.394      14.504                          

 Data required time                                                 14.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.504                          
 Data arrival time                                                  13.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.224       4.841 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.240       5.081         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_121/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WADM4

 Data arrival time                                                   5.081         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.276%), Route: 0.240ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMS_102_121/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Hold time                                               0.380       5.051                          

 Data required time                                                  5.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.051                          
 Data arrival time                                                   5.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.224       4.841 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.240       5.081         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_121/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WADM4

 Data arrival time                                                   5.081         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.276%), Route: 0.240ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMS_102_121/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WCLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Hold time                                               0.380       5.051                          

 Data required time                                                  5.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.051                          
 Data arrival time                                                   5.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.224       4.841 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.332       5.173         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_125/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   5.173         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.288%), Route: 0.332ns(59.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMS_102_125/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Hold time                                               0.380       5.051                          

 Data required time                                                  5.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.051                          
 Data arrival time                                                   5.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[6]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMA_314_88/CLK                                                           r       rstn_1ms_hdmi[6]/opit_0_A2Q21/CLK

 CLMA_314_88/Q1                    tco                   0.291       5.248 r       rstn_1ms_hdmi[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.406       5.654         rstn_1ms_hdmi[6] 
 CLMS_310_93/Y3                    td                    0.468       6.122 r       N267_10/gateop_perm/Z
                                   net (fanout=2)        0.410       6.532         _N25089          
 CLMS_314_89/Y0                    td                    0.493       7.025 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.370       7.395         ms72xx_ctl/N0_rnmt
 CLMS_310_89/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.395         Logic Levels: 2  
                                                                                   Logic: 1.252ns(51.354%), Route: 1.186ns(48.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098     102.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     103.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.615         ntclkbufg_4      
 CLMS_310_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.921                          
 clock uncertainty                                      -0.150     104.771                          

 Recovery time                                          -0.617     104.154                          

 Data required time                                                104.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.154                          
 Data arrival time                                                   7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.759                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[13]/opit_0_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.615         ntclkbufg_4      
 CLMA_314_96/CLK                                                           r       rstn_1ms_hdmi[13]/opit_0_AQ/CLK

 CLMA_314_96/Q0                    tco                   0.222       4.837 f       rstn_1ms_hdmi[13]/opit_0_AQ/Q
                                   net (fanout=3)        0.237       5.074         rstn_1ms_hdmi[13]
 CLMS_314_89/Y0                    td                    0.232       5.306 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.310       5.616         ms72xx_ctl/N0_rnmt
 CLMS_310_89/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.616         Logic Levels: 1  
                                                                                   Logic: 0.454ns(45.355%), Route: 0.547ns(54.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.957         ntclkbufg_4      
 CLMS_310_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.220       4.431                          

 Data required time                                                  4.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.431                          
 Data arrival time                                                   5.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.288       5.249 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.172       6.421         algorithm/separate1_d1
 DRM_278_252/RSTB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.421         Logic Levels: 0  
                                                                                   Logic: 0.288ns(19.726%), Route: 1.172ns(80.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 DRM_278_252/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      15.028                          
 clock uncertainty                                      -0.150      14.878                          

 Recovery time                                          -0.096      14.782                          

 Data required time                                                 14.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.782                          
 Data arrival time                                                   6.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.361                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.585       4.961         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.288       5.249 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       1.172       6.421         algorithm/separate1_d1
 DRM_278_252/RSTA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.421         Logic Levels: 0  
                                                                                   Logic: 0.288ns(19.726%), Route: 1.172ns(80.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      11.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100      12.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      13.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      13.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.652      14.738         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.290      15.028                          
 clock uncertainty                                      -0.150      14.878                          

 Recovery time                                          -0.075      14.803                          

 Data required time                                                 14.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.803                          
 Data arrival time                                                   6.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.382                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.221       4.838 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.992       5.830         algorithm/separate1_d1
 DRM_278_252/RSTB[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.830         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.219%), Route: 0.992ns(81.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 DRM_278_252/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                            0.012       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N21             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.531       4.617         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.221       4.838 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.992       5.830         algorithm/separate1_d1
 DRM_278_252/RSTA[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.830         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.219%), Route: 0.992ns(81.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N21             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.708       5.084         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                            0.000       4.794                          

 Data required time                                                  4.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.794                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : r_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_136/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMA_254_136/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.445       6.257         u_string_show/h_count [5]
 CLMA_262_140/Y2                   td                    0.478       6.735 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.629       7.364         u_string_show/_N25355
 CLMA_250_141/Y0                   td                    0.210       7.574 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.559       8.133         u_string_show/_N25357
 CLMA_254_128/Y3                   td                    0.210       8.343 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       0.772       9.115         front_de         
 CLMA_230_132/Y0                   td                    0.196       9.311 f       N163_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.327      11.638         nt_r_out[6]      
 IOL_327_237/DO                    td                    0.139      11.777 f       r_out_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000      11.777         r_out_obuf[6]/ntO
 IOBS_LR_328_236/PAD               td                    3.903      15.680 f       r_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.068      15.748         r_out[6]         
 H22                                                                       f       r_out[6] (port)  

 Data arrival time                                                  15.748         Logic Levels: 6  
                                                                                   Logic: 5.425ns(53.056%), Route: 4.800ns(46.944%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : g_out[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_136/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMA_254_136/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.445       6.257         u_string_show/h_count [5]
 CLMA_262_140/Y2                   td                    0.478       6.735 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.629       7.364         u_string_show/_N25355
 CLMA_250_141/Y0                   td                    0.210       7.574 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.559       8.133         u_string_show/_N25357
 CLMA_254_128/Y3                   td                    0.210       8.343 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       1.035       9.378         front_de         
 CLMA_226_140/Y1                   td                    0.197       9.575 f       N163_7[13]/gateop_perm/Z
                                   net (fanout=1)        2.025      11.600         nt_g_out[5]      
 IOL_327_233/DO                    td                    0.139      11.739 f       g_out_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000      11.739         g_out_obuf[5]/ntO
 IOBS_LR_328_232/PAD               td                    3.903      15.642 f       g_out_obuf[5]/opit_0/O
                                   net (fanout=1)        0.071      15.713         g_out[5]         
 L19                                                                       f       g_out[5] (port)  

 Data arrival time                                                  15.713         Logic Levels: 6  
                                                                                   Logic: 5.426ns(53.248%), Route: 4.764ns(46.752%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[6]/opit_0_A2Q21/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      1.585       5.523         ntclkbufg_3      
 CLMA_254_136/CLK                                                          r       u_string_show/h_count[6]/opit_0_A2Q21/CLK

 CLMA_254_136/Q0                   tco                   0.289       5.812 r       u_string_show/h_count[6]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.445       6.257         u_string_show/h_count [5]
 CLMA_262_140/Y2                   td                    0.478       6.735 r       u_string_show/N22_5/gateop_perm/Z
                                   net (fanout=1)        0.629       7.364         u_string_show/_N25355
 CLMA_250_141/Y0                   td                    0.210       7.574 r       u_string_show/N22_7/gateop_perm/Z
                                   net (fanout=1)        0.559       8.133         u_string_show/_N25357
 CLMA_254_128/Y3                   td                    0.210       8.343 r       u_string_show/N22_10/gateop_perm/Z
                                   net (fanout=48)       0.694       9.037         front_de         
 CLMA_230_132/Y3                   td                    0.197       9.234 f       N163_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.278      11.512         nt_r_out[7]      
 IOL_327_273/DO                    td                    0.139      11.651 f       r_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      11.651         r_out_obuf[7]/ntO
 IOBS_LR_328_272/PAD               td                    3.903      15.554 f       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065      15.619         r_out[7]         
 H19                                                                       f       r_out[7] (port)  

 Data arrival time                                                  15.619         Logic Levels: 6  
                                                                                   Logic: 5.426ns(53.744%), Route: 4.670ns(46.256%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width  CLMS_282_217/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_282_217/CLK        key_ctl/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_290_217/CLK        key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_178_128/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           Low Pulse Width   DRM_178_128/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           High Pulse Width  DRM_178_128/CLKB[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{rgmii_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           High Pulse Width  CLMS_226_289/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.100       4.000           1.900           Low Pulse Width   CLMS_226_289/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.100       4.000           1.900           High Pulse Width  CLMS_226_293/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.862       5.000           1.138           High Pulse Width  APM_206_28/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 3.862       5.000           1.138           Low Pulse Width   APM_206_28/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 3.862       5.000           1.138           High Pulse Width  APM_206_116/CLK         echo_des/genblk2[1].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.069      40.689          0.620           High Pulse Width  CLMS_282_233/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 40.069      40.689          0.620           High Pulse Width  CLMS_266_221/CLK        rstn_1ms[0]/opit_0_L5Q_perm/CLK
 40.070      40.690          0.620           Low Pulse Width   CLMS_282_233/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_306_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_98_121/CLK         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_98_121/CLK         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_102_121/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.368       3.956         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.360       4.316 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.268       4.584         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.162       4.746 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.071       4.817         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.360       5.177 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.297       5.474         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.359       5.833 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.184       6.017         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.150       6.167 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.482       6.649         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.387       7.036 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.036         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.044       7.080 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.080         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_194_192/Y3                   td                    0.387       7.467 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.161       7.628         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16299
 CLMA_194_197/C3                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.628         Logic Levels: 7  
                                                                                   Logic: 2.430ns(57.029%), Route: 1.831ns(42.971%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMA_194_197/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.308      22.994                          

 Data required time                                                 22.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.994                          
 Data arrival time                                                   7.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.366                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.368       3.956         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.360       4.316 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.268       4.584         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.162       4.746 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.071       4.817         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.360       5.177 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.297       5.474         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.359       5.833 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.184       6.017         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.150       6.167 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.482       6.649         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.387       7.036 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.036         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                   td                    0.044       7.080 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.080         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
 CLMA_194_192/COUT                 td                    0.044       7.124 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.124         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
 CLMA_194_196/Y1                   td                    0.383       7.507 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.161       7.668         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16321
 CLMS_190_197/B4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.668         Logic Levels: 8  
                                                                                   Logic: 2.470ns(57.429%), Route: 1.831ns(42.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMS_190_197/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.092      23.206                          

 Data required time                                                 23.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.206                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.538                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.368       3.956         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [0]
 CLMA_198_184/Y1                   td                    0.360       4.316 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/gateop_perm/Z
                                   net (fanout=4)        0.268       4.584         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
 CLMS_190_185/Y0                   td                    0.162       4.746 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/gateop_perm/Z
                                   net (fanout=2)        0.071       4.817         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
 CLMS_190_185/Y3                   td                    0.360       5.177 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N346_7/gateop_perm/Z
                                   net (fanout=7)        0.297       5.474         ubus/u_local_bus_slve_cis/u_uart_2dsp/N346
 CLMS_198_193/Y1                   td                    0.359       5.833 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_10/gateop_perm/Z
                                   net (fanout=1)        0.184       6.017         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25642
 CLMA_190_192/Y2                   td                    0.150       6.167 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/gateop_perm/Z
                                   net (fanout=14)       0.482       6.649         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
 CLMA_194_184/COUT                 td                    0.387       7.036 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.036         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
 CLMA_194_192/Y1                   td                    0.383       7.419 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.247       7.666         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16277
 CLMA_194_197/A4                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.666         Logic Levels: 7  
                                                                                   Logic: 2.382ns(55.408%), Route: 1.917ns(44.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895      23.165         ntclkbufg_2      
 CLMA_194_197/CLK                                                          r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.093      23.209                          

 Data required time                                                 23.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.209                          
 Data arrival time                                                   7.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.543                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_174_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/CLK

 CLMS_174_221/Q2                   tco                   0.180       3.345 f       ubus/u_local_bus_slve_cis/reg_byte4[5]/opit_0/Q
                                   net (fanout=1)        0.060       3.405         ubus/u_local_bus_slve_cis/reg_byte4 [5]
 CLMA_174_220/CD                                                           f       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/D

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_220/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[13]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_174_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/CLK

 CLMS_174_221/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg_byte4[2]/opit_0/Q
                                   net (fanout=1)        0.063       3.410         ubus/u_local_bus_slve_cis/reg_byte4 [2]
 CLMA_174_220/M0                                                           r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_220/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_bus2ip_data[10]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.011       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/CLK
Endpoint    : ubus/u_local_bus_slve_cis/reg5[9]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_174_233/CLK                                                          r       ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/CLK

 CLMS_174_233/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/slv_mcu_din[9]/opit_0/Q
                                   net (fanout=10)       0.066       3.413         ubus/u_local_bus_slve_cis/slv_mcu_din [9]
 CLMA_174_232/M0                                                           r       ubus/u_local_bus_slve_cis/reg5[9]/opit_0/D

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.387%), Route: 0.066ns(26.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMA_174_232/CLK                                                          r       ubus/u_local_bus_slve_cis/reg5[9]/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.011       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.257       3.854         u_string_show/h_count [4]
                                   td                    0.365       4.219 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.219         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.044       4.263 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.263         u_string_show/N25_1.co [4]
                                   td                    0.044       4.307 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.209       4.516 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.285       4.801         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.381       5.182 f       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.259       5.441         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.264       5.705 f       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.262       5.967         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.244       6.211 f       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.068       6.279         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.378       6.657 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.290       6.947         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.265       7.212 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.212         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.383       7.595 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.243       7.838         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.265       8.103 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.103         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.206       8.309 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.677       8.986         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.150       9.136 f       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.419       9.555         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.327       9.882 f       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.428      10.310         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.202      10.512 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.284      10.796         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.224      11.020 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.521      11.541         u_string_show/_N13973
 CLMA_250_128/D4                                                           f       u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.541         Logic Levels: 14 
                                                                                   Logic: 4.171ns(51.090%), Route: 3.993ns(48.910%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMA_250_128/CLK                                                          r       u_string_show/pixel_data_out[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.078       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                  11.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[4]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.257       3.854         u_string_show/h_count [4]
                                   td                    0.365       4.219 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.219         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.044       4.263 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.263         u_string_show/N25_1.co [4]
                                   td                    0.044       4.307 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.209       4.516 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.285       4.801         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.381       5.182 f       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.259       5.441         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.264       5.705 f       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.262       5.967         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.244       6.211 f       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.068       6.279         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.378       6.657 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.290       6.947         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.265       7.212 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.212         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.383       7.595 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.243       7.838         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.265       8.103 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.103         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.206       8.309 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.677       8.986         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.150       9.136 f       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.419       9.555         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.327       9.882 f       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.428      10.310         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.202      10.512 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.284      10.796         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.224      11.020 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.411      11.431         u_string_show/_N13973
 CLMA_242_120/B4                                                           f       u_string_show/pixel_data_out[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.431         Logic Levels: 14 
                                                                                   Logic: 4.171ns(51.788%), Route: 3.883ns(48.212%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMA_242_120/CLK                                                          r       u_string_show/pixel_data_out[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.079       9.952                          

 Data required time                                                  9.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.952                          
 Data arrival time                                                  11.431                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[4]/opit_0_A2Q21/CLK
Endpoint    : u_string_show/pixel_data_out[10]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_254_132/CLK                                                          r       u_string_show/h_count[4]/opit_0_A2Q21/CLK

 CLMA_254_132/Q3                   tco                   0.220       3.597 f       u_string_show/h_count[4]/opit_0_A2Q21/Q1
                                   net (fanout=7)        0.257       3.854         u_string_show/h_count [4]
                                   td                    0.365       4.219 f       u_string_show/N25_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.219         u_string_show/N25_1.co [2]
 CLMA_250_132/COUT                 td                    0.044       4.263 r       u_string_show/N25_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.263         u_string_show/N25_1.co [4]
                                   td                    0.044       4.307 r       u_string_show/N25_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_string_show/N25_1.co [6]
 CLMA_250_136/Y2                   td                    0.209       4.516 r       u_string_show/N25_1.fsub_7/gateop/Y
                                   net (fanout=5)        0.285       4.801         u_string_show/N3817 [10]
 CLMA_250_124/Y2                   td                    0.381       5.182 f       u_string_show/N43_sel4[0]_1/gateop_perm/Z
                                   net (fanout=3)        0.259       5.441         u_string_show/_N39
 CLMA_254_128/Y2                   td                    0.264       5.705 f       u_string_show/N43_lt2_mux3/gateop_perm/Z
                                   net (fanout=3)        0.262       5.967         u_string_show/_N49
 CLMA_250_125/Y1                   td                    0.244       6.211 f       u_string_show/N43_sel1[2]_1/gateop_perm/Z
                                   net (fanout=2)        0.068       6.279         u_string_show/_N2326_inv
 CLMA_250_124/Y0                   td                    0.378       6.657 f       u_string_show/N43_sel0[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.290       6.947         u_string_show/_N23218_2
 CLMA_250_140/COUT                 td                    0.265       7.212 r       u_string_show/N3832_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.212         u_string_show/_N6210
 CLMA_250_144/Y1                   td                    0.383       7.595 r       u_string_show/N3832_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.243       7.838         u_string_show/N3848 [7]
 CLMS_246_145/COUT                 td                    0.265       8.103 r       u_string_show/N53_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.103         u_string_show/N53_4.co [8]
 CLMS_246_149/Y0                   td                    0.206       8.309 f       u_string_show/N53_4.fsub_9/gateop_A2/Y0
                                   net (fanout=114)      0.677       8.986         u_string_show/N53 [9]
 CLMA_254_144/Y0                   td                    0.150       9.136 f       u_string_show/N54_350/gateop_perm/Z
                                   net (fanout=1)        0.419       9.555         u_string_show/_N13730
 CLMS_254_145/Y1                   td                    0.327       9.882 f       u_string_show/N54_361_muxf7/F
                                   net (fanout=1)        0.428      10.310         u_string_show/_N13741
 CLMS_242_141/Y6CD                 td                    0.202      10.512 f       u_string_show/N54_456_muxf6/F
                                   net (fanout=1)        0.284      10.796         u_string_show/_N13836
 CLMS_242_129/Y1                   td                    0.224      11.020 f       u_string_show/N54_593/gateop/F
                                   net (fanout=24)       0.411      11.431         u_string_show/_N13973
 CLMS_242_121/B4                                                           f       u_string_show/pixel_data_out[10]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.431         Logic Levels: 14 
                                                                                   Logic: 4.171ns(51.788%), Route: 3.883ns(48.212%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       9.908         ntclkbufg_3      
 CLMS_242_121/CLK                                                          r       u_string_show/pixel_data_out[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.079       9.952                          

 Data required time                                                  9.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.952                          
 Data arrival time                                                  11.431                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.479                          
====================================================================================================

====================================================================================================

Startpoint  : spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrum_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMS_266_153/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMS_266_153/Q3                   tco                   0.178       3.352 f       spectrum_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.411         spectrum_0/h_count [0]
 CLMS_266_153/D4                                                           f       spectrum_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMS_266_153/CLK                                                          r       spectrum_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.000       3.174                          

 Hold time                                              -0.028       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMA_218_176/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_218_176/Q3                   tco                   0.178       3.352 f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.413         spectrogram_0/h_count [0]
 CLMA_218_176/D4                                                           f       spectrogram_0/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_218_176/CLK                                                          r       spectrogram_0/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.000       3.174                          

 Hold time                                              -0.028       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : spectrogram_0/ram_i[60].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895       3.174         ntclkbufg_3      
 CLMA_174_156/CLK                                                          r       spectrogram_0/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMA_174_156/Q2                   tco                   0.183       3.357 r       spectrogram_0/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=140)      0.214       3.571         spectrogram_0/rd_addr [8]
 DRM_178_148/ADB0[12]                                                      r       spectrogram_0/ram_i[60].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.096%), Route: 0.214ns(53.904%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 DRM_178_148/CLKB[0]                                                       r       spectrogram_0/ram_i[60].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.107       3.300                          

 Data required time                                                  3.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.300                          
 Data arrival time                                                   3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1340.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1340.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1342.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1342.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925    1343.367         ntclkbufg_2      
 CLMA_226_208/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_208/Q1                   tco                   0.223    1343.590 f       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.465    1344.055         ctrl             
 CLMA_226_212/C0                                                           f       switch/opit_0_L5Q_perm/L0

 Data arrival time                                                1344.055         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.413%), Route: 0.465ns(67.587%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1340.879 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.879         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1340.917 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1342.345         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1342.345 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895    1343.240         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1343.240                          
 clock uncertainty                                      -0.050    1343.190                          

 Setup time                                             -0.154    1343.036                          

 Data required time                                               1343.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1343.036                          
 Data arrival time                                                1344.055                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.019                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 P20                                                     0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1340.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1340.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1340.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1342.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000    1342.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925    1343.367         ntclkbufg_2      
 CLMS_226_213/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_226_213/Q0                   tco                   0.221    1343.588 f       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.449    1344.037         switch_display   
 CLMA_226_212/C4                                                           f       switch/opit_0_L5Q_perm/L4

 Data arrival time                                                1344.037         Logic Levels: 0  
                                                                                   Logic: 0.221ns(32.985%), Route: 0.449ns(67.015%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 AA12                                                    0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1340.144         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1340.879 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1340.879         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1340.917 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1342.345         _N22             
 USCM_84_111/CLK_USCM              td                    0.000    1342.345 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.895    1343.240         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1343.240                          
 clock uncertainty                                      -0.050    1343.190                          

 Setup time                                             -0.078    1343.112                          

 Data required time                                               1343.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1343.112                          
 Data arrival time                                                1344.037                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.925                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK
Endpoint    : switch/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_226_213/CLK                                                          r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/CLK

 CLMS_226_213/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg3[0]/opit_0/Q
                                   net (fanout=2)        0.348       3.695         switch_display   
 CLMA_226_212/C4                                                           r       switch/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.695         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.340%), Route: 0.348ns(65.660%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.040       3.387                          

 Data required time                                                  3.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.387                          
 Data arrival time                                                   3.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : switch/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMA_226_208/CLK                                                          r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_208/Q1                   tco                   0.184       3.349 r       key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.714         ctrl             
 CLMA_226_212/C0                                                           r       switch/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.184ns(33.515%), Route: 0.365ns(66.485%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=306)      0.925       3.377         ntclkbufg_3      
 CLMA_226_212/CLK                                                          r       switch/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.078       3.349                          

 Data required time                                                  3.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.349                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.223       7.069 f       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.400       7.469         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.380       7.849 f       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.356       8.205         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.244       8.449 f       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.260       8.709         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.162       8.871 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.269       9.140         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.360       9.500 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.255       9.755         gvrd_test/gvrd/_N14130
                                   td                    0.368      10.123 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.123         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.044      10.167 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.167         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      10.373 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.686      16.059         gvrd_test/gvrd/N91
 CLMS_214_253/D3                                                           f       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3

 Data arrival time                                                  16.059         Logic Levels: 6  
                                                                                   Logic: 1.987ns(21.567%), Route: 7.226ns(78.433%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      13.760         gvrd_test/rgmii_clk
 CLMS_214_253/CLK                                                          r       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.071      14.831                          
 clock uncertainty                                      -0.050      14.781                          

 Setup time                                             -0.287      14.494                          

 Data required time                                                 14.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.494                          
 Data arrival time                                                  16.059                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.565                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.223       7.069 f       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.400       7.469         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.380       7.849 f       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.356       8.205         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.244       8.449 f       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.260       8.709         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.162       8.871 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.269       9.140         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.360       9.500 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.255       9.755         gvrd_test/gvrd/_N14130
                                   td                    0.368      10.123 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.123         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.044      10.167 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.167         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      10.373 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.686      16.059         gvrd_test/gvrd/N91
 CLMA_214_252/D3                                                           f       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3

 Data arrival time                                                  16.059         Logic Levels: 6  
                                                                                   Logic: 1.987ns(21.567%), Route: 7.226ns(78.433%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      13.760         gvrd_test/rgmii_clk
 CLMA_214_252/CLK                                                          r       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.071      14.831                          
 clock uncertainty                                      -0.050      14.781                          

 Setup time                                             -0.287      14.494                          

 Data required time                                                 14.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.494                          
 Data arrival time                                                  16.059                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.565                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMS_214_261/CLK                                                          r       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/CLK

 CLMS_214_261/Q1                   tco                   0.223       7.069 f       gvrd_test/gvrd/wait_cnt[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.400       7.469         gvrd_test/gvrd/wait_cnt [5]
 CLMA_214_236/Y0                   td                    0.380       7.849 f       gvrd_test/gvrd/N182_8/gateop_perm/Z
                                   net (fanout=1)        0.356       8.205         gvrd_test/gvrd/_N26957
 CLMA_214_244/Y1                   td                    0.244       8.449 f       gvrd_test/gvrd/N182_28/gateop_perm/Z
                                   net (fanout=1)        0.260       8.709         gvrd_test/gvrd/_N26977
 CLMA_210_249/Y3                   td                    0.162       8.871 r       gvrd_test/gvrd/N182_32/gateop_perm/Z
                                   net (fanout=6)        0.269       9.140         gvrd_test/gvrd/N256 [6]
 CLMA_218_248/Y3                   td                    0.360       9.500 f       gvrd_test/gvrd/N55_10[1]/gateop/F
                                   net (fanout=1)        0.255       9.755         gvrd_test/gvrd/_N14130
                                   td                    0.368      10.123 f       gvrd_test/gvrd/N91.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.123         gvrd_test/gvrd/N91.co [2]
 CLMA_218_252/COUT                 td                    0.044      10.167 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.167         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      10.373 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.671      16.044         gvrd_test/gvrd/N91
 CLMA_218_256/B3                                                           f       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  16.044         Logic Levels: 6  
                                                                                   Logic: 1.987ns(21.603%), Route: 7.211ns(78.397%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       8.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       9.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      13.760         gvrd_test/rgmii_clk
 CLMA_218_256/CLK                                                          r       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.067      14.827                          
 clock uncertainty                                      -0.050      14.777                          

 Setup time                                             -0.287      14.490                          

 Data required time                                                 14.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.490                          
 Data arrival time                                                  16.044                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.554                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005       5.760         gvrd_test/rgmii_clk
 CLMS_242_285/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/CLK

 CLMS_242_285/Q1                   tco                   0.180       5.940 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[31]/opit_0/Q
                                   net (fanout=2)        0.061       6.001         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [31]
 CLMA_242_284/C4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMA_242_284/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.028       5.747                          

 Data required time                                                  5.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.747                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005       5.760         gvrd_test/rgmii_clk
 CLMA_194_296/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/CLK

 CLMA_194_296/Q0                   tco                   0.179       5.939 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg[7]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       6.001         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/state_reg [7]
 CLMA_194_297/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMA_194_297/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/L4
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005       5.760         gvrd_test/rgmii_clk
 CLMA_182_316/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/CLK

 CLMA_182_316/Q0                   tco                   0.179       5.939 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.064       6.003         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg [3]
 CLMA_182_317/B4                                                           f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.003         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037       6.846         gvrd_test/rgmii_clk
 CLMA_182_317/CLK                                                          r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/arp_rx_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   6.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.220      33.597 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.445      34.042         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.264      34.306 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.067      34.373         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.162      34.535 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.072      34.607         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.212      34.819 f       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.427      35.246         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.250      35.496 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.496         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      35.702 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.686      41.388         gvrd_test/gvrd/N91
 CLMS_214_253/D3                                                           f       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/L3

 Data arrival time                                                  41.388         Logic Levels: 5  
                                                                                   Logic: 1.314ns(16.402%), Route: 6.697ns(83.598%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      37.760         gvrd_test/rgmii_clk
 CLMS_214_253/CLK                                                          r       gvrd_test/gvrd/wait_cnt[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      37.760                          
 clock uncertainty                                      -0.050      37.710                          

 Setup time                                             -0.287      37.423                          

 Data required time                                                 37.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.423                          
 Data arrival time                                                  41.388                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.965                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.220      33.597 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.445      34.042         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.264      34.306 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.067      34.373         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.162      34.535 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.072      34.607         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.212      34.819 f       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.427      35.246         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.250      35.496 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.496         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      35.702 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.686      41.388         gvrd_test/gvrd/N91
 CLMA_214_252/D3                                                           f       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/L3

 Data arrival time                                                  41.388         Logic Levels: 5  
                                                                                   Logic: 1.314ns(16.402%), Route: 6.697ns(83.598%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      37.760         gvrd_test/rgmii_clk
 CLMA_214_252/CLK                                                          r       gvrd_test/gvrd/wait_cnt[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      37.760                          
 clock uncertainty                                      -0.050      37.710                          

 Setup time                                             -0.287      37.423                          

 Data required time                                                 37.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.423                          
 Data arrival time                                                  41.388                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.965                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK
Endpoint    : gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3
Path Group  : rgmii_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 Y11                                                     0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      30.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      30.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      30.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      32.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      32.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      33.377         ntclkbufg_1      
 CLMS_274_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/CLK

 CLMS_274_245/Q3                   tco                   0.220      33.597 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.445      34.042         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
 CLMA_250_253/Y2                   td                    0.264      34.306 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.067      34.373         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
 CLMA_250_253/Y0                   td                    0.162      34.535 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.072      34.607         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
 CLMA_250_253/Y1                   td                    0.212      34.819 f       gvrd_test/gvrd/N55_8[4]/gateop/F
                                   net (fanout=1)        0.427      35.246         gvrd_test/gvrd/_N14119
 CLMA_218_252/COUT                 td                    0.250      35.496 r       gvrd_test/gvrd/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.496         gvrd_test/gvrd/N91.co [6]
 CLMA_218_256/Y0                   td                    0.206      35.702 f       gvrd_test/gvrd/N91.eq_4/gateop_perm/Y
                                   net (fanout=32)       5.671      41.373         gvrd_test/gvrd/N91
 CLMA_218_256/B3                                                           f       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  41.373         Logic Levels: 5  
                                                                                   Logic: 1.314ns(16.433%), Route: 6.682ns(83.567%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 F14                                                     0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      32.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      32.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      32.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      33.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      35.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      36.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      36.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      37.760         gvrd_test/rgmii_clk
 CLMA_218_256/CLK                                                          r       gvrd_test/gvrd/wait_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      37.760                          
 clock uncertainty                                      -0.050      37.710                          

 Setup time                                             -0.287      37.423                          

 Data required time                                                 37.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.423                          
 Data arrival time                                                  41.373                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.950                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_286_244/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_286_244/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063       3.419         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [6]
 CLMA_286_245/M0                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   3.419         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_286_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                              -0.011       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   3.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.354                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMS_282_237/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_282_237/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.492         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [1]
 CLMA_282_232/M3                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_282_232/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                              -0.011       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.281                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rgmii_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_282_236/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_282_236/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.492         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [2]
 CLMA_282_232/M2                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925       6.734         gvrd_test/rgmii_clk
 CLMA_282_232/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       6.734                          
 clock uncertainty                                       0.050       6.784                          

 Hold time                                              -0.011       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.281                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L3
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.918       2.946         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.946 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.871         ntclkbufg_5      
 CLMS_242_205/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_242_205/Q0                   tco                   0.221       4.092 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.606       4.698         ES8156_i2s_tx/ws_d [1]
 CLMA_266_204/A3                                                           f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.698         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.723%), Route: 0.606ns(73.277%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.959       7.880         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.880 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.798         ntclkbufg_5      
 CLMA_266_204/CLK                                                          f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.076       8.874                          
 clock uncertainty                                      -0.050       8.824                          

 Setup time                                             -0.288       8.536                          

 Data required time                                                  8.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.536                          
 Data arrival time                                                   4.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.838                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_MUX4TO1Q/S0
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.918       2.946         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.946 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.871         ntclkbufg_5      
 CLMS_242_205/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_242_205/Q0                   tco                   0.221       4.092 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.618       4.710         ES8156_i2s_tx/ws_d [1]
 CLMA_266_204/B3                                                           f       ES8156_i2s_tx/sr[5]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   4.710         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.341%), Route: 0.618ns(73.659%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.959       7.880         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.880 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.798         ntclkbufg_5      
 CLMA_266_204/CLK                                                          f       ES8156_i2s_tx/sr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.076       8.874                          
 clock uncertainty                                      -0.050       8.824                          

 Setup time                                             -0.267       8.557                          

 Data required time                                                  8.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.557                          
 Data arrival time                                                   4.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.847                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.918       2.946         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       2.946 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.871         ntclkbufg_5      
 CLMS_242_205/CLK                                                          r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_242_205/Q0                   tco                   0.221       4.092 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.528       4.620         ES8156_i2s_tx/ws_d [1]
 CLMA_266_208/A3                                                           f       ES8156_i2s_tx/sr[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   4.620         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.506%), Route: 0.528ns(70.494%)
----------------------------------------------------------------------------------------------------

 Clock sclk (falling edge)                               5.000       5.000 f                        
 W6                                                      0.000       5.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       5.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784       5.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       5.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.959       7.880         nt_es1_dsclk     
 USCM_84_116/CLK_USCM              td                    0.000       7.880 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.918       8.798         ntclkbufg_5      
 CLMA_266_208/CLK                                                          f       ES8156_i2s_tx/sr[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.076       8.874                          
 clock uncertainty                                      -0.050       8.824                          

 Setup time                                             -0.288       8.536                          

 Data required time                                                  8.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.536                          
 Data arrival time                                                   4.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.916                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/L4
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_270_204/CLK                                                          r       ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_204/Q0                   tco                   0.179       3.353 f       ES7243_i2s_rx/sr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.412         ES7243_i2s_rx/sr [8]
 CLMS_270_205/B4                                                           f       ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 CLMS_270_205/CLK                                                          r       ES7243_i2s_rx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.029       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : echo_des/y_tmp[21]/opit_0_A2Q21/CLK
Endpoint    : echo_des/y_n[5]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_250_201/CLK                                                          r       echo_des/y_tmp[21]/opit_0_A2Q21/CLK

 CLMA_250_201/Q0                   tco                   0.179       3.353 f       echo_des/y_tmp[21]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.130       3.483         echo_des/y_tmp [20]
 CLMA_250_200/AD                                                           f       echo_des/y_n[5]/opit_0/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 CLMA_250_200/CLK                                                          r       echo_des/y_n[5]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                               0.040       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895       3.174         ntclkbufg_1      
 CLMA_282_248/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_282_248/Q0                   tco                   0.182       3.356 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.262       3.618         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/wr_addr [8]
 DRM_278_232/ADA1[12]                                                      r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]

 Data arrival time                                                   3.618         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.991%), Route: 0.262ns(59.009%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.166       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925      14.734         gvrd_test/rgmii_clk
 CLMS_266_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_266_245/Q2                   tco                   0.223      14.957 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.176      15.133         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [5]
 CLMS_262_245/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.133         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.890%), Route: 0.176ns(44.110%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 CLMS_262_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.024      13.148                          

 Data required time                                                 13.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.148                          
 Data arrival time                                                  15.133                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.985                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.925      14.734         gvrd_test/rgmii_clk
 CLMA_270_244/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_270_244/Q2                   tco                   0.223      14.957 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079      15.036         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [7]
 CLMS_270_245/M1                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  15.036         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.841%), Route: 0.079ns(26.159%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 CLMS_270_245/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                             -0.068      13.056                          

 Data required time                                                 13.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.056                          
 Data arrival time                                                  15.036                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.980                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       8.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       8.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       8.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       9.346         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.942      12.288 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521      13.809         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      13.809 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.037      14.846         gvrd_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.221      15.067 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079      15.146         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [9]
 CLMS_270_253/M0                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  15.146         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.005      13.284         ntclkbufg_1      
 CLMS_270_253/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      13.284                          
 clock uncertainty                                      -0.050      13.234                          

 Setup time                                             -0.068      13.166                          

 Data required time                                                 13.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.166                          
 Data arrival time                                                  15.146                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.980                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.005      45.760         gvrd_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_270_252/Q2                   tco                   0.180      45.940 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      45.998         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [8]
 CLMS_270_253/CD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  45.998         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      1.037      43.489         ntclkbufg_1      
 CLMS_270_253/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      43.489                          
 clock uncertainty                                       0.050      43.539                          

 Hold time                                               0.040      43.579                          

 Data required time                                                 43.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.579                          
 Data arrival time                                                  45.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.419                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      45.650         gvrd_test/rgmii_clk
 CLMA_266_248/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_266_248/Q3                   tco                   0.178      45.828 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      45.886         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [10]
 CLMS_266_249/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  45.886         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      43.377         ntclkbufg_1      
 CLMS_266_249/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      43.377                          
 clock uncertainty                                       0.050      43.427                          

 Hold time                                               0.040      43.467                          

 Data required time                                                 43.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.467                          
 Data arrival time                                                  45.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.419                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 F14                                                     0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057      40.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735      40.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      40.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363      41.193         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      43.262 r       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      44.755         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      44.755 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     0.895      45.650         gvrd_test/rgmii_clk
 CLMS_270_237/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_270_237/Q3                   tco                   0.178      45.828 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      45.888         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
 CLMA_270_236/AD                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  45.888         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 Y11                                                     0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      40.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861      40.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058      40.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455      42.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      42.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925      43.377         ntclkbufg_1      
 CLMA_270_236/CLK                                                          r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      43.377                          
 clock uncertainty                                       0.050      43.427                          

 Hold time                                               0.040      43.467                          

 Data required time                                                 43.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.467                          
 Data arrival time                                                  45.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.421                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.775       4.363         test_eth         
 CLMS_266_213/Y2                   td                    0.264       4.627 f       N194[4]/gateop_perm/Z
                                   net (fanout=1)        0.633       5.260         audio_data[4]    
 DRM_278_232/DA1[4]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[4]

 Data arrival time                                                   5.260         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.621%), Route: 1.408ns(74.379%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   5.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.885                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.772       4.360         test_eth         
 CLMA_262_220/Y1                   td                    0.244       4.604 f       N194[12]/gateop_perm/Z
                                   net (fanout=1)        0.635       5.239         audio_data[12]   
 DRM_278_232/DA1[13]                                                       f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[13]

 Data arrival time                                                   5.239         Logic Levels: 1  
                                                                                   Logic: 0.465ns(24.840%), Route: 1.407ns(75.160%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   5.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.906                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.925       3.367         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.221       3.588 f       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.749       4.337         test_eth         
 CLMA_262_212/Y1                   td                    0.244       4.581 f       N194[0]/gateop_perm/Z
                                   net (fanout=1)        0.640       5.221         audio_data[0]    
 DRM_278_232/DA1[0]                                                        f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   5.221         Logic Levels: 1  
                                                                                   Logic: 0.465ns(25.081%), Route: 1.389ns(74.919%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 Y11                                                     0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078      10.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735      10.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038      10.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      12.279         _N20             
 USCM_84_115/CLK_USCM              td                    0.000      12.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.895      13.174         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000      13.174                          
 clock uncertainty                                      -0.050      13.124                          

 Setup time                                              0.021      13.145                          

 Data required time                                                 13.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.145                          
 Data arrival time                                                   5.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.924                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[7]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.451       3.798         test_eth         
 CLMA_262_216/Y0                   td                    0.167       3.965 r       N194[7]/gateop_perm/Z
                                   net (fanout=1)        0.468       4.433         audio_data[7]    
 DRM_278_232/DA1[7]                                                        r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[7]

 Data arrival time                                                   4.433         Logic Levels: 1  
                                                                                   Logic: 0.349ns(27.524%), Route: 0.919ns(72.476%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.904                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[10]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.512       3.859         test_eth         
 CLMA_262_216/Y2                   td                    0.184       4.043 r       N194[9]/gateop_perm/Z
                                   net (fanout=1)        0.395       4.438         audio_data[9]    
 DRM_278_232/DA1[10]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[10]

 Data arrival time                                                   4.438         Logic Levels: 1  
                                                                                   Logic: 0.366ns(28.751%), Route: 0.907ns(71.249%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.909                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[9]
Path Group  : sclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=598)      0.895       3.165         ntclkbufg_2      
 CLMS_218_221/CLK                                                          r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/CLK

 CLMS_218_221/Q0                   tco                   0.182       3.347 r       ubus/u_local_bus_slve_cis/reg1[3]/opit_0/Q
                                   net (fanout=17)       0.513       3.860         test_eth         
 CLMA_262_216/Y1                   td                    0.177       4.037 r       N194[8]/gateop_perm/Z
                                   net (fanout=1)        0.402       4.439         audio_data[8]    
 DRM_278_232/DA1[9]                                                        r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[9]

 Data arrival time                                                   4.439         Logic Levels: 1  
                                                                                   Logic: 0.359ns(28.179%), Route: 0.915ns(71.821%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=865)      0.925       3.377         ntclkbufg_1      
 DRM_278_232/CLKA[1]                                                       r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.102       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   4.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.910                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_224/CLK                                                          r       rstn_1ms[8]/opit_0_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.220       3.313 f       rstn_1ms[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.369       3.682         rstn_1ms[8]      
 CLMS_266_225/Y1                   td                    0.360       4.042 f       N241_7/gateop_perm/Z
                                   net (fanout=1)        0.265       4.307         _N25019          
 CLMS_266_229/Y1                   td                    0.162       4.469 r       N241_19/gateop_perm/Z
                                   net (fanout=28)       0.192       4.661         rstn_out         
 CLMS_266_221/Y1                   td                    0.360       5.021 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.234       5.255         ES7243E_reg_config/N14_rnmt
 CLMS_266_221/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.255         Logic Levels: 3  
                                                                                   Logic: 1.102ns(50.971%), Route: 1.060ns(49.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMS_266_221/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192      84.457                          
 clock uncertainty                                      -0.150      84.307                          

 Setup time                                             -0.093      84.214                          

 Data required time                                                 84.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 84.214                          
 Data arrival time                                                   5.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.959                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q0                   tco                   0.223       3.316 r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.075       3.391         ES7243E_reg_config/clock_cnt [1]
 CLMA_286_232/Y2                   td                    0.379       3.770 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=5)        0.248       4.018         ES7243E_reg_config/N6_inv
 CLMS_282_233/CE                                                           f       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.018         Logic Levels: 1  
                                                                                   Logic: 0.602ns(65.081%), Route: 0.323ns(34.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMS_282_233/CLK                                                          r       ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      84.453                          
 clock uncertainty                                      -0.150      84.303                          

 Setup time                                             -0.476      83.827                          

 Data required time                                                 83.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.827                          
 Data arrival time                                                   4.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.809                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[18]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_266_220/CLK                                                          r       rstn_1ms[4]/opit_0_A2Q21/CLK

 CLMA_266_220/Q3                   tco                   0.220       3.313 f       rstn_1ms[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.346       3.659         rstn_1ms[4]      
 CLMA_266_220/COUT                 td                    0.268       3.927 r       rstn_1ms[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.927         _N3087           
                                   td                    0.044       3.971 r       rstn_1ms[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.971         _N3089           
 CLMA_266_224/COUT                 td                    0.044       4.015 r       rstn_1ms[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.015         _N3091           
                                   td                    0.044       4.059 r       rstn_1ms[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.059         _N3093           
 CLMA_266_228/COUT                 td                    0.044       4.103 r       rstn_1ms[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.103         _N3095           
                                   td                    0.044       4.147 r       rstn_1ms[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.147         _N3097           
 CLMA_266_232/COUT                 td                    0.044       4.191 r       rstn_1ms[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.191         _N3099           
 CLMA_266_236/CIN                                                          r       rstn_1ms[18]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.191         Logic Levels: 4  
                                                                                   Logic: 0.752ns(68.488%), Route: 0.346ns(31.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 P20                                                     0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.453         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      82.188 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.188         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      82.226 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      82.689         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078      82.767 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      83.370         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      83.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895      84.265         ntclkbufg_7      
 CLMA_266_236/CLK                                                          r       rstn_1ms[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.192      84.457                          
 clock uncertainty                                      -0.150      84.307                          

 Setup time                                             -0.132      84.175                          

 Data required time                                                 84.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 84.175                          
 Data arrival time                                                   4.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.984                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q1                   tco                   0.180       3.066 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.125         ES7243E_reg_config/clock_cnt [2]
 CLMA_286_233/C4                                                           f       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.028       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q3                   tco                   0.178       3.064 f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.125         ES7243E_reg_config/clock_cnt [0]
 CLMA_286_233/D4                                                           f       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.895       2.886         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_286_233/Q0                   tco                   0.179       3.065 f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.126         ES7243E_reg_config/clock_cnt [1]
 CLMA_286_233/B4                                                           f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=15)       0.925       3.093         ntclkbufg_7      
 CLMA_286_233/CLK                                                          r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.029       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.223       3.322 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.365       3.687         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.244       3.931 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.356       4.287         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.150       4.437 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.255       4.692         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.151       4.843 f       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.405       5.248         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.360       5.608 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.189       5.797         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y1                    td                    0.224       6.021 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.263       6.284         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_314_85/Y0                    td                    0.226       6.510 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.256       6.766         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_85/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.766         Logic Levels: 6  
                                                                                   Logic: 1.578ns(43.032%), Route: 2.089ns(56.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMS_310_85/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.192     103.084                          
 clock uncertainty                                      -0.150     102.934                          

 Setup time                                             -0.476     102.458                          

 Data required time                                                102.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.458                          
 Data arrival time                                                   6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.692                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.223       3.322 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.365       3.687         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.244       3.931 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.356       4.287         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.150       4.437 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.255       4.692         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.151       4.843 f       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.405       5.248         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.360       5.608 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.189       5.797         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y1                    td                    0.224       6.021 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.263       6.284         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_314_85/Y0                    td                    0.226       6.510 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.256       6.766         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_85/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.766         Logic Levels: 6  
                                                                                   Logic: 1.578ns(43.032%), Route: 2.089ns(56.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMS_310_85/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.192     103.084                          
 clock uncertainty                                      -0.150     102.934                          

 Setup time                                             -0.476     102.458                          

 Data required time                                                102.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.458                          
 Data arrival time                                                   6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.692                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_310_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_92/Q1                    tco                   0.223       3.322 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.365       3.687         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_302_97/Y1                    td                    0.244       3.931 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.356       4.287         ms72xx_ctl/ms7200_ctl/_N19724
 CLMA_302_88/Y2                    td                    0.150       4.437 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.255       4.692         ms72xx_ctl/ms7200_ctl/_N19732
 CLMS_298_89/Y1                    td                    0.151       4.843 f       ms72xx_ctl/ms7200_ctl/N8_1/gateop_perm/Z
                                   net (fanout=15)       0.405       5.248         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_81/Y3                    td                    0.360       5.608 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.270       5.878         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_88/Y0                    td                    0.150       6.028 f       ms72xx_ctl/ms7200_ctl/state_reg[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.363       6.391         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMS_310_85/Y3                    td                    0.360       6.751 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.328       7.079         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_310_80/B4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.079         Logic Levels: 6  
                                                                                   Logic: 1.638ns(41.156%), Route: 2.342ns(58.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMA_310_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192     103.084                          
 clock uncertainty                                      -0.150     102.934                          

 Setup time                                             -0.092     102.842                          

 Data required time                                                102.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.842                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.763                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.184       3.076 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.216         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.216         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.166       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_76/CLK                                                           r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_76/Q3                    tco                   0.182       3.074 r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.140       3.214         ms72xx_ctl/ms7200_ctl/cmd_index [3]
 DRM_306_68/ADA0[8]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   3.214         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_68/CLKA[0]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.127       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_302_141/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_141/Q1                   tco                   0.184       3.076 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.275         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_306_128/ADA0[10]                                                      r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.275         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.166       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[8]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 APM_258_164/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_258_164/PO[0]                 tco                   2.016       5.109 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.109         mfcc_u/Squares/_N2973
 APM_258_176/PO[0]                 td                    1.339       6.448 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.448         mfcc_u/Squares/_N172
 APM_258_192/P[26]                 td                    1.398       7.846 f       mfcc_u/Squares/N8_m3/gopapm/P[26]
                                   net (fanout=1)        0.347       8.193         mfcc_u/Squares/_N234
 APM_258_204/Z[8]                                                          f       mfcc_u/Squares/N8_m4/gopapm/Z[8]

 Data arrival time                                                   8.193         Logic Levels: 2  
                                                                                   Logic: 4.753ns(93.196%), Route: 0.347ns(6.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895      12.886         ntclkbufg_0      
 APM_258_204/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.192      13.078                          
 clock uncertainty                                      -0.150      12.928                          

 Setup time                                             -1.570      11.358                          

 Data required time                                                 11.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.358                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[11]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 APM_258_164/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_258_164/PO[0]                 tco                   2.016       5.109 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.109         mfcc_u/Squares/_N2973
 APM_258_176/PO[0]                 td                    1.339       6.448 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.448         mfcc_u/Squares/_N172
 APM_258_192/P[27]                 td                    1.398       7.846 f       mfcc_u/Squares/N8_m3/gopapm/P[27]
                                   net (fanout=15)       0.347       8.193         mfcc_u/Squares/_N235
 APM_258_204/Z[11]                                                         f       mfcc_u/Squares/N8_m4/gopapm/Z[11]

 Data arrival time                                                   8.193         Logic Levels: 2  
                                                                                   Logic: 4.753ns(93.196%), Route: 0.347ns(6.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895      12.886         ntclkbufg_0      
 APM_258_204/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.192      13.078                          
 clock uncertainty                                      -0.150      12.928                          

 Setup time                                             -1.570      11.358                          

 Data required time                                                 11.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.358                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N8_m1/gopapm/CLK
Endpoint    : mfcc_u/Squares/N8_m4/gopapm/Z[13]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 APM_258_164/CLK                                                           r       mfcc_u/Squares/N8_m1/gopapm/CLK

 APM_258_164/PO[0]                 tco                   2.016       5.109 r       mfcc_u/Squares/N8_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.109         mfcc_u/Squares/_N2973
 APM_258_176/PO[0]                 td                    1.339       6.448 r       mfcc_u/Squares/N8_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.448         mfcc_u/Squares/_N172
 APM_258_192/P[27]                 td                    1.398       7.846 f       mfcc_u/Squares/N8_m3/gopapm/P[27]
                                   net (fanout=15)       0.347       8.193         mfcc_u/Squares/_N235
 APM_258_204/Z[13]                                                         f       mfcc_u/Squares/N8_m4/gopapm/Z[13]

 Data arrival time                                                   8.193         Logic Levels: 2  
                                                                                   Logic: 4.753ns(93.196%), Route: 0.347ns(6.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895      12.886         ntclkbufg_0      
 APM_258_204/CLK                                                           r       mfcc_u/Squares/N8_m4/gopapm/CLK
 clock pessimism                                         0.192      13.078                          
 clock uncertainty                                      -0.150      12.928                          

 Setup time                                             -1.570      11.358                          

 Data required time                                                 11.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.358                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.180       3.066 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.164       3.230         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_121/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WADM4

 Data arrival time                                                   3.230         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.326%), Route: 0.164ns(47.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMS_102_121/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                               0.293       3.209                          

 Data required time                                                  3.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.209                          
 Data arrival time                                                   3.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.180       3.066 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.164       3.230         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_121/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WADM4

 Data arrival time                                                   3.230         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.326%), Route: 0.164ns(47.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMS_102_121/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_7/ram32x1dp/WCLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                               0.293       3.209                          

 Data required time                                                  3.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.209                          
 Data arrival time                                                   3.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WADM4
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK

 CLMS_102_129/Q2                   tco                   0.180       3.066 f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.233       3.299         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/wr_addr [4]
 CLMS_102_125/CE                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   3.299         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.584%), Route: 0.233ns(56.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMS_102_125/CLK                                                          r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                               0.293       3.209                          

 Data required time                                                  3.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.209                          
 Data arrival time                                                   3.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.090                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[6]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMA_314_88/CLK                                                           r       rstn_1ms_hdmi[6]/opit_0_A2Q21/CLK

 CLMA_314_88/Q1                    tco                   0.223       3.322 f       rstn_1ms_hdmi[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.257       3.579         rstn_1ms_hdmi[6] 
 CLMS_310_93/Y3                    td                    0.360       3.939 f       N267_10/gateop_perm/Z
                                   net (fanout=2)        0.268       4.207         _N25089          
 CLMS_314_89/Y0                    td                    0.380       4.587 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.249       4.836         ms72xx_ctl/N0_rnmt
 CLMS_310_89/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.836         Logic Levels: 2  
                                                                                   Logic: 0.963ns(55.440%), Route: 0.774ns(44.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084     101.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     101.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.892         ntclkbufg_4      
 CLMS_310_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.080                          
 clock uncertainty                                      -0.150     102.930                          

 Recovery time                                          -0.476     102.454                          

 Data required time                                                102.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.454                          
 Data arrival time                                                   4.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.618                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[13]/opit_0_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.892         ntclkbufg_4      
 CLMA_314_96/CLK                                                           r       rstn_1ms_hdmi[13]/opit_0_AQ/CLK

 CLMA_314_96/Q0                    tco                   0.182       3.074 r       rstn_1ms_hdmi[13]/opit_0_AQ/Q
                                   net (fanout=3)        0.159       3.233         rstn_1ms_hdmi[13]
 CLMS_314_89/Y0                    td                    0.184       3.417 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.198       3.615         ms72xx_ctl/N0_rnmt
 CLMS_310_89/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.615         Logic Levels: 1  
                                                                                   Logic: 0.366ns(50.622%), Route: 0.357ns(49.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.099         ntclkbufg_4      
 CLMS_310_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                           -0.187       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                   3.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.891                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.220       3.313 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.806       4.119         algorithm/separate1_d1
 DRM_278_252/RSTA[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.220ns(21.442%), Route: 0.806ns(78.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005      12.996         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.177      13.173                          
 clock uncertainty                                      -0.150      13.023                          

 Recovery time                                          -0.042      12.981                          

 Data required time                                                 12.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.981                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.862                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.925       3.093         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.220       3.313 f       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.806       4.119         algorithm/separate1_d1
 DRM_278_252/RSTB[0]                                                       f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.220ns(21.442%), Route: 0.806ns(78.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      11.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078      11.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      11.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000      11.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.005      12.996         ntclkbufg_0      
 DRM_278_252/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      13.173                          
 clock uncertainty                                      -0.150      13.023                          

 Recovery time                                          -0.031      12.992                          

 Data required time                                                 12.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.992                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.873                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.182       3.068 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.629       3.697         algorithm/separate1_d1
 DRM_278_252/RSTA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.697         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.441%), Route: 0.629ns(77.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.022       3.006                          

 Data required time                                                  3.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.006                          
 Data arrival time                                                   3.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/opit_0/CLK
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N21             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     0.895       2.886         ntclkbufg_0      
 CLMA_230_237/CLK                                                          r       algorithm/separate1_d1/opit_0/CLK

 CLMA_230_237/Q3                   tco                   0.182       3.068 r       algorithm/separate1_d1/opit_0/Q
                                   net (fanout=12)       0.629       3.697         algorithm/separate1_d1
 DRM_278_252/RSTB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.697         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.441%), Route: 0.629ns(77.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N21             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_100M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5052)     1.037       3.205         ntclkbufg_0      
 DRM_278_252/CLKB[0]                                                       r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.036       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_323_373/CLK_SYS                                                       f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_373/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/ntO
 IOBS_TB_321_376/PAD               td                    3.528      10.866 f       gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[2]  
 C18                                                                       f       rgmii_txd[2] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_tx_ctl (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (falling edge)                          0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N23             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1713)     1.053       6.916         gvrd_test/rgmii_clk
 IOL_311_374/CLK_SYS                                                       f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_311_374/DO                    tco                   0.422       7.338 f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         gvrd_test/rgmii_interface/gtp_outbuft1/ntO
 IOBD_308_376/PAD                  td                    3.528      10.866 f       gvrd_test/rgmii_interface/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.117      10.983         rgmii_tx_ctl     
 B18                                                                       f       rgmii_tx_ctl (port)

 Data arrival time                                                  10.983         Logic Levels: 1  
                                                                                   Logic: 3.950ns(97.123%), Route: 0.117ns(2.877%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         gvrd_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         gvrd_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         gvrd_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.504       5.000           0.496           High Pulse Width  CLMS_282_217/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 4.504       5.000           0.496           High Pulse Width  CLMS_282_217/CLK        key_ctl/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 4.504       5.000           0.496           High Pulse Width  CLMS_290_217/CLK        key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_178_128/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           Low Pulse Width   DRM_178_128/CLKA[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           High Pulse Width  DRM_178_128/CLKB[0]     spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{rgmii_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.480       4.000           1.520           High Pulse Width  CLMS_226_289/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.480       4.000           1.520           Low Pulse Width   CLMS_226_289/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 2.480       4.000           1.520           High Pulse Width  CLMS_226_293/CLK        gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.090       5.000           0.910           High Pulse Width  APM_206_28/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 4.090       5.000           0.910           Low Pulse Width   APM_206_28/CLK          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
 4.090       5.000           0.910           High Pulse Width  APM_206_116/CLK         echo_des/genblk2[1].mul_ex/u_ipml_mult_mul/mult_0/gopapm/CLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.193      40.689          0.496           High Pulse Width  CLMS_282_233/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
 40.193      40.689          0.496           High Pulse Width  CLMS_266_221/CLK        rstn_1ms[0]/opit_0_L5Q_perm/CLK
 40.194      40.690          0.496           Low Pulse Width   CLMS_282_233/CLK        ES7243E_reg_config/clock_i2c/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_306_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_98_121/CLK         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_98_121/CLK         mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/ram32x1dp/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_102_121/CLK        mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/ram32x1dp/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                              
+----------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/place_route/top_pnr.adf       
| Output     | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/top_rtp.adf     
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/top.rtr         
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/report_timing/rtr.db          
+----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,253 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:19s
