Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 26 14:45:17 2021
| Host         : matiaspc running 64-bit Linux Mint 20.1
| Command      : report_methodology -file mult_config_2_methodology_drc_routed.rpt -pb mult_config_2_methodology_drc_routed.pb -rpx mult_config_2_methodology_drc_routed.rpx
| Design       : mult_config_2
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_mult_config_2
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert             | 4          |
| TIMING-15 | Warning  | Large hold violation on inter-clock path | 1          |
| TIMING-16 | Warning  | Large setup violation                    | 46         |
| TIMING-20 | Warning  | Non-clocked latch                        | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 21         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell contador_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) contador_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell contador_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) contador_reg[0]_C/CLR, contador_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell contador_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) contador_reg[1]_P/PRE, contador_reg[1]_P_replica/PRE
contador_reg[1]_P_replica_1/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell contador_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) contador_reg[1]_C/CLR, contador_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.323 ns between control[1] (clocked by clk) and S1_reg_reg[0]/D (clocked by clk) that results in large hold timing violation(s) of -1.273 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -14.670 ns between contador_reg[0]_P/C (clocked by clk) and ready (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -15.836 ns between contador_reg[0]_P/C (clocked by clk) and S[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -16.707 ns between contador_reg[0]_P/C (clocked by clk) and S[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -17.281 ns between contador_reg[0]_P/C (clocked by clk) and S[8] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -17.459 ns between contador_reg[0]_P/C (clocked by clk) and S[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -17.483 ns between contador_reg[0]_P/C (clocked by clk) and S[4] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -18.179 ns between contador_reg[0]_P/C (clocked by clk) and S[3] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -18.319 ns between contador_reg[0]_P/C (clocked by clk) and S[5] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -18.509 ns between contador_reg[0]_P/C (clocked by clk) and S[6] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -18.717 ns between contador_reg[0]_P/C (clocked by clk) and S[7] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -18.757 ns between contador_reg[0]_P/C (clocked by clk) and S[9] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -18.789 ns between contador_reg[0]_P/C (clocked by clk) and S[15] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -18.858 ns between contador_reg[0]_P/C (clocked by clk) and S[10] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -18.935 ns between contador_reg[0]_P/C (clocked by clk) and S[14] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -19.080 ns between contador_reg[0]_P/C (clocked by clk) and S[11] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -19.101 ns between contador_reg[0]_P/C (clocked by clk) and S[13] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -19.219 ns between contador_reg[0]_P/C (clocked by clk) and S[12] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between control[1] (clocked by clk) and contador_reg[1]_P/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.956 ns between control[1] (clocked by clk) and contador_reg[1]_C/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.168 ns between control[0] (clocked by clk) and contador_reg[1]_P_replica/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between control[0] (clocked by clk) and contador_reg[1]_P_replica_1/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.357 ns between contador_reg[1]_C/C (clocked by clk) and contador_reg[0]_P/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between contador_reg[1]_C/C (clocked by clk) and contador_reg[0]_C/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.838 ns between contador_reg[0]_P/C (clocked by clk) and S1_reg_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.340 ns between contador_reg[0]_P/C (clocked by clk) and left_1_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.399 ns between contador_reg[0]_P/C (clocked by clk) and left_2_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.573 ns between contador_reg[0]_P/C (clocked by clk) and bottomL_1_reg/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between contador_reg[0]_P/C (clocked by clk) and bottomL_2_reg/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between contador_reg[0]_P/C (clocked by clk) and left_4_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.776 ns between contador_reg[0]_P/C (clocked by clk) and bottomL_3_reg/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between contador_reg[0]_P/C (clocked by clk) and left_3_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.904 ns between contador_reg[0]_P/C (clocked by clk) and left_3_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.003 ns between contador_reg[0]_P/C (clocked by clk) and left_3_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.033 ns between contador_reg[0]_P/C (clocked by clk) and left_1_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.268 ns between contador_reg[0]_P/C (clocked by clk) and left_2_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.347 ns between contador_reg[0]_P/C (clocked by clk) and left_2_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.422 ns between contador_reg[0]_P/C (clocked by clk) and left_1_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.482 ns between contador_reg[0]_P/C (clocked by clk) and S5_reg_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.580 ns between contador_reg[0]_P/C (clocked by clk) and left_4_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.625 ns between contador_reg[0]_P/C (clocked by clk) and S2_reg_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.823 ns between contador_reg[0]_P/C (clocked by clk) and left_4_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between contador_reg[0]_P/C (clocked by clk) and S3_reg_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -6.843 ns between contador_reg[0]_P/C (clocked by clk) and S1_reg_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -7.086 ns between contador_reg[0]_P/C (clocked by clk) and S3_reg_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -7.203 ns between contador_reg[0]_P/C (clocked by clk) and S2_reg_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -9.131 ns between contador_reg[0]_P/C (clocked by clk) and S5_reg_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch contador_reg[0]_LDC cannot be properly analyzed as its control pin contador_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch contador_reg[1]_LDC cannot be properly analyzed as its control pin contador_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'A[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {A[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 269)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'B[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {B[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 271)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'Ma' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports Ma]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 275)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'Mb' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports Mb]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 277)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'control[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {control[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 273)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'control[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {control[*]}]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 273)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'reset' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports reset]
/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc (Line: 279)
Related violations: <none>


