# Copyright (c) 2024 Seb Holzapfel <me@sebholzapfel.com>
#
# SPDX-License-Identifier: CERN-OHL-S-2.0
"""
8-voice touch/MIDI polysynth with scope.

    .. code-block:: text

        Pitch / Touch         Audio / CV
                     ┌────┐
        C2    touch0 │in0 │◄─ phase modulation
        G2    touch1 │in1 │◄─ filter envelope
        C3    touch2 │in2 │◄─ drive
        Eb3   touch3 │in3 │◄─ -
                     └────┘
                     ┌────┐
        G3    touch4 │out0│─► -
        C4    touch5 │out1│─► -
        -     touch6 │out2│─► audio out (L)
        -     touch7 │out3│─► audio out (R)
                     └────┘

Voices are controlled through touching jacks 0-5 or using a MIDI keyboard
(TRS MIDI or USB host is supported). The control source must be selected in
the menu system (MISC page).

    - Voice mix is sent to output channels 2 and 3 (last 2 jacks).

    - For touch, the touch magnitude controls the filter envelopes of each
      voice. For MIDI, the velocity of each note and mod wheel affects the
      filter envelopes.

    - When a jack is patched into input 0, 1 or 2, CV can be used to modulate
      all voices simultaneously up to audio rate (phase mod, filter cutoff and
      drive). Patch an LFO into phase CV for retro 'tape-wow' like detuning.
      Patch an oscillator into phase CV for FM effects, or into drive for AM
      effect.

Each voice is hard panned left or right in the stereo field, with 2 end-of-chain
effects: distortion and diffusion (delay), both of which can be mixed in with
the UI.

    .. code-block:: text

              USB MIDI   TRS MIDI
                 ─────┐ ┌─────  (`usb-host` setting)
                ┌─────▼─▼─────┐
        touch──►│Voice Tracker├──►┌─────────┐
                └─────────────┘   │ Voices  │
                                  │  (x8)   │
                                  │         │
                                  │ Wavetbl │
                                  │    ▼    │
                                  │  ADSR   │ (ADSR sets filter cutoff)
                                  │    ▼    │
                                  │ Filter  │ (resonance =
                                  └─────────┘  `reso` setting)
                                  ┌────▼────┐
                                  │Mix L/R  │
                                  │(stereo) │
                                  └────┬────┘
                                  ┌────▼────┐ (wet/dry mix =
                                  │Diffuser │  `diffuse` setting)
                                  └────┬────┘
                                  ┌────▼────┐
                                  │  Drive  │ (`drive` setting)
                                  └────┬────┘
                                  ┌────┴───┐
                                  │Audio   │
                                  │OUT (4x)├──────► out2 (L)
                                  └────────┴──────► out3 (R)

The VOICE page allows selection between many wavetables. The 'proc' option
allows applying effects (e.g. saturation, wavefolding, rectify) to
the wavetable **before** it hits the voice filter. When no CV is patched
into input 0, a built-in sine LFO modulates the phase of all voices
(rate and depth are adjustable on the VOICE page).

The following MIDI CC mappings are supported:

    .. code-block:: text

        CC  Parameter       Mode
        ──  ─────────       ────
         1  mod wheel       filter cutoff
        64  sustain pedal   hold voices
        22  waveform        prev
        23  waveform        next
        24  proc mode       prev
        25  proc mode       next
        93  proc amount     absolute
        71  resonance       absolute
        76  lfo depth       absolute
        77  lfo rate        absolute
        73  attack          absolute
        75  decay           absolute
        79  sustain         absolute
        72  release         absolute
        74  drive           absolute
        17  diffuse         absolute

    Pitch bend is also supported.

"""

import math
import os
import sys

from amaranth import *
from amaranth.lib import data, stream, wiring
from amaranth.lib.fifo import SyncFIFOBuffered
from amaranth.lib.wiring import In, Out, connect, flipped
from amaranth_soc import csr

from guh.engines.midi import USBMIDIHost

from tiliqua import dsp, midi
from tiliqua.build import sim
from tiliqua.build.cli import top_level_cli
from tiliqua.build.types import BitstreamHelp
from tiliqua.dsp import ASQ
from tiliqua.raster import PSQ, scope
from tiliqua.raster.plot import FramebufferPlotter
from tiliqua.tiliqua_soc import TiliquaSoc

class Diffuser(wiring.Component):

    i: In(stream.Signature(data.ArrayLayout(ASQ, 4)))
    o: Out(stream.Signature(data.ArrayLayout(ASQ, 4)))

    def __init__(self):
        super().__init__()

        # 4 delay lines, backed by 4 independent SRAM banks.

        self.delay_lines = [
            dsp.DelayLine(max_delay=2048),
            dsp.DelayLine(max_delay=4096),
            dsp.DelayLine(max_delay=8192),
            dsp.DelayLine(max_delay=8192),
        ]

        self.diffuser = dsp.delay_effect.Diffuser(self.delay_lines)

        # Coefficients of this are tweaked by the SoC

        self.matrix   = self.diffuser.matrix_mix

    def elaborate(self, platform):
        m = Module()

        dsp.named_submodules(m.submodules, self.delay_lines)

        m.submodules.diffuser = self.diffuser

        wiring.connect(m, wiring.flipped(self.i), self.diffuser.i)
        wiring.connect(m, self.diffuser.o, wiring.flipped(self.o))

        return m

class PolySynth(wiring.Component):

    N_VOICES = 8

    i: In(stream.Signature(data.ArrayLayout(ASQ, 4)))
    o: Out(stream.Signature(data.ArrayLayout(ASQ, 4)))

    i_midi: In(stream.Signature(midi.MidiMessage))

    drive: In(unsigned(16))
    reso: In(unsigned(16))
    attack_rate: In(dsp.MultiADSR.EnvUQ)
    decay_rate: In(dsp.MultiADSR.EnvUQ)
    sustain_level: In(dsp.MultiADSR.EnvUQ)
    release_rate: In(dsp.MultiADSR.EnvUQ)

    # Wavetable write port (firmware fills via CSR)
    wt_write_addr: In(unsigned(9))
    wt_write_data: In(signed(16))
    wt_write_en: In(unsigned(1))

    lfo: In(ASQ)

    # Jack detection (directly from pmod hardware)
    jack: In(unsigned(8))

    voice_states: Out(midi.MidiVoice).array(N_VOICES)
    voice_cutoffs: Out(unsigned(8)).array(N_VOICES)

    def __init__(self):
        super().__init__()

    def elaborate(self, platform):
        m = Module()

        n_voices = self.N_VOICES

        m.submodules.voice_tracker = voice_tracker = midi.MidiVoiceTracker(
            max_voices=n_voices, velocity_mod=True, zero_velocity_gate=False)

        # Connect MIDI stream -> voice tracker
        wiring.connect(m, wiring.flipped(self.i_midi), voice_tracker.i)

        m.submodules.voice_block = voice_block = dsp.VoiceBlock(n_voices=n_voices)

        # latch CV ins
        cv = Signal.like(self.i.payload)
        m.d.comb += self.i.ready.eq(1)
        with m.If(self.i.valid):
            m.d.sync += cv.eq(self.i.payload)

        m.submodules.lfo_lpf = lfo_lpf = dsp.OnePole()
        m.d.comb += [
            lfo_lpf.i.payload.eq(self.lfo),
            lfo_lpf.i.valid.eq(self.i.valid),
            lfo_lpf.o.ready.eq(1),
            lfo_lpf.shift.eq(6),
        ]

        # CV 0: phase modulation (when jack 0 patched, otherwise use LFO)
        m.d.comb += voice_block.phase_mod.eq(
            Mux(self.jack[0], cv[0], lfo_lpf.o.payload))

        # CV 1: velocity_mod override (when jack 1 patched)
        cv1_u8 = Signal(unsigned(8))
        with m.If(cv[1].as_value()[-1]):
            m.d.comb += cv1_u8.eq(0)
        with m.Else():
            m.d.comb += cv1_u8.eq(cv[1].as_value() >> 7)

        # CV 2: drive VCA gain (when jack 2 patched)
        cv2_u16 = Signal(unsigned(16))
        with m.If(cv[2].as_value()[-1]):
            m.d.comb += cv2_u16.eq(0)
        with m.Else():
            m.d.comb += cv2_u16.eq(cv[2].as_value() << 1)

        drive_val = Signal(unsigned(18))
        m.d.comb += drive_val.eq(
            Mux(self.jack[2], cv2_u16, self.drive << 2))

        # per-voice params
        for n in range(n_voices):
            m.d.comb += [
                self.voice_states[n].eq(voice_tracker.o[n]),
                self.voice_cutoffs[n].eq(voice_block.voice_cutoffs[n]),
                voice_block.voice_gates[n].eq(voice_tracker.o[n].gate),
                voice_block.voice_freq_incs[n].eq(voice_tracker.o[n].freq_inc),
                voice_block.voice_velocity[n].as_value().eq(
                    Mux(self.jack[1], cv1_u8,
                        voice_tracker.o[n].velocity_mod) << 8),
                voice_tracker.voice_active[n].eq(voice_block.voice_active[n]),
            ]

        # global params
        m.d.comb += [
            voice_block.reso.eq(self.reso),
            voice_block.attack_rate.eq(self.attack_rate),
            voice_block.decay_rate.eq(self.decay_rate),
            voice_block.sustain_level.eq(self.sustain_level),
            voice_block.release_rate.eq(self.release_rate),
            voice_block.wt_write_addr.eq(self.wt_write_addr),
            voice_block.wt_write_data.eq(self.wt_write_data),
            voice_block.wt_write_en.eq(self.wt_write_en),
        ]

        # Output diffuser

        m.submodules.diffuser = diffuser = Diffuser()
        self.diffuser = diffuser

        # Voice stereo output -> expand to 4-ch for diffuser

        m.submodules.vb_merge4 = vb_merge4 = dsp.Merge(n_channels=4, sink=diffuser.i)
        vb_merge4.wire_valid(m, [0, 1])

        m.submodules.vb_split2 = vb_split2 = dsp.Split(n_channels=2, source=voice_block.o)
        wiring.connect(m, vb_split2.o[0], vb_merge4.i[2])
        wiring.connect(m, vb_split2.o[1], vb_merge4.i[3])

        # Stereo distortion after diffuser

        m.submodules.diffuser_split4 = diffuser_split4 = dsp.Split(
                n_channels=4, source=diffuser.o)
        diffuser_split4.wire_ready(m, [0, 1])

        def scaled_tanh(x):
            return math.tanh(3.0*x)

        outs = []
        for lr in [0, 1]:
            vca = dsp.VCA()
            waveshaper = dsp.WaveShaper(lut_function=scaled_tanh)
            setattr(m.submodules, f"out_gainvca_{lr}", vca)
            setattr(m.submodules, f"out_waveshaper_{lr}", waveshaper)

            dsp.connect_remap(m, diffuser_split4.o[2+lr], vca.i, lambda o, i : [
                i.payload[0].eq(o.payload<<2),
                i.payload[1].eq(drive_val)
            ])

            wiring.connect(m, vca.o, waveshaper.i)
            outs.append(waveshaper.o)

        # Final outputs on channel 2, 3
        m.submodules.merge4 = merge4 = dsp.Merge(
                n_channels=4, sink=wiring.flipped(self.o))
        merge4.wire_valid(m, [0, 1])
        wiring.connect(m, outs[0], merge4.i[2])
        wiring.connect(m, outs[1], merge4.i[3])

        return m

class SynthPeripheral(wiring.Component):

    class Drive(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class Reso(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class AttackRate(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class DecayRate(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class SustainLevel(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class ReleaseRate(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class Lfo(csr.Register, access="w"):
        value: csr.Field(csr.action.W, signed(16))

    class WavetableAddr(csr.Register, access="w"):
        value: csr.Field(csr.action.W, unsigned(16))

    class WavetableData(csr.Register, access="w"):
        value: csr.Field(csr.action.W, signed(16))

    class Voice(csr.Register, access="r"):
        note:   csr.Field(csr.action.R, unsigned(8))
        cutoff: csr.Field(csr.action.R, unsigned(8))

    class Matrix(csr.Register, access="w"):
        """Mixing matrix coefficient: commit on write strobe, MatrixBusy set until done."""
        o_x:   csr.Field(csr.action.W, unsigned(4))
        i_y:   csr.Field(csr.action.W, unsigned(4))
        value: csr.Field(csr.action.W, signed(24))

    class MatrixBusy(csr.Register, access="r"):
        busy: csr.Field(csr.action.R, unsigned(1))

    class MidiWrite(csr.Register, access="w"):
        msg: csr.Field(csr.action.W, unsigned(32))

    class MidiRead(csr.Register, access="r"):
        msg: csr.Field(csr.action.R, unsigned(32))

    class UsbMidiHost(csr.Register, access="w"):
        """USB MIDI host settings."""
        # 0 = off. 1 = enable VBUS and forward USB MIDI.
        host:     csr.Field(csr.action.W, unsigned(1))

    class UsbMidiCfg(csr.Register, access="w"):
        # Hardcoded MIDI streaming endpoint location (device specific)
        value: csr.Field(csr.action.W, unsigned(4))

    def __init__(self, synth=None):
        self.synth = synth
        regs = csr.Builder(addr_width=7, data_width=8)
        voices_csr_end = 0x8+PolySynth.N_VOICES*4
        self._drive         = regs.add("drive",         self.Drive(),         offset=0x0)
        self._reso          = regs.add("reso",          self.Reso(),          offset=0x4)
        self._voices        = [regs.add(f"voices{i}",   self.Voice(),
                               offset=0x8+i*4) for i in range(PolySynth.N_VOICES)]
        self._matrix        = regs.add("matrix",        self.Matrix(),        offset=voices_csr_end + 0x0)
        self._matrix_busy   = regs.add("matrix_busy",   self.MatrixBusy(),    offset=voices_csr_end + 0x4)
        self._midi_write    = regs.add("midi_write",    self.MidiWrite(),     offset=voices_csr_end + 0x8)
        self._midi_read     = regs.add("midi_read",     self.MidiRead(),      offset=voices_csr_end + 0xC)
        self._midi_host     = regs.add("usb_midi_host", self.UsbMidiHost(),   offset=voices_csr_end + 0x10)
        self._midi_cfg      = regs.add("usb_midi_cfg",  self.UsbMidiCfg(),    offset=voices_csr_end + 0x14)
        self._midi_endp     = regs.add("usb_midi_endp", self.UsbMidiCfg(),    offset=voices_csr_end + 0x18)
        self._attack_rate   = regs.add("attack_rate",   self.AttackRate(),    offset=voices_csr_end + 0x1C)
        self._decay_rate    = regs.add("decay_rate",    self.DecayRate(),     offset=voices_csr_end + 0x20)
        self._sustain_level = regs.add("sustain_level", self.SustainLevel(),  offset=voices_csr_end + 0x24)
        self._release_rate  = regs.add("release_rate",  self.ReleaseRate(),   offset=voices_csr_end + 0x28)
        self._wt_addr       = regs.add("wt_addr",       self.WavetableAddr(), offset=voices_csr_end + 0x2C)
        self._wt_data       = regs.add("wt_data",       self.WavetableData(), offset=voices_csr_end + 0x30)
        self._lfo           = regs.add("lfo",           self.Lfo(),           offset=voices_csr_end + 0x34)
        self._bridge = csr.Bridge(regs.as_memory_map())
        super().__init__({
            "bus": In(csr.Signature(addr_width=regs.addr_width, data_width=regs.data_width)),
            "i_midi": In(stream.Signature(midi.MidiMessage)),
            "usb_midi_host": Out(1),
            "usb_midi_cfg_id": Out(4),
            "usb_midi_endpt_id": Out(4),
        })
        self.bus.memory_map = self._bridge.bus.memory_map

    def elaborate(self, platform):
        m = Module()
        m.submodules.bridge = self._bridge
        connect(m, flipped(self.bus), self._bridge.bus)

        # top-level tweakables
        with m.If(self._drive.f.value.w_stb):
            m.d.sync += self.synth.drive.eq(self._drive.f.value.w_data)
        with m.If(self._reso.f.value.w_stb):
            m.d.sync += self.synth.reso.eq(self._reso.f.value.w_data)

        # ADSR parameters
        with m.If(self._attack_rate.f.value.w_stb):
            m.d.sync += self.synth.attack_rate.eq(self._attack_rate.f.value.w_data)
        with m.If(self._decay_rate.f.value.w_stb):
            m.d.sync += self.synth.decay_rate.eq(self._decay_rate.f.value.w_data)
        with m.If(self._sustain_level.f.value.w_stb):
            m.d.sync += self.synth.sustain_level.eq(self._sustain_level.f.value.w_data)
        with m.If(self._release_rate.f.value.w_stb):
            m.d.sync += self.synth.release_rate.eq(self._release_rate.f.value.w_data)

        with m.If(self._lfo.f.value.w_stb):
            m.d.sync += self.synth.lfo.as_value().eq(self._lfo.f.value.w_data)

        # Wavetable write: latch address on addr write, commit on data write
        wt_addr_reg = Signal(9)
        with m.If(self._wt_addr.f.value.w_stb):
            m.d.sync += wt_addr_reg.eq(self._wt_addr.f.value.w_data[:9])
        m.d.comb += [
            self.synth.wt_write_addr.eq(wt_addr_reg),
            self.synth.wt_write_data.eq(self._wt_data.f.value.w_data),
            self.synth.wt_write_en.eq(self._wt_data.f.value.w_stb),
        ]

        # USB MIDI flags
        with m.If(self._midi_host.f.host.w_stb):
            m.d.sync += self.usb_midi_host.eq(self._midi_host.f.host.w_data)
        with m.If(self._midi_cfg.f.value.w_stb):
            m.d.sync += self.usb_midi_cfg_id.eq(self._midi_cfg.f.value.w_data)
        with m.If(self._midi_endp.f.value.w_stb):
            m.d.sync += self.usb_midi_endpt_id.eq(self._midi_endp.f.value.w_data)

        # voice tracking
        for i, voice in enumerate(self._voices):
            m.d.comb += [
                voice.f.note.r_data  .eq(self.synth.voice_states[i].note),
                voice.f.cutoff.r_data.eq(self.synth.voice_cutoffs[i])
            ]

        # matrix coefficient update logic
        matrix_busy = Signal()
        m.d.comb += self._matrix_busy.f.busy.r_data.eq(matrix_busy)
        with m.If(self._matrix.element.w_stb & ~matrix_busy):
            m.d.sync += [
                matrix_busy.eq(1),
                self.synth.diffuser.matrix.c.payload.o_x         .eq(self._matrix.f.o_x.w_data),
                self.synth.diffuser.matrix.c.payload.i_y         .eq(self._matrix.f.i_y.w_data),
                self.synth.diffuser.matrix.c.payload.v.as_value().eq(self._matrix.f.value.w_data),
                self.synth.diffuser.matrix.c.valid.eq(1),
            ]
        with m.If(matrix_busy & self.synth.diffuser.matrix.c.ready):
            # coefficient has been written
            m.d.sync += [
                matrix_busy.eq(0),
                self.synth.diffuser.matrix.c.valid.eq(0),
            ]

        # MIDI injection and arbiter between SoC MIDI and HW MIDI -> synth MIDI.
        m.submodules.soc_midi_fifo = soc_midi_fifo = SyncFIFOBuffered(
            width=24, depth=8)
        m.d.comb += [
            soc_midi_fifo.w_data.eq(self._midi_write.f.msg.w_data),
            soc_midi_fifo.w_en.eq(self._midi_write.element.w_stb),
        ]
        wiring.connect(m, wiring.flipped(self.i_midi), self.synth.i_midi)
        with m.If(soc_midi_fifo.r_stream.valid):
            wiring.connect(m, soc_midi_fifo.r_stream, self.synth.i_midi)

        # Pipe TRS MIDI -> SoC read FIFO so SoC can inspect external
        # MIDI traffic
        m.submodules.read_midi_fifo = read_midi_fifo = SyncFIFOBuffered(
            width=24, depth=8)
        m.d.comb += [
            read_midi_fifo.w_data.eq(self.i_midi.payload),
            read_midi_fifo.w_en.eq(self.i_midi.valid & self.i_midi.ready),
            read_midi_fifo.r_en.eq(self._midi_read.element.r_stb),
        ]

        with m.If(read_midi_fifo.r_level != 0):
            m.d.comb += self._midi_read.f.msg.r_data.eq(read_midi_fifo.r_data)
        with m.Else():
            m.d.comb += self._midi_read.f.msg.r_data.eq(0)


        return m

class PolySoc(TiliquaSoc):

    # Used by `tiliqua_soc.py` to create a MODULE_DOCSTRING rust constant used by the 'help' page.
    __doc__ = sys.modules[__name__].__doc__

    # Stored in manifest and used by bootloader for brief summary of each bitstream.
    bitstream_help = BitstreamHelp(
        brief="Touch+MIDI Polysynth (8-voice)",
        io_left=['phase cv / touch', 'filter cv / touch', 'drive cv / touch', 'touch3', 'touch4', 'touch5', 'out L', 'out R'],
        io_right=['navigate menu', 'MIDI host', 'video out', '', '', 'TRS MIDI in']
    )

    def __init__(self, **kwargs):

        # don't finalize the CSR bridge in TiliquaSoc, we're adding more peripherals.
        super().__init__(finalize_csr_bridge=False, **kwargs)

        # WARN: TiliquaSoc ends at 0x00000900
        self.vector_periph_base  = 0x00001000
        self.synth_periph_base   = 0x00001100

        # Dedicated framebuffer plotter for scope peripherals (1 port: vector only for polysyn)
        self.plotter = FramebufferPlotter(
            bus_signature=self.psram_periph.bus.signature.flip(), n_ports=1)
        self.psram_periph.add_master(self.plotter.bus)

        self.vector_periph = scope.VectorPeripheral()
        self.csr_decoder.add(self.vector_periph.bus, addr=self.vector_periph_base, name="vector_periph")

        # synth controls
        self.synth_periph = SynthPeripheral()
        self.csr_decoder.add(self.synth_periph.bus, addr=self.synth_periph_base, name="synth_periph")

        self.add_rust_constant(
            f"pub const N_VOICES: usize = {PolySynth.N_VOICES};\n")

        self.n_upsample = 32

        # now we can freeze the memory map
        self.finalize_csr_bridge()

    def elaborate(self, platform):

        m = Module()

        m.submodules += self.plotter

        m.submodules.vector_periph = self.vector_periph

        wiring.connect(m, self.vector_periph.o, self.plotter.i[0])

        wiring.connect(m, wiring.flipped(self.fb.fbp), self.plotter.fbp)

        m.submodules.polysynth = polysynth = PolySynth()
        self.synth_periph.synth = polysynth

        m.submodules.synth_periph = self.synth_periph

        m.submodules += super().elaborate(platform)

        pmod0 = self.pmod0_periph.pmod

        if sim.is_hw(platform):
            # Polysynth hardware MIDI sources

            # TRS MIDI (serial)
            midi_pins = platform.request("midi")
            m.submodules.serialrx = serialrx = midi.SerialRx(
                    system_clk_hz=60e6, pins=midi_pins)
            m.submodules.midi_decode_trs = midi_decode_trs = midi.MidiDecode()
            wiring.connect(m, serialrx.o, midi_decode_trs.i)

            # USB MIDI host (experimental)
            ulpi = platform.request(platform.default_usb_connection)
            m.submodules.usb = usb = USBMIDIHost(
                    bus=ulpi,
            )
            m.submodules.midi_decode_usb = midi_decode_usb = midi.MidiDecode(usb=True)
            wiring.connect(m, usb.o_midi, midi_decode_usb.i)

            # Only enable VBUS if MIDI HOST is enabled.
            vbus_o = platform.request("usb_vbus_en").o
            with m.If(self.synth_periph.usb_midi_host):
                wiring.connect(m, midi_decode_usb.o, self.synth_periph.i_midi)
                m.d.comb += vbus_o.eq(1)
            with m.Else():
                wiring.connect(m, midi_decode_trs.o, self.synth_periph.i_midi)
                m.d.comb += vbus_o.eq(0)

        # polysynth audio + jack detection
        wiring.connect(m, pmod0.o_cal, polysynth.i)
        wiring.connect(m, polysynth.o, pmod0.i_cal)
        m.d.comb += polysynth.jack.eq(pmod0.jack)

        # Upsample channels 0/1 before vectorscope
        fs = self.clock_settings.audio_clock.fs()
        m.submodules.up_split2 = up_split2 = dsp.Split(n_channels=2, shape=PSQ)
        m.submodules.up_merge4 = up_merge4 = dsp.Merge(n_channels=4, shape=PSQ)
        for ch in range(2):
            r = dsp.Resample(fs_in=fs, n_up=self.n_upsample, m_down=1, shape=PSQ)
            setattr(m.submodules, f"resample{ch}", r)
            wiring.connect(m, up_split2.o[ch], r.i)
            wiring.connect(m, r.o, up_merge4.i[ch])
        for ch in range(2, 4):
            m.d.comb += up_merge4.i[ch].valid.eq(1)

        with m.If(self.vector_periph.soc_en):
            # polysynth out -> upsample -> vectorscope
            m.d.comb += [
                up_split2.i.valid.eq(polysynth.o.valid),
                up_split2.i.payload[0].eq(polysynth.o.payload[2]),
                up_split2.i.payload[1].eq(polysynth.o.payload[3]),
            ]
            wiring.connect(m, up_merge4.o, self.vector_periph.i)

        return m


if __name__ == "__main__":
    this_path = os.path.dirname(os.path.realpath(__file__))
    top_level_cli(PolySoc, path=this_path, archiver_callback=lambda archiver: archiver.with_option_storage())
