# Day 1 _ 4-bit Adder Using Operators

# Overview of what I learned
- Modules, ports and basic verilog syntax.
- Difference between `wire` and `reg`.
- Vectors and scalars.
- Writing a simple module using `assign`
- Creating a testbench.
- Running behavioral simulation in vivado.

# Files included
- `adder_4bit.v`: 4-bit adder module
- `adder_4bit_tb.v`: Testbench to simulate it

# Blog Post
[ Read the comprehensive dive on medium]
