# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do afinador_violao_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/UC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UC
# -- Compiling architecture BEHAVIOR of UC
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/contador_sem_overflow.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_sem_overflow
# -- Compiling architecture Behavioral of contador_sem_overflow
# ** Warning: C:/Users/aluno/Desktop/afinador-violao-main/contador_sem_overflow.vhd(24): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 20 is not equal to right length 19).
# 
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/lpm_compare0.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare0
# -- Compiling architecture SYN of lpm_compare0
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/lpm_compare1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare1
# -- Compiling architecture SYN of lpm_compare1
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/lpm_compare2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare2
# -- Compiling architecture SYN of lpm_compare2
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/lpm_compare3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare3
# -- Compiling architecture SYN of lpm_compare3
# vcom -93 -work work {C:/Users/aluno/Desktop/afinador-violao-main/SaidasLed.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SaidasLed
# -- Compiling architecture behavioral of SaidasLed
# 
