0.6
2018.2
Jun 14 2018
20:41:02
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v,1540485971,verilog,,,,FPGA_ADC_interface_tb,,,,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v,1540485762,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v,,FPGA_ADC_interface,,,,,,,,
