--
--	Conversion of CyController_Example.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Dec 24 15:09:27 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Analog_RY_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Analog_RY_net_0 : bit;
TERMINAL Net_656 : bit;
SIGNAL tmpIO_0__Analog_RY_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_RY_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Analog_RY_net_0 : bit;
SIGNAL tmpOE__Analog_RZ_net_0 : bit;
SIGNAL tmpFB_0__Analog_RZ_net_0 : bit;
TERMINAL Net_657 : bit;
SIGNAL tmpIO_0__Analog_RZ_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_RZ_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_RZ_net_0 : bit;
SIGNAL tmpOE__Analog_Slider_net_0 : bit;
SIGNAL tmpFB_0__Analog_Slider_net_0 : bit;
TERMINAL Net_658 : bit;
SIGNAL tmpIO_0__Analog_Slider_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_Slider_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_Slider_net_0 : bit;
SIGNAL tmpOE__Analog_Dial_net_0 : bit;
SIGNAL tmpFB_0__Analog_Dial_net_0 : bit;
TERMINAL Net_659 : bit;
SIGNAL tmpIO_0__Analog_Dial_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_Dial_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_Dial_net_0 : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC:clock\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC:ch_addr_5\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC:ch_addr_4\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC:ch_addr_3\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC:ch_addr_2\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC:ch_addr_1\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC:ch_addr_0\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1114 : bit;
TERMINAL Net_1113 : bit;
TERMINAL Net_1112 : bit;
TERMINAL Net_1111 : bit;
TERMINAL Net_1110 : bit;
TERMINAL Net_1109 : bit;
TERMINAL Net_1108 : bit;
TERMINAL Net_1107 : bit;
TERMINAL Net_1106 : bit;
TERMINAL Net_1105 : bit;
TERMINAL Net_1104 : bit;
TERMINAL Net_1103 : bit;
TERMINAL Net_1102 : bit;
TERMINAL Net_1101 : bit;
TERMINAL Net_1100 : bit;
TERMINAL Net_1099 : bit;
TERMINAL Net_1098 : bit;
TERMINAL Net_1096 : bit;
TERMINAL Net_1094 : bit;
TERMINAL Net_1093 : bit;
TERMINAL Net_1091 : bit;
TERMINAL Net_1089 : bit;
TERMINAL Net_1088 : bit;
TERMINAL Net_1086 : bit;
TERMINAL Net_1084 : bit;
TERMINAL Net_1083 : bit;
TERMINAL Net_1081 : bit;
TERMINAL Net_1079 : bit;
TERMINAL Net_1078 : bit;
TERMINAL Net_1076 : bit;
TERMINAL Net_1074 : bit;
TERMINAL Net_1073 : bit;
TERMINAL Net_1071 : bit;
TERMINAL Net_1069 : bit;
TERMINAL Net_1068 : bit;
TERMINAL Net_1066 : bit;
TERMINAL Net_1064 : bit;
TERMINAL Net_1063 : bit;
TERMINAL Net_1061 : bit;
TERMINAL Net_1059 : bit;
TERMINAL Net_1058 : bit;
TERMINAL Net_1056 : bit;
TERMINAL Net_1054 : bit;
TERMINAL Net_1053 : bit;
TERMINAL Net_1051 : bit;
TERMINAL Net_1049 : bit;
TERMINAL Net_1048 : bit;
TERMINAL Net_1046 : bit;
TERMINAL Net_1044 : bit;
TERMINAL Net_1043 : bit;
TERMINAL Net_1041 : bit;
TERMINAL Net_1039 : bit;
TERMINAL Net_1038 : bit;
TERMINAL Net_1036 : bit;
TERMINAL Net_1034 : bit;
TERMINAL Net_1033 : bit;
TERMINAL Net_655 : bit;
TERMINAL Net_654 : bit;
TERMINAL Net_653 : bit;
TERMINAL Net_652 : bit;
TERMINAL \ADC:V_single\ : bit;
TERMINAL \ADC:SAR:Net_248\ : bit;
TERMINAL \ADC:SAR:Net_235\ : bit;
SIGNAL \ADC:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC:SAR:Net_188\ : bit;
TERMINAL \ADC:Net_2803\ : bit;
TERMINAL \ADC:SAR:Net_126\ : bit;
TERMINAL \ADC:SAR:Net_215\ : bit;
TERMINAL \ADC:SAR:Net_257\ : bit;
SIGNAL \ADC:SAR:soc\ : bit;
SIGNAL \ADC:SAR:Net_252\ : bit;
SIGNAL Net_1026 : bit;
SIGNAL \ADC:SAR:Net_207_11\ : bit;
SIGNAL \ADC:SAR:Net_207_10\ : bit;
SIGNAL \ADC:SAR:Net_207_9\ : bit;
SIGNAL \ADC:SAR:Net_207_8\ : bit;
SIGNAL \ADC:SAR:Net_207_7\ : bit;
SIGNAL \ADC:SAR:Net_207_6\ : bit;
SIGNAL \ADC:SAR:Net_207_5\ : bit;
SIGNAL \ADC:SAR:Net_207_4\ : bit;
SIGNAL \ADC:SAR:Net_207_3\ : bit;
SIGNAL \ADC:SAR:Net_207_2\ : bit;
SIGNAL \ADC:SAR:Net_207_1\ : bit;
SIGNAL \ADC:SAR:Net_207_0\ : bit;
SIGNAL \ADC:Net_3830\ : bit;
TERMINAL \ADC:SAR:Net_209\ : bit;
TERMINAL \ADC:SAR:Net_149\ : bit;
TERMINAL \ADC:SAR:Net_255\ : bit;
TERMINAL \ADC:SAR:Net_368\ : bit;
SIGNAL \ADC:SAR:Net_221\ : bit;
SIGNAL \ADC:SAR:Net_383\ : bit;
SIGNAL \ADC:SAR:Net_385\ : bit;
SIGNAL \ADC:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC:Net_3710\ : bit;
SIGNAL \ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC:Net_3935\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_1027 : bit;
SIGNAL \ADC:soc_out\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC:Net_3874\ : bit;
SIGNAL \ADC:Net_3698\ : bit;
SIGNAL \ADC:nrq\ : bit;
SIGNAL \ADC:Net_3905\ : bit;
SIGNAL \ADC:Net_3867\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC:MODIN1_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC:MODIN1_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC:MODIN1_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC:MODIN1_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC:MODIN1_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC:MODIN1_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC:MODIN2_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC:MODIN2_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC:MODIN2_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC:MODIN2_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC:MODIN2_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC:MODIN2_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \USBFS_1:Net_1010\ : bit;
SIGNAL \USBFS_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBFS_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBFS_1:Net_597\ : bit;
SIGNAL \USBFS_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBFS_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBFS_1:Net_1000\ : bit;
SIGNAL \USBFS_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1116 : bit;
SIGNAL \USBFS_1:Net_1889\ : bit;
SIGNAL \USBFS_1:Net_1876\ : bit;
SIGNAL \USBFS_1:ep_int_8\ : bit;
SIGNAL \USBFS_1:ep_int_7\ : bit;
SIGNAL \USBFS_1:ep_int_6\ : bit;
SIGNAL \USBFS_1:ep_int_5\ : bit;
SIGNAL \USBFS_1:ep_int_4\ : bit;
SIGNAL \USBFS_1:ep_int_3\ : bit;
SIGNAL \USBFS_1:ep_int_2\ : bit;
SIGNAL \USBFS_1:ep_int_1\ : bit;
SIGNAL \USBFS_1:ep_int_0\ : bit;
SIGNAL \USBFS_1:Net_95\ : bit;
SIGNAL \USBFS_1:dma_request_7\ : bit;
SIGNAL \USBFS_1:dma_request_6\ : bit;
SIGNAL \USBFS_1:dma_request_5\ : bit;
SIGNAL \USBFS_1:dma_request_4\ : bit;
SIGNAL \USBFS_1:dma_request_3\ : bit;
SIGNAL \USBFS_1:dma_request_2\ : bit;
SIGNAL \USBFS_1:dma_request_1\ : bit;
SIGNAL \USBFS_1:dma_request_0\ : bit;
SIGNAL \USBFS_1:dma_terminate\ : bit;
SIGNAL \USBFS_1:dma_complete_0\ : bit;
SIGNAL \USBFS_1:Net_1922\ : bit;
SIGNAL \USBFS_1:dma_complete_1\ : bit;
SIGNAL \USBFS_1:Net_1921\ : bit;
SIGNAL \USBFS_1:dma_complete_2\ : bit;
SIGNAL \USBFS_1:Net_1920\ : bit;
SIGNAL \USBFS_1:dma_complete_3\ : bit;
SIGNAL \USBFS_1:Net_1919\ : bit;
SIGNAL \USBFS_1:dma_complete_4\ : bit;
SIGNAL \USBFS_1:Net_1918\ : bit;
SIGNAL \USBFS_1:dma_complete_5\ : bit;
SIGNAL \USBFS_1:Net_1917\ : bit;
SIGNAL \USBFS_1:dma_complete_6\ : bit;
SIGNAL \USBFS_1:Net_1916\ : bit;
SIGNAL \USBFS_1:dma_complete_7\ : bit;
SIGNAL \USBFS_1:Net_1915\ : bit;
SIGNAL InClk : bit;
SIGNAL \ButtonReg1:status_7\ : bit;
SIGNAL Net_909_7 : bit;
SIGNAL \ButtonReg1:status_6\ : bit;
SIGNAL Net_909_6 : bit;
SIGNAL \ButtonReg1:status_5\ : bit;
SIGNAL Net_909_5 : bit;
SIGNAL \ButtonReg1:status_4\ : bit;
SIGNAL Net_909_4 : bit;
SIGNAL \ButtonReg1:status_3\ : bit;
SIGNAL Net_909_3 : bit;
SIGNAL \ButtonReg1:status_2\ : bit;
SIGNAL Net_909_2 : bit;
SIGNAL \ButtonReg1:status_1\ : bit;
SIGNAL Net_909_1 : bit;
SIGNAL \ButtonReg1:status_0\ : bit;
SIGNAL Net_909_0 : bit;
SIGNAL \Debouncer_1:op_clk\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_910_0 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_915_0 : bit;
SIGNAL Net_913_0 : bit;
SIGNAL Net_914_0 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[1]:d_sync_0\ : bit;
SIGNAL Net_910_1 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[1]:d_sync_1\ : bit;
SIGNAL Net_915_1 : bit;
SIGNAL Net_913_1 : bit;
SIGNAL Net_914_1 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[2]:d_sync_0\ : bit;
SIGNAL Net_910_2 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[2]:d_sync_1\ : bit;
SIGNAL Net_915_2 : bit;
SIGNAL Net_913_2 : bit;
SIGNAL Net_914_2 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[3]:d_sync_0\ : bit;
SIGNAL Net_910_3 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[3]:d_sync_1\ : bit;
SIGNAL Net_915_3 : bit;
SIGNAL Net_913_3 : bit;
SIGNAL Net_914_3 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[4]:d_sync_0\ : bit;
SIGNAL Net_910_4 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[4]:d_sync_1\ : bit;
SIGNAL Net_915_4 : bit;
SIGNAL Net_913_4 : bit;
SIGNAL Net_914_4 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[5]:d_sync_0\ : bit;
SIGNAL Net_910_5 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[5]:d_sync_1\ : bit;
SIGNAL Net_915_5 : bit;
SIGNAL Net_913_5 : bit;
SIGNAL Net_914_5 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[6]:d_sync_0\ : bit;
SIGNAL Net_910_6 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[6]:d_sync_1\ : bit;
SIGNAL Net_915_6 : bit;
SIGNAL Net_913_6 : bit;
SIGNAL Net_914_6 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[7]:d_sync_0\ : bit;
SIGNAL Net_910_7 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[7]:d_sync_1\ : bit;
SIGNAL Net_915_7 : bit;
SIGNAL Net_913_7 : bit;
SIGNAL Net_914_7 : bit;
TERMINAL Net_987 : bit;
TERMINAL Net_988 : bit;
SIGNAL tmpOE__Button_1_8_net_7 : bit;
SIGNAL tmpOE__Button_1_8_net_6 : bit;
SIGNAL tmpOE__Button_1_8_net_5 : bit;
SIGNAL tmpOE__Button_1_8_net_4 : bit;
SIGNAL tmpOE__Button_1_8_net_3 : bit;
SIGNAL tmpOE__Button_1_8_net_2 : bit;
SIGNAL tmpOE__Button_1_8_net_1 : bit;
SIGNAL tmpOE__Button_1_8_net_0 : bit;
SIGNAL tmpIO_7__Button_1_8_net_7 : bit;
SIGNAL tmpIO_7__Button_1_8_net_6 : bit;
SIGNAL tmpIO_7__Button_1_8_net_5 : bit;
SIGNAL tmpIO_7__Button_1_8_net_4 : bit;
SIGNAL tmpIO_7__Button_1_8_net_3 : bit;
SIGNAL tmpIO_7__Button_1_8_net_2 : bit;
SIGNAL tmpIO_7__Button_1_8_net_1 : bit;
SIGNAL tmpIO_7__Button_1_8_net_0 : bit;
TERMINAL tmpSIOVREF__Button_1_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_1_8_net_0 : bit;
SIGNAL tmpOE__Analog_RX_net_0 : bit;
SIGNAL tmpFB_0__Analog_RX_net_0 : bit;
SIGNAL tmpIO_0__Analog_RX_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_RX_net_0 : bit;
SIGNAL tmpOE__Analog_Z_net_0 : bit;
SIGNAL tmpFB_0__Analog_Z_net_0 : bit;
SIGNAL tmpIO_0__Analog_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_Z_net_0 : bit;
SIGNAL tmpOE__Analog_Y_net_0 : bit;
SIGNAL tmpFB_0__Analog_Y_net_0 : bit;
SIGNAL tmpIO_0__Analog_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_Y_net_0 : bit;
SIGNAL tmpOE__Analog_X_net_0 : bit;
SIGNAL tmpFB_0__Analog_X_net_0 : bit;
SIGNAL tmpIO_0__Analog_X_net_0 : bit;
TERMINAL tmpSIOVREF__Analog_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Analog_X_net_0 : bit;
SIGNAL tmpOE__Button_9_16_net_7 : bit;
SIGNAL tmpOE__Button_9_16_net_6 : bit;
SIGNAL tmpOE__Button_9_16_net_5 : bit;
SIGNAL tmpOE__Button_9_16_net_4 : bit;
SIGNAL tmpOE__Button_9_16_net_3 : bit;
SIGNAL tmpOE__Button_9_16_net_2 : bit;
SIGNAL tmpOE__Button_9_16_net_1 : bit;
SIGNAL tmpOE__Button_9_16_net_0 : bit;
SIGNAL Net_940_7 : bit;
SIGNAL Net_940_6 : bit;
SIGNAL Net_940_5 : bit;
SIGNAL Net_940_4 : bit;
SIGNAL Net_940_3 : bit;
SIGNAL Net_940_2 : bit;
SIGNAL Net_940_1 : bit;
SIGNAL Net_940_0 : bit;
SIGNAL tmpIO_7__Button_9_16_net_7 : bit;
SIGNAL tmpIO_7__Button_9_16_net_6 : bit;
SIGNAL tmpIO_7__Button_9_16_net_5 : bit;
SIGNAL tmpIO_7__Button_9_16_net_4 : bit;
SIGNAL tmpIO_7__Button_9_16_net_3 : bit;
SIGNAL tmpIO_7__Button_9_16_net_2 : bit;
SIGNAL tmpIO_7__Button_9_16_net_1 : bit;
SIGNAL tmpIO_7__Button_9_16_net_0 : bit;
TERMINAL tmpSIOVREF__Button_9_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_9_16_net_0 : bit;
SIGNAL \ButtonReg2:status_7\ : bit;
SIGNAL Net_938_7 : bit;
SIGNAL \ButtonReg2:status_6\ : bit;
SIGNAL Net_938_6 : bit;
SIGNAL \ButtonReg2:status_5\ : bit;
SIGNAL Net_938_5 : bit;
SIGNAL \ButtonReg2:status_4\ : bit;
SIGNAL Net_938_4 : bit;
SIGNAL \ButtonReg2:status_3\ : bit;
SIGNAL Net_938_3 : bit;
SIGNAL \ButtonReg2:status_2\ : bit;
SIGNAL Net_938_2 : bit;
SIGNAL \ButtonReg2:status_1\ : bit;
SIGNAL Net_938_1 : bit;
SIGNAL \ButtonReg2:status_0\ : bit;
SIGNAL Net_938_0 : bit;
SIGNAL tmpOE__Button_17_22_net_5 : bit;
SIGNAL tmpOE__Button_17_22_net_4 : bit;
SIGNAL tmpOE__Button_17_22_net_3 : bit;
SIGNAL tmpOE__Button_17_22_net_2 : bit;
SIGNAL tmpOE__Button_17_22_net_1 : bit;
SIGNAL tmpOE__Button_17_22_net_0 : bit;
SIGNAL Net_946_5 : bit;
SIGNAL Net_946_4 : bit;
SIGNAL Net_946_3 : bit;
SIGNAL Net_946_2 : bit;
SIGNAL Net_946_1 : bit;
SIGNAL Net_946_0 : bit;
SIGNAL tmpIO_5__Button_17_22_net_5 : bit;
SIGNAL tmpIO_5__Button_17_22_net_4 : bit;
SIGNAL tmpIO_5__Button_17_22_net_3 : bit;
SIGNAL tmpIO_5__Button_17_22_net_2 : bit;
SIGNAL tmpIO_5__Button_17_22_net_1 : bit;
SIGNAL tmpIO_5__Button_17_22_net_0 : bit;
TERMINAL tmpSIOVREF__Button_17_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_17_22_net_0 : bit;
SIGNAL \Debouncer_3:op_clk\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_939_0 : bit;
SIGNAL Net_1023_0 : bit;
SIGNAL Net_1021_0 : bit;
SIGNAL Net_1022_0 : bit;
SIGNAL \Debouncer_3:DEBOUNCER[1]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[1]:d_sync_1\ : bit;
SIGNAL Net_939_1 : bit;
SIGNAL Net_1023_1 : bit;
SIGNAL Net_1021_1 : bit;
SIGNAL Net_1022_1 : bit;
SIGNAL \Debouncer_3:DEBOUNCER[2]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[2]:d_sync_1\ : bit;
SIGNAL Net_939_2 : bit;
SIGNAL Net_1023_2 : bit;
SIGNAL Net_1021_2 : bit;
SIGNAL Net_1022_2 : bit;
SIGNAL \Debouncer_3:DEBOUNCER[3]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[3]:d_sync_1\ : bit;
SIGNAL Net_939_3 : bit;
SIGNAL Net_1023_3 : bit;
SIGNAL Net_1021_3 : bit;
SIGNAL Net_1022_3 : bit;
SIGNAL \Debouncer_3:DEBOUNCER[4]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[4]:d_sync_1\ : bit;
SIGNAL Net_939_4 : bit;
SIGNAL Net_1023_4 : bit;
SIGNAL Net_1021_4 : bit;
SIGNAL Net_1022_4 : bit;
SIGNAL \Debouncer_3:DEBOUNCER[5]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[5]:d_sync_1\ : bit;
SIGNAL Net_939_5 : bit;
SIGNAL Net_1023_5 : bit;
SIGNAL Net_1021_5 : bit;
SIGNAL Net_1022_5 : bit;
SIGNAL \Debouncer_2:op_clk\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_945_0 : bit;
SIGNAL Net_943_0 : bit;
SIGNAL Net_944_0 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[1]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[1]:d_sync_1\ : bit;
SIGNAL Net_945_1 : bit;
SIGNAL Net_943_1 : bit;
SIGNAL Net_944_1 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[2]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[2]:d_sync_1\ : bit;
SIGNAL Net_945_2 : bit;
SIGNAL Net_943_2 : bit;
SIGNAL Net_944_2 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[3]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[3]:d_sync_1\ : bit;
SIGNAL Net_945_3 : bit;
SIGNAL Net_943_3 : bit;
SIGNAL Net_944_3 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[4]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[4]:d_sync_1\ : bit;
SIGNAL Net_945_4 : bit;
SIGNAL Net_943_4 : bit;
SIGNAL Net_944_4 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[5]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[5]:d_sync_1\ : bit;
SIGNAL Net_945_5 : bit;
SIGNAL Net_943_5 : bit;
SIGNAL Net_944_5 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[6]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[6]:d_sync_1\ : bit;
SIGNAL Net_945_6 : bit;
SIGNAL Net_943_6 : bit;
SIGNAL Net_944_6 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[7]:d_sync_0\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[7]:d_sync_1\ : bit;
SIGNAL Net_945_7 : bit;
SIGNAL Net_943_7 : bit;
SIGNAL Net_944_7 : bit;
TERMINAL Net_979 : bit;
TERMINAL Net_984 : bit;
TERMINAL Net_985 : bit;
SIGNAL \ButtonReg3:status_7\ : bit;
SIGNAL \ButtonReg3:status_6\ : bit;
SIGNAL \ButtonReg3:status_5\ : bit;
SIGNAL \ButtonReg3:status_4\ : bit;
SIGNAL \ButtonReg3:status_3\ : bit;
SIGNAL \ButtonReg3:status_2\ : bit;
SIGNAL \ButtonReg3:status_1\ : bit;
SIGNAL \ButtonReg3:status_0\ : bit;
SIGNAL \OutputReg1:clk\ : bit;
SIGNAL \OutputReg1:rst\ : bit;
SIGNAL Net_530 : bit;
SIGNAL \OutputReg1:control_out_0\ : bit;
SIGNAL Net_527 : bit;
SIGNAL \OutputReg1:control_out_1\ : bit;
SIGNAL Net_528 : bit;
SIGNAL \OutputReg1:control_out_2\ : bit;
SIGNAL Net_529 : bit;
SIGNAL \OutputReg1:control_out_3\ : bit;
SIGNAL Net_531 : bit;
SIGNAL \OutputReg1:control_out_4\ : bit;
SIGNAL Net_532 : bit;
SIGNAL \OutputReg1:control_out_5\ : bit;
SIGNAL Net_533 : bit;
SIGNAL \OutputReg1:control_out_6\ : bit;
SIGNAL Net_534 : bit;
SIGNAL \OutputReg1:control_out_7\ : bit;
SIGNAL \OutputReg1:control_7\ : bit;
SIGNAL \OutputReg1:control_6\ : bit;
SIGNAL \OutputReg1:control_5\ : bit;
SIGNAL \OutputReg1:control_4\ : bit;
SIGNAL \OutputReg1:control_3\ : bit;
SIGNAL \OutputReg1:control_2\ : bit;
SIGNAL \OutputReg1:control_1\ : bit;
SIGNAL \OutputReg1:control_0\ : bit;
SIGNAL \OutputReg2:clk\ : bit;
SIGNAL \OutputReg2:rst\ : bit;
SIGNAL Net_540 : bit;
SIGNAL \OutputReg2:control_out_0\ : bit;
SIGNAL Net_537 : bit;
SIGNAL \OutputReg2:control_out_1\ : bit;
SIGNAL Net_538 : bit;
SIGNAL \OutputReg2:control_out_2\ : bit;
SIGNAL Net_539 : bit;
SIGNAL \OutputReg2:control_out_3\ : bit;
SIGNAL Net_541 : bit;
SIGNAL \OutputReg2:control_out_4\ : bit;
SIGNAL Net_542 : bit;
SIGNAL \OutputReg2:control_out_5\ : bit;
SIGNAL Net_543 : bit;
SIGNAL \OutputReg2:control_out_6\ : bit;
SIGNAL Net_544 : bit;
SIGNAL \OutputReg2:control_out_7\ : bit;
SIGNAL \OutputReg2:control_7\ : bit;
SIGNAL \OutputReg2:control_6\ : bit;
SIGNAL \OutputReg2:control_5\ : bit;
SIGNAL \OutputReg2:control_4\ : bit;
SIGNAL \OutputReg2:control_3\ : bit;
SIGNAL \OutputReg2:control_2\ : bit;
SIGNAL \OutputReg2:control_1\ : bit;
SIGNAL \OutputReg2:control_0\ : bit;
SIGNAL tmpOE__Out_1_net_0 : bit;
SIGNAL tmpFB_0__Out_1_net_0 : bit;
SIGNAL tmpIO_0__Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_1_net_0 : bit;
SIGNAL tmpOE__Out_2_net_0 : bit;
SIGNAL tmpFB_0__Out_2_net_0 : bit;
SIGNAL tmpIO_0__Out_2_net_0 : bit;
TERMINAL tmpSIOVREF__Out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_2_net_0 : bit;
SIGNAL tmpOE__Out_3_net_0 : bit;
SIGNAL tmpFB_0__Out_3_net_0 : bit;
SIGNAL tmpIO_0__Out_3_net_0 : bit;
TERMINAL tmpSIOVREF__Out_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_3_net_0 : bit;
SIGNAL tmpOE__Out_4_net_0 : bit;
SIGNAL tmpFB_0__Out_4_net_0 : bit;
SIGNAL tmpIO_0__Out_4_net_0 : bit;
TERMINAL tmpSIOVREF__Out_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_4_net_0 : bit;
SIGNAL tmpOE__Out_5_net_0 : bit;
SIGNAL tmpFB_0__Out_5_net_0 : bit;
SIGNAL tmpIO_0__Out_5_net_0 : bit;
TERMINAL tmpSIOVREF__Out_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_5_net_0 : bit;
SIGNAL tmpOE__Out_6_net_0 : bit;
SIGNAL tmpFB_0__Out_6_net_0 : bit;
SIGNAL tmpIO_0__Out_6_net_0 : bit;
TERMINAL tmpSIOVREF__Out_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_6_net_0 : bit;
SIGNAL tmpOE__Out_7_net_0 : bit;
SIGNAL tmpFB_0__Out_7_net_0 : bit;
SIGNAL tmpIO_0__Out_7_net_0 : bit;
TERMINAL tmpSIOVREF__Out_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_7_net_0 : bit;
SIGNAL tmpOE__Out_8_net_0 : bit;
SIGNAL tmpFB_0__Out_8_net_0 : bit;
SIGNAL tmpIO_0__Out_8_net_0 : bit;
TERMINAL tmpSIOVREF__Out_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_8_net_0 : bit;
SIGNAL tmpOE__Out_9_net_0 : bit;
SIGNAL tmpFB_0__Out_9_net_0 : bit;
SIGNAL tmpIO_0__Out_9_net_0 : bit;
TERMINAL tmpSIOVREF__Out_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_9_net_0 : bit;
SIGNAL tmpOE__Out_10_net_0 : bit;
SIGNAL tmpFB_0__Out_10_net_0 : bit;
SIGNAL tmpIO_0__Out_10_net_0 : bit;
TERMINAL tmpSIOVREF__Out_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_10_net_0 : bit;
TERMINAL Net_989 : bit;
TERMINAL Net_995 : bit;
TERMINAL Net_996 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1006 : bit;
TERMINAL Net_1007 : bit;
TERMINAL Net_1008 : bit;
SIGNAL \DEBUG_UART:Net_9\ : bit;
SIGNAL \DEBUG_UART:Net_61\ : bit;
SIGNAL \DEBUG_UART:BUART:clock_op\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_reg\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \DEBUG_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_sr\ : bit;
SIGNAL \DEBUG_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1120 : bit;
SIGNAL \DEBUG_UART:BUART:txn\ : bit;
SIGNAL Net_1126 : bit;
SIGNAL \DEBUG_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1127 : bit;
SIGNAL \DEBUG_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_1\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:tx_shift_out\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:counter_load_not\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_2\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_7\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_6\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_5\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_4\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_1\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_2\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1122 : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_mark\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_1\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_0\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_postpoll\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:hd_shift_out\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_fifofull\ : bit;
SIGNAL \DEBUG_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \DEBUG_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:rx_counter_load\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_3\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_2\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_2\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_1\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_0\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_6\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_5\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_4\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count_3\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_bitclk\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \DEBUG_UART:BUART:pollingrange\ : bit;
SIGNAL \DEBUG_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_1125 : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \DEBUG_UART:BUART:pollcount_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_0\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_1\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_2\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_3\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_4\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_5\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_status_6\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1121 : bit;
SIGNAL \DEBUG_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_break_status\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_address_detected\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_last\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_915_0D : bit;
SIGNAL Net_913_0D : bit;
SIGNAL Net_914_0D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ : bit;
SIGNAL Net_915_1D : bit;
SIGNAL Net_913_1D : bit;
SIGNAL Net_914_1D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[2]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\ : bit;
SIGNAL Net_915_2D : bit;
SIGNAL Net_913_2D : bit;
SIGNAL Net_914_2D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[3]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\ : bit;
SIGNAL Net_915_3D : bit;
SIGNAL Net_913_3D : bit;
SIGNAL Net_914_3D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[4]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[4]:d_sync_1\\D\ : bit;
SIGNAL Net_915_4D : bit;
SIGNAL Net_913_4D : bit;
SIGNAL Net_914_4D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[5]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[5]:d_sync_1\\D\ : bit;
SIGNAL Net_915_5D : bit;
SIGNAL Net_913_5D : bit;
SIGNAL Net_914_5D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[6]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[6]:d_sync_1\\D\ : bit;
SIGNAL Net_915_6D : bit;
SIGNAL Net_913_6D : bit;
SIGNAL Net_914_6D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[7]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[7]:d_sync_1\\D\ : bit;
SIGNAL Net_915_7D : bit;
SIGNAL Net_913_7D : bit;
SIGNAL Net_914_7D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_0D : bit;
SIGNAL Net_1021_0D : bit;
SIGNAL Net_1022_0D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[1]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[1]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_1D : bit;
SIGNAL Net_1021_1D : bit;
SIGNAL Net_1022_1D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[2]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[2]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_2D : bit;
SIGNAL Net_1021_2D : bit;
SIGNAL Net_1022_2D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[3]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[3]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_3D : bit;
SIGNAL Net_1021_3D : bit;
SIGNAL Net_1022_3D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[4]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[4]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_4D : bit;
SIGNAL Net_1021_4D : bit;
SIGNAL Net_1022_4D : bit;
SIGNAL \Debouncer_3:DEBOUNCER[5]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[5]:d_sync_1\\D\ : bit;
SIGNAL Net_1023_5D : bit;
SIGNAL Net_1021_5D : bit;
SIGNAL Net_1022_5D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_945_0D : bit;
SIGNAL Net_943_0D : bit;
SIGNAL Net_944_0D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[1]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[1]:d_sync_1\\D\ : bit;
SIGNAL Net_945_1D : bit;
SIGNAL Net_943_1D : bit;
SIGNAL Net_944_1D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[2]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[2]:d_sync_1\\D\ : bit;
SIGNAL Net_945_2D : bit;
SIGNAL Net_943_2D : bit;
SIGNAL Net_944_2D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[3]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[3]:d_sync_1\\D\ : bit;
SIGNAL Net_945_3D : bit;
SIGNAL Net_943_3D : bit;
SIGNAL Net_944_3D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[4]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[4]:d_sync_1\\D\ : bit;
SIGNAL Net_945_4D : bit;
SIGNAL Net_943_4D : bit;
SIGNAL Net_944_4D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[5]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[5]:d_sync_1\\D\ : bit;
SIGNAL Net_945_5D : bit;
SIGNAL Net_943_5D : bit;
SIGNAL Net_944_5D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[6]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[6]:d_sync_1\\D\ : bit;
SIGNAL Net_945_6D : bit;
SIGNAL Net_943_6D : bit;
SIGNAL Net_944_6D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[7]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[7]:d_sync_1\\D\ : bit;
SIGNAL Net_945_7D : bit;
SIGNAL Net_943_7D : bit;
SIGNAL Net_944_7D : bit;
SIGNAL \DEBUG_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:txn\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1122D : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_last\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Analog_RY_net_0 <=  ('1') ;

\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

\ADC:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\));

\ADC:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

\ADC:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\));

\ADC:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

\ADC:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:bSAR_SEQ:cnt_enable\ <= (\ADC:bSAR_SEQ:load_period\
	OR Net_1026);

\ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1027 and \ADC:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC:Net_3935\);

\ADC:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC:bSAR_SEQ:nrq_reg\ and \ADC:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC:ch_addr_5\ and not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_5\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_5\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_5\));

\ADC:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_5\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_5\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_5\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

\ADC:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC:ch_addr_2\ and not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_2\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_2\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_2\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_2\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_2\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

Net_1120 <= (not \DEBUG_UART:BUART:txn\);

\DEBUG_UART:BUART:counter_load_not\ <= ((not \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_state_2\)
	OR \DEBUG_UART:BUART:tx_state_0\
	OR \DEBUG_UART:BUART:tx_state_1\);

\DEBUG_UART:BUART:tx_status_0\ <= ((not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_status_2\ <= (not \DEBUG_UART:BUART:tx_fifo_notfull\);

Net_1122D <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_1\));

\DEBUG_UART:BUART:tx_bitclk\\D\ <= ((not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_bitclk_enable_pre\)
	OR (\DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk_enable_pre\)
	OR (\DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_bitclk_enable_pre\));

\DEBUG_UART:BUART:tx_mark\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_mark\));

\DEBUG_UART:BUART:tx_state_2\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_counter_dp\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_state_1\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_1\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_counter_dp\ and \DEBUG_UART:BUART:tx_state_1\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_state_0\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and not \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk_enable_pre\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:txn\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_shift_out\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_counter_dp\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_shift_out\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_state_1\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_parity_bit\\D\ <= ((not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_parity_bit\)
	OR (not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_parity_bit\)
	OR \DEBUG_UART:BUART:tx_parity_bit\);

\DEBUG_UART:BUART:rx_counter_load\ <= ((not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_state_2\));

\DEBUG_UART:BUART:rx_bitclk_pre\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:rx_count_0\));

\DEBUG_UART:BUART:rx_state_stop1_reg\\D\ <= (not \DEBUG_UART:BUART:rx_state_2\
	OR not \DEBUG_UART:BUART:rx_state_3\
	OR \DEBUG_UART:BUART:rx_state_0\
	OR \DEBUG_UART:BUART:rx_state_1\);

\DEBUG_UART:BUART:pollcount_1\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:pollcount_1\ and Net_1125 and \DEBUG_UART:BUART:pollcount_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:pollcount_1\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not Net_1125 and \DEBUG_UART:BUART:pollcount_1\));

\DEBUG_UART:BUART:pollcount_0\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:pollcount_0\ and Net_1125)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not Net_1125 and \DEBUG_UART:BUART:pollcount_0\));

\DEBUG_UART:BUART:rx_postpoll\ <= ((Net_1125 and \DEBUG_UART:BUART:pollcount_0\)
	OR \DEBUG_UART:BUART:pollcount_1\);

\DEBUG_UART:BUART:rx_status_4\ <= ((\DEBUG_UART:BUART:rx_load_fifo\ and \DEBUG_UART:BUART:rx_fifofull\));

\DEBUG_UART:BUART:rx_status_5\ <= ((\DEBUG_UART:BUART:rx_fifonotempty\ and \DEBUG_UART:BUART:rx_state_stop1_reg\));

\DEBUG_UART:BUART:rx_stop_bit_error\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_3\ and \DEBUG_UART:BUART:rx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:pollcount_1\ and not Net_1125 and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_3\ and \DEBUG_UART:BUART:rx_state_2\));

\DEBUG_UART:BUART:rx_load_fifo\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:rx_state_2\ and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_state_2\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_4\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_state_2\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\ and \DEBUG_UART:BUART:rx_state_0\));

\DEBUG_UART:BUART:rx_state_3\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_2\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_4\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_2\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_1\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_2\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_state_3\));

\DEBUG_UART:BUART:rx_state_2\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_state_2\ and not Net_1125 and \DEBUG_UART:BUART:rx_last\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_0\ and not \DEBUG_UART:BUART:rx_state_2\ and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_4\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_1\ and \DEBUG_UART:BUART:rx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_state_2\));

\DEBUG_UART:BUART:rx_state_1\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_1\));

\DEBUG_UART:BUART:rx_state_0\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:rx_state_1\ and not \DEBUG_UART:BUART:rx_state_3\ and not \DEBUG_UART:BUART:pollcount_1\ and not Net_1125 and \DEBUG_UART:BUART:rx_bitclk_enable\ and \DEBUG_UART:BUART:rx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_count_5\ and \DEBUG_UART:BUART:rx_count_4\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_count_6\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_state_3\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_1\ and \DEBUG_UART:BUART:rx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_state_0\ and \DEBUG_UART:BUART:rx_state_2\));

\DEBUG_UART:BUART:rx_last\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and Net_1125));

\DEBUG_UART:BUART:rx_address_detected\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:rx_address_detected\));

Analog_RY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89288933-e75c-49a2-992b-271b018d1a31",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_RY_net_0),
		analog=>Net_656,
		io=>(tmpIO_0__Analog_RY_net_0),
		siovref=>(tmpSIOVREF__Analog_RY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_RY_net_0);
Analog_RZ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76d4fe9f-8c31-429b-8570-6aaf814585e0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_RZ_net_0),
		analog=>Net_657,
		io=>(tmpIO_0__Analog_RZ_net_0),
		siovref=>(tmpSIOVREF__Analog_RZ_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_RZ_net_0);
Analog_Slider:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7935cd30-8cd1-4456-9fc8-e108e1a9361b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_Slider_net_0),
		analog=>Net_658,
		io=>(tmpIO_0__Analog_Slider_net_0),
		siovref=>(tmpSIOVREF__Analog_Slider_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_Slider_net_0);
Analog_Dial:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e6fba98-6827-4636-98e7-52924aa81ee1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_Dial_net_0),
		analog=>Net_659,
		io=>(tmpIO_0__Analog_Dial_net_0),
		siovref=>(tmpSIOVREF__Analog_Dial_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_Dial_net_0);
\ADC:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1114, Net_1113, Net_1112, Net_1111,
			Net_1110, Net_1109, Net_1108, Net_1107,
			Net_1106, Net_1105, Net_1104, Net_1103,
			Net_1102, Net_1101, Net_1100, Net_1099,
			Net_1098, Net_1096, Net_1094, Net_1093,
			Net_1091, Net_1089, Net_1088, Net_1086,
			Net_1084, Net_1083, Net_1081, Net_1079,
			Net_1078, Net_1076, Net_1074, Net_1073,
			Net_1071, Net_1069, Net_1068, Net_1066,
			Net_1064, Net_1063, Net_1061, Net_1059,
			Net_1058, Net_1056, Net_1054, Net_1053,
			Net_1051, Net_1049, Net_1048, Net_1046,
			Net_1044, Net_1043, Net_1041, Net_1039,
			Net_1038, Net_1036, Net_1034, Net_1033,
			Net_659, Net_658, Net_657, Net_656,
			Net_655, Net_654, Net_653, Net_652),
		hw_ctrl_en=>(\ADC:AMuxHw_2_Decoder_one_hot_63\, \ADC:AMuxHw_2_Decoder_one_hot_62\, \ADC:AMuxHw_2_Decoder_one_hot_61\, \ADC:AMuxHw_2_Decoder_one_hot_60\,
			\ADC:AMuxHw_2_Decoder_one_hot_59\, \ADC:AMuxHw_2_Decoder_one_hot_58\, \ADC:AMuxHw_2_Decoder_one_hot_57\, \ADC:AMuxHw_2_Decoder_one_hot_56\,
			\ADC:AMuxHw_2_Decoder_one_hot_55\, \ADC:AMuxHw_2_Decoder_one_hot_54\, \ADC:AMuxHw_2_Decoder_one_hot_53\, \ADC:AMuxHw_2_Decoder_one_hot_52\,
			\ADC:AMuxHw_2_Decoder_one_hot_51\, \ADC:AMuxHw_2_Decoder_one_hot_50\, \ADC:AMuxHw_2_Decoder_one_hot_49\, \ADC:AMuxHw_2_Decoder_one_hot_48\,
			\ADC:AMuxHw_2_Decoder_one_hot_47\, \ADC:AMuxHw_2_Decoder_one_hot_46\, \ADC:AMuxHw_2_Decoder_one_hot_45\, \ADC:AMuxHw_2_Decoder_one_hot_44\,
			\ADC:AMuxHw_2_Decoder_one_hot_43\, \ADC:AMuxHw_2_Decoder_one_hot_42\, \ADC:AMuxHw_2_Decoder_one_hot_41\, \ADC:AMuxHw_2_Decoder_one_hot_40\,
			\ADC:AMuxHw_2_Decoder_one_hot_39\, \ADC:AMuxHw_2_Decoder_one_hot_38\, \ADC:AMuxHw_2_Decoder_one_hot_37\, \ADC:AMuxHw_2_Decoder_one_hot_36\,
			\ADC:AMuxHw_2_Decoder_one_hot_35\, \ADC:AMuxHw_2_Decoder_one_hot_34\, \ADC:AMuxHw_2_Decoder_one_hot_33\, \ADC:AMuxHw_2_Decoder_one_hot_32\,
			\ADC:AMuxHw_2_Decoder_one_hot_31\, \ADC:AMuxHw_2_Decoder_one_hot_30\, \ADC:AMuxHw_2_Decoder_one_hot_29\, \ADC:AMuxHw_2_Decoder_one_hot_28\,
			\ADC:AMuxHw_2_Decoder_one_hot_27\, \ADC:AMuxHw_2_Decoder_one_hot_26\, \ADC:AMuxHw_2_Decoder_one_hot_25\, \ADC:AMuxHw_2_Decoder_one_hot_24\,
			\ADC:AMuxHw_2_Decoder_one_hot_23\, \ADC:AMuxHw_2_Decoder_one_hot_22\, \ADC:AMuxHw_2_Decoder_one_hot_21\, \ADC:AMuxHw_2_Decoder_one_hot_20\,
			\ADC:AMuxHw_2_Decoder_one_hot_19\, \ADC:AMuxHw_2_Decoder_one_hot_18\, \ADC:AMuxHw_2_Decoder_one_hot_17\, \ADC:AMuxHw_2_Decoder_one_hot_16\,
			\ADC:AMuxHw_2_Decoder_one_hot_15\, \ADC:AMuxHw_2_Decoder_one_hot_14\, \ADC:AMuxHw_2_Decoder_one_hot_13\, \ADC:AMuxHw_2_Decoder_one_hot_12\,
			\ADC:AMuxHw_2_Decoder_one_hot_11\, \ADC:AMuxHw_2_Decoder_one_hot_10\, \ADC:AMuxHw_2_Decoder_one_hot_9\, \ADC:AMuxHw_2_Decoder_one_hot_8\,
			\ADC:AMuxHw_2_Decoder_one_hot_7\, \ADC:AMuxHw_2_Decoder_one_hot_6\, \ADC:AMuxHw_2_Decoder_one_hot_5\, \ADC:AMuxHw_2_Decoder_one_hot_4\,
			\ADC:AMuxHw_2_Decoder_one_hot_3\, \ADC:AMuxHw_2_Decoder_one_hot_2\, \ADC:AMuxHw_2_Decoder_one_hot_1\, \ADC:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC:V_single\);
\ADC:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_248\,
		signal2=>\ADC:SAR:Net_235\);
\ADC:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC:Net_2803\,
		vminus=>\ADC:SAR:Net_126\,
		ext_pin=>\ADC:SAR:Net_215\,
		vrefhi_out=>\ADC:SAR:Net_257\,
		vref=>\ADC:SAR:Net_248\,
		clock=>\ADC:clock\,
		pump_clock=>\ADC:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC:SAR:Net_252\,
		next_out=>Net_1026,
		data_out=>(\ADC:SAR:Net_207_11\, \ADC:SAR:Net_207_10\, \ADC:SAR:Net_207_9\, \ADC:SAR:Net_207_8\,
			\ADC:SAR:Net_207_7\, \ADC:SAR:Net_207_6\, \ADC:SAR:Net_207_5\, \ADC:SAR:Net_207_4\,
			\ADC:SAR:Net_207_3\, \ADC:SAR:Net_207_2\, \ADC:SAR:Net_207_1\, \ADC:SAR:Net_207_0\),
		eof_udb=>\ADC:Net_3830\);
\ADC:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_215\,
		signal2=>\ADC:SAR:Net_209\);
\ADC:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_126\,
		signal2=>\ADC:SAR:Net_149\);
\ADC:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_209\);
\ADC:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_257\,
		signal2=>\ADC:SAR:Net_149\);
\ADC:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_255\);
\ADC:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:SAR:Net_235\);
\ADC:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_368\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_2803\,
		signal2=>\ADC:V_single\);
\ADC:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC:clock\,
		enable=>\ADC:bSAR_SEQ:enable\,
		clock_out=>\ADC:bSAR_SEQ:clk_fin\);
\ADC:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC:clock\,
		enable=>tmpOE__Analog_RY_net_0,
		clock_out=>\ADC:bSAR_SEQ:clk_ctrl\);
\ADC:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC:bSAR_SEQ:control_7\, \ADC:bSAR_SEQ:control_6\, \ADC:bSAR_SEQ:control_5\, \ADC:bSAR_SEQ:control_4\,
			\ADC:bSAR_SEQ:control_3\, \ADC:bSAR_SEQ:control_2\, \ADC:bSAR_SEQ:load_period\, \ADC:bSAR_SEQ:enable\));
\ADC:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC:bSAR_SEQ:load_period\,
		enable=>\ADC:bSAR_SEQ:cnt_enable\,
		count=>(\ADC:bSAR_SEQ:count_6\, \ADC:ch_addr_5\, \ADC:ch_addr_4\, \ADC:ch_addr_3\,
			\ADC:ch_addr_2\, \ADC:ch_addr_1\, \ADC:ch_addr_0\),
		tc=>\ADC:bSAR_SEQ:cnt_tc\);
\ADC:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1027));
\ADC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d777f0ba-ddc9-4d44-b43a-513fcf256177/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"791700445.885691",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:clock\,
		dig_domain_out=>open);
\ADC:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC:Net_3830\,
		trq=>zero,
		nrq=>\ADC:Net_3698\);
\ADC:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC:Net_3698\,
		trq=>zero,
		nrq=>\ADC:nrq\);
\ADC:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d777f0ba-ddc9-4d44-b43a-513fcf256177/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_3710\,
		dig_domain_out=>open);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1027);
\ADC:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC:Net_3710\,
		sc_in=>\ADC:nrq\,
		sc_out=>\ADC:Net_3935\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:gti_0\);
\USBFS_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:Net_1010\);
\USBFS_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7be80a1a-83d4-456b-b277-c70f3736c34b/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(\USBFS_1:tmpFB_0__Dm_net_0\),
		analog=>\USBFS_1:Net_597\,
		io=>(\USBFS_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>\USBFS_1:tmpINTERRUPT_0__Dm_net_0\);
\USBFS_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7be80a1a-83d4-456b-b277-c70f3736c34b/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(\USBFS_1:tmpFB_0__Dp_net_0\),
		analog=>\USBFS_1:Net_1000\,
		io=>(\USBFS_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>\USBFS_1:Net_1010\);
\USBFS_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS_1:Net_1000\,
		dm=>\USBFS_1:Net_597\,
		sof_int=>Net_1116,
		arb_int=>\USBFS_1:Net_1889\,
		usb_int=>\USBFS_1:Net_1876\,
		ept_int=>(\USBFS_1:ep_int_8\, \USBFS_1:ep_int_7\, \USBFS_1:ep_int_6\, \USBFS_1:ep_int_5\,
			\USBFS_1:ep_int_4\, \USBFS_1:ep_int_3\, \USBFS_1:ep_int_2\, \USBFS_1:ep_int_1\,
			\USBFS_1:ep_int_0\),
		ord_int=>\USBFS_1:Net_95\,
		dma_req=>(\USBFS_1:dma_request_7\, \USBFS_1:dma_request_6\, \USBFS_1:dma_request_5\, \USBFS_1:dma_request_4\,
			\USBFS_1:dma_request_3\, \USBFS_1:dma_request_2\, \USBFS_1:dma_request_1\, \USBFS_1:dma_request_0\),
		dma_termin=>\USBFS_1:dma_terminate\);
\USBFS_1:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:Net_95\);
\USBFS_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:ep_int_2\);
\USBFS_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:ep_int_1\);
\USBFS_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:ep_int_0\);
\USBFS_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:Net_1876\);
\USBFS_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBFS_1:Net_1889\);
\USBFS_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1116);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"423a0c41-cd1a-4ee9-ba01-86a7ba997c66",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>InClk,
		dig_domain_out=>open);
\ButtonReg1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>InClk,
		status=>(Net_909_7, Net_909_6, Net_909_5, Net_909_4,
			Net_909_3, Net_909_2, Net_909_1, Net_909_0));
\Debouncer_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>InClk,
		enable=>tmpOE__Analog_RY_net_0,
		clock_out=>\Debouncer_1:op_clk\);
SW_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_987, Net_988));
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_987);
Button_1_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"872f2860-c532-4c99-97d7-05cef7f73603",
		drive_mode=>"011011011011011011011011",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"IIIIIIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0,
			tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(Net_910_7, Net_910_6, Net_910_5, Net_910_4,
			Net_910_3, Net_910_2, Net_910_1, Net_910_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__Button_1_8_net_7, tmpIO_7__Button_1_8_net_6, tmpIO_7__Button_1_8_net_5, tmpIO_7__Button_1_8_net_4,
			tmpIO_7__Button_1_8_net_3, tmpIO_7__Button_1_8_net_2, tmpIO_7__Button_1_8_net_1, tmpIO_7__Button_1_8_net_0),
		siovref=>(tmpSIOVREF__Button_1_8_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Button_1_8_net_0);
Analog_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05535c46-c79f-4e4d-be77-18c48a7cd847",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_RX_net_0),
		analog=>Net_655,
		io=>(tmpIO_0__Analog_RX_net_0),
		siovref=>(tmpSIOVREF__Analog_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_RX_net_0);
Analog_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0823be67-dbd7-4547-ab22-d7d2989179f1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_Z_net_0),
		analog=>Net_654,
		io=>(tmpIO_0__Analog_Z_net_0),
		siovref=>(tmpSIOVREF__Analog_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_Z_net_0);
Analog_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f804dd3-46b6-419e-a682-fd39531fc910",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_Y_net_0),
		analog=>Net_653,
		io=>(tmpIO_0__Analog_Y_net_0),
		siovref=>(tmpSIOVREF__Analog_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_Y_net_0);
Analog_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2712a67d-c77e-4761-8ce8-51dec3cd8a0e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Analog_X_net_0),
		analog=>Net_652,
		io=>(tmpIO_0__Analog_X_net_0),
		siovref=>(tmpSIOVREF__Analog_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Analog_X_net_0);
Button_9_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3a7879f-a2fd-4e31-87c3-7d085eb68331",
		drive_mode=>"011011011011011011011011",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"IIIIIIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0,
			tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(Net_940_7, Net_940_6, Net_940_5, Net_940_4,
			Net_940_3, Net_940_2, Net_940_1, Net_940_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__Button_9_16_net_7, tmpIO_7__Button_9_16_net_6, tmpIO_7__Button_9_16_net_5, tmpIO_7__Button_9_16_net_4,
			tmpIO_7__Button_9_16_net_3, tmpIO_7__Button_9_16_net_2, tmpIO_7__Button_9_16_net_1, tmpIO_7__Button_9_16_net_0),
		siovref=>(tmpSIOVREF__Button_9_16_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Button_9_16_net_0);
\ButtonReg2:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>InClk,
		status=>(Net_938_7, Net_938_6, Net_938_5, Net_938_4,
			Net_938_3, Net_938_2, Net_938_1, Net_938_0));
Button_17_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12333173-1e13-41ab-b355-afde879898ed",
		drive_mode=>"011011011011011011",
		ibuf_enabled=>"111111",
		init_dr_st=>"000000",
		input_sync=>"111111",
		input_clk_en=>'0',
		input_sync_mode=>"000000",
		intr_mode=>"000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"000000",
		output_sync=>"000000",
		output_clk_en=>'0',
		output_mode=>"000000",
		output_reset=>'0',
		output_clock_mode=>"000000",
		oe_sync=>"000000",
		oe_conn=>"000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,",
		pin_mode=>"IIIIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111111",
		sio_ibuf=>"00000000",
		sio_info=>"000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"000000000000",
		width=>6,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000000",
		ovt_slew_control=>"000000000000",
		ovt_hyst_trim=>"000000",
		input_buffer_sel=>"000000000000")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0,
			tmpOE__Analog_RY_net_0, tmpOE__Analog_RY_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero),
		fb=>(Net_946_5, Net_946_4, Net_946_3, Net_946_2,
			Net_946_1, Net_946_0),
		analog=>(open, open, open, open,
			open, open),
		io=>(tmpIO_5__Button_17_22_net_5, tmpIO_5__Button_17_22_net_4, tmpIO_5__Button_17_22_net_3, tmpIO_5__Button_17_22_net_2,
			tmpIO_5__Button_17_22_net_1, tmpIO_5__Button_17_22_net_0),
		siovref=>(tmpSIOVREF__Button_17_22_net_0),
		annotation=>(open, open, open, open,
			open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Button_17_22_net_0);
\Debouncer_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>InClk,
		enable=>tmpOE__Analog_RY_net_0,
		clock_out=>\Debouncer_3:op_clk\);
\Debouncer_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>InClk,
		enable=>tmpOE__Analog_RY_net_0,
		clock_out=>\Debouncer_2:op_clk\);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_979, Net_984));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_979);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_985);
\ButtonReg3:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>InClk,
		status=>(zero, zero, Net_939_5, Net_939_4,
			Net_939_3, Net_939_2, Net_939_1, Net_939_0));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_984, Net_985));
\OutputReg1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_534, Net_533, Net_532, Net_531,
			Net_529, Net_528, Net_527, Net_530));
\OutputReg2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\OutputReg2:control_7\, \OutputReg2:control_6\, \OutputReg2:control_5\, \OutputReg2:control_4\,
			\OutputReg2:control_3\, \OutputReg2:control_2\, Net_537, Net_540));
Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_530,
		fb=>(tmpFB_0__Out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_1_net_0),
		siovref=>(tmpSIOVREF__Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_1_net_0);
Out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6ac9ab45-89fe-4bad-8c0e-c1f4e71b9879",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_527,
		fb=>(tmpFB_0__Out_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_2_net_0),
		siovref=>(tmpSIOVREF__Out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_2_net_0);
Out_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4ae745f-bd76-414b-ab8c-13b0da678219",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_528,
		fb=>(tmpFB_0__Out_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_3_net_0),
		siovref=>(tmpSIOVREF__Out_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_3_net_0);
Out_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f6368bb-864d-4483-aca0-453b58c45ef0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_529,
		fb=>(tmpFB_0__Out_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_4_net_0),
		siovref=>(tmpSIOVREF__Out_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_4_net_0);
Out_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ad67761-2fb7-4219-8260-fa4170f6a29e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_531,
		fb=>(tmpFB_0__Out_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_5_net_0),
		siovref=>(tmpSIOVREF__Out_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_5_net_0);
Out_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dad50898-b522-44b9-98c6-492253e5cbc6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_532,
		fb=>(tmpFB_0__Out_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_6_net_0),
		siovref=>(tmpSIOVREF__Out_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_6_net_0);
Out_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3357980-9714-4aed-8b7f-57b3630867a9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_533,
		fb=>(tmpFB_0__Out_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_7_net_0),
		siovref=>(tmpSIOVREF__Out_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_7_net_0);
Out_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3a34553-233c-4c64-ac91-14cc4402bb4a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_534,
		fb=>(tmpFB_0__Out_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_8_net_0),
		siovref=>(tmpSIOVREF__Out_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_8_net_0);
Out_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6a77bae-9bf2-465d-afa0-1d721753f0c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_540,
		fb=>(tmpFB_0__Out_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_9_net_0),
		siovref=>(tmpSIOVREF__Out_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_9_net_0);
Out_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd9deb7e-a0ab-4783-a7c6-f514cee6ec9d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_537,
		fb=>(tmpFB_0__Out_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_10_net_0),
		siovref=>(tmpSIOVREF__Out_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_10_net_0);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_989);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_988, Net_989));
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_988, Net_995));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_996, Net_995));
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_996);
PWR_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1017);
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Potentiometer_v1_0",
		port_names=>"T1, T2, W",
		width=>3)
	PORT MAP(connect=>(Net_1017, Net_1019, Net_1018));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_1006, Net_1007));
R_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1008, Net_1007));
GND_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1008);
GND_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1019);
\DEBUG_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DEBUG_UART:Net_9\,
		dig_domain_out=>open);
\DEBUG_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\DEBUG_UART:Net_9\,
		enable=>tmpOE__Analog_RY_net_0,
		clock_out=>\DEBUG_UART:BUART:clock_op\);
\DEBUG_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		cs_addr=>(\DEBUG_UART:BUART:tx_state_1\, \DEBUG_UART:BUART:tx_state_0\, \DEBUG_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\DEBUG_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\DEBUG_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\DEBUG_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \DEBUG_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\DEBUG_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\DEBUG_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\DEBUG_UART:BUART:sc_out_7\, \DEBUG_UART:BUART:sc_out_6\, \DEBUG_UART:BUART:sc_out_5\, \DEBUG_UART:BUART:sc_out_4\,
			\DEBUG_UART:BUART:sc_out_3\, \DEBUG_UART:BUART:sc_out_2\, \DEBUG_UART:BUART:sc_out_1\, \DEBUG_UART:BUART:sc_out_0\));
\DEBUG_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clock=>\DEBUG_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \DEBUG_UART:BUART:tx_fifo_notfull\,
			\DEBUG_UART:BUART:tx_status_2\, \DEBUG_UART:BUART:tx_fifo_empty\, \DEBUG_UART:BUART:tx_status_0\),
		interrupt=>\DEBUG_UART:BUART:tx_interrupt_out\);
\DEBUG_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		cs_addr=>(\DEBUG_UART:BUART:rx_state_1\, \DEBUG_UART:BUART:rx_state_0\, \DEBUG_UART:BUART:rx_bitclk_enable\),
		route_si=>\DEBUG_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\DEBUG_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\DEBUG_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\DEBUG_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\DEBUG_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\DEBUG_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\DEBUG_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\DEBUG_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\DEBUG_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DEBUG_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\DEBUG_UART:BUART:clock_op\,
		reset=>\DEBUG_UART:BUART:reset_reg\,
		load=>\DEBUG_UART:BUART:rx_counter_load\,
		enable=>tmpOE__Analog_RY_net_0,
		count=>(\DEBUG_UART:BUART:rx_count_6\, \DEBUG_UART:BUART:rx_count_5\, \DEBUG_UART:BUART:rx_count_4\, \DEBUG_UART:BUART:rx_count_3\,
			\DEBUG_UART:BUART:rx_count_2\, \DEBUG_UART:BUART:rx_count_1\, \DEBUG_UART:BUART:rx_count_0\),
		tc=>\DEBUG_UART:BUART:rx_count7_tc\);
\DEBUG_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clock=>\DEBUG_UART:BUART:clock_op\,
		status=>(zero, \DEBUG_UART:BUART:rx_status_5\, \DEBUG_UART:BUART:rx_status_4\, \DEBUG_UART:BUART:rx_status_3\,
			\DEBUG_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\DEBUG_UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>(zero),
		fb=>Net_1125,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Analog_RY_net_0),
		y=>Net_1120,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Analog_RY_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Analog_RY_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\ADC:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_5\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_5\);
\ADC:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_4\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_4\);
\ADC:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_3\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_3\);
\ADC:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_2\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_2\);
\ADC:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_1\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_1\);
\ADC:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_0\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_0\);
\ADC:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_0\);
\ADC:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_1\);
\ADC:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_2\);
\ADC:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_3\);
\ADC:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_4\);
\ADC:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_5\);
\ADC:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_6\);
\ADC:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_7\);
\ADC:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_8\);
\ADC:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_9\);
\ADC:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_10\);
\ADC:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_11\);
\ADC:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_12\);
\ADC:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_13\);
\ADC:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_14\);
\ADC:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_15\);
\ADC:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_16\);
\ADC:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_17\);
\ADC:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_18\);
\ADC:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_19\);
\ADC:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_20\);
\ADC:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_21\);
\ADC:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_22\);
\ADC:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_23\);
\ADC:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_24\);
\ADC:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_25\);
\ADC:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_26\);
\ADC:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_27\);
\ADC:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_28\);
\ADC:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_29\);
\ADC:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_30\);
\ADC:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_31\);
\ADC:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_32\);
\ADC:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_33\);
\ADC:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_34\);
\ADC:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_35\);
\ADC:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_36\);
\ADC:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_37\);
\ADC:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_38\);
\ADC:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_39\);
\ADC:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_40\);
\ADC:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_41\);
\ADC:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_42\);
\ADC:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_43\);
\ADC:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_44\);
\ADC:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_45\);
\ADC:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_46\);
\ADC:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_47\);
\ADC:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_48\);
\ADC:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_49\);
\ADC:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_50\);
\ADC:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_51\);
\ADC:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_52\);
\ADC:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_53\);
\ADC:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_54\);
\ADC:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_55\);
\ADC:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_56\);
\ADC:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_57\);
\ADC:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_58\);
\ADC:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_59\);
\ADC:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_60\);
\ADC:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_61\);
\ADC:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_62\);
\ADC:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_63\);
\ADC:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC:bSAR_SEQ:clk_fin\,
		q=>Net_1027);
\ADC:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC:Net_3710\,
		q=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC:bSAR_SEQ:clk_fin\,
		q=>\ADC:bSAR_SEQ:nrq_reg\);
\Debouncer_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_0,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_0);
\Debouncer_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_0,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_1\);
Net_915_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_0);
Net_913_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_0);
Net_914_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_0);
\Debouncer_1:DEBOUNCER[1]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_1,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_1);
\Debouncer_1:DEBOUNCER[1]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_1,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[1]:d_sync_1\);
Net_915_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_1);
Net_913_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_1);
Net_914_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_1);
\Debouncer_1:DEBOUNCER[2]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_2,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_2);
\Debouncer_1:DEBOUNCER[2]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_2,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[2]:d_sync_1\);
Net_915_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_2);
Net_913_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_2);
Net_914_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_2);
\Debouncer_1:DEBOUNCER[3]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_3,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_3);
\Debouncer_1:DEBOUNCER[3]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_3,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[3]:d_sync_1\);
Net_915_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_3);
Net_913_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_3);
Net_914_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_3);
\Debouncer_1:DEBOUNCER[4]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_4,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_4);
\Debouncer_1:DEBOUNCER[4]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_4,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[4]:d_sync_1\);
Net_915_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_4);
Net_913_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_4);
Net_914_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_4);
\Debouncer_1:DEBOUNCER[5]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_5,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_5);
\Debouncer_1:DEBOUNCER[5]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_5,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[5]:d_sync_1\);
Net_915_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_5);
Net_913_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_5);
Net_914_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_5);
\Debouncer_1:DEBOUNCER[6]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_6,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_6);
\Debouncer_1:DEBOUNCER[6]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_6,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[6]:d_sync_1\);
Net_915_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_6);
Net_913_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_6);
Net_914_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_6);
\Debouncer_1:DEBOUNCER[7]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_910_7,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_909_7);
\Debouncer_1:DEBOUNCER[7]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_909_7,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[7]:d_sync_1\);
Net_915_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_915_7);
Net_913_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_913_7);
Net_914_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_914_7);
\Debouncer_3:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_0,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_0);
\Debouncer_3:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_0,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[0]:d_sync_1\);
Net_1023_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_0);
Net_1021_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_0);
Net_1022_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_0);
\Debouncer_3:DEBOUNCER[1]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_1,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_1);
\Debouncer_3:DEBOUNCER[1]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_1,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[1]:d_sync_1\);
Net_1023_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_1);
Net_1021_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_1);
Net_1022_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_1);
\Debouncer_3:DEBOUNCER[2]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_2,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_2);
\Debouncer_3:DEBOUNCER[2]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_2,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[2]:d_sync_1\);
Net_1023_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_2);
Net_1021_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_2);
Net_1022_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_2);
\Debouncer_3:DEBOUNCER[3]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_3,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_3);
\Debouncer_3:DEBOUNCER[3]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_3,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[3]:d_sync_1\);
Net_1023_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_3);
Net_1021_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_3);
Net_1022_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_3);
\Debouncer_3:DEBOUNCER[4]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_4,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_4);
\Debouncer_3:DEBOUNCER[4]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_4,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[4]:d_sync_1\);
Net_1023_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_4);
Net_1021_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_4);
Net_1022_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_4);
\Debouncer_3:DEBOUNCER[5]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_946_5,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_939_5);
\Debouncer_3:DEBOUNCER[5]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_939_5,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[5]:d_sync_1\);
Net_1023_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1023_5);
Net_1021_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1021_5);
Net_1022_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1022_5);
\Debouncer_2:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_0,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_0);
\Debouncer_2:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_0,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[0]:d_sync_1\);
Net_945_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_0);
Net_943_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_0);
Net_944_0:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_0);
\Debouncer_2:DEBOUNCER[1]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_1,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_1);
\Debouncer_2:DEBOUNCER[1]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_1,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[1]:d_sync_1\);
Net_945_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_1);
Net_943_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_1);
Net_944_1:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_1);
\Debouncer_2:DEBOUNCER[2]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_2,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_2);
\Debouncer_2:DEBOUNCER[2]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_2,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[2]:d_sync_1\);
Net_945_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_2);
Net_943_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_2);
Net_944_2:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_2);
\Debouncer_2:DEBOUNCER[3]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_3,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_3);
\Debouncer_2:DEBOUNCER[3]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_3,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[3]:d_sync_1\);
Net_945_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_3);
Net_943_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_3);
Net_944_3:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_3);
\Debouncer_2:DEBOUNCER[4]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_4,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_4);
\Debouncer_2:DEBOUNCER[4]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_4,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[4]:d_sync_1\);
Net_945_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_4);
Net_943_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_4);
Net_944_4:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_4);
\Debouncer_2:DEBOUNCER[5]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_5,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_5);
\Debouncer_2:DEBOUNCER[5]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_5,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[5]:d_sync_1\);
Net_945_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_5);
Net_943_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_5);
Net_944_5:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_5);
\Debouncer_2:DEBOUNCER[6]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_6,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_6);
\Debouncer_2:DEBOUNCER[6]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_6,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[6]:d_sync_1\);
Net_945_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_6);
Net_943_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_6);
Net_944_6:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_6);
\Debouncer_2:DEBOUNCER[7]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_940_7,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_938_7);
\Debouncer_2:DEBOUNCER[7]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_938_7,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[7]:d_sync_1\);
Net_945_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_945_7);
Net_943_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_943_7);
Net_944_7:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_944_7);
\DEBUG_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:reset_reg\);
\DEBUG_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:txn\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:txn\);
\DEBUG_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_1\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_1\);
\DEBUG_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_0\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_0\);
\DEBUG_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_2\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_2\);
Net_1122:cy_dff
	PORT MAP(d=>Net_1122D,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>Net_1122);
\DEBUG_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_bitclk\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_bitclk\);
\DEBUG_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_ctrl_mark_last\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_ctrl_mark_last\);
\DEBUG_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_mark\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_mark\);
\DEBUG_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_parity_bit\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_parity_bit\);
\DEBUG_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_state_1\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_state_1\);
\DEBUG_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_state_0\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_state_0\);
\DEBUG_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_load_fifo\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_load_fifo\);
\DEBUG_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_state_3\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_state_3\);
\DEBUG_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_state_2\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_state_2\);
\DEBUG_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_bitclk_pre\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_bitclk_enable\);
\DEBUG_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_state_stop1_reg\);
\DEBUG_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:pollcount_1\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:pollcount_1\);
\DEBUG_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:pollcount_0\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:pollcount_0\);
\DEBUG_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_markspace_status\);
\DEBUG_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_status_2\);
\DEBUG_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_status_3\);
\DEBUG_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_addr_match_status\);
\DEBUG_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_markspace_pre\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_markspace_pre\);
\DEBUG_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_parity_error_pre\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_parity_error_pre\);
\DEBUG_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_break_status\);
\DEBUG_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_address_detected\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_address_detected\);
\DEBUG_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_last\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_last\);
\DEBUG_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:rx_parity_bit\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:rx_parity_bit\);

END R_T_L;
