module clockcounter(
input clock,
output [25:0] counter
);

always @(posedge clock) begin
	counter <= counter + 1;
end

endmodule
