// Seed: 1735121026
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    output wor id_5,
    output supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input wand id_12,
    input uwire id_13
);
  logic id_15;
  wire  id_16;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5
    , id_8,
    input supply0 id_6
);
  wire id_9;
  parameter id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire ["" : 1] id_11;
endmodule
