<p>Code Coverage per Configurations: <a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/robin_sik/EWbzQufwo4FFmsw-3bWu_T4BqsCumQz3EXx7Is-6zvYQ6Q?e=CYoYjp" rel="nofollow">https://arteris-my.sharepoint.com/:x:/p/robin_sik/EWbzQufwo4FFmsw-3bWu_T4BqsCumQz3EXx7Is-6zvYQ6Q?e=CYoYjp</a></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 2.37688%;"/><col style="width: 9.11681%;"/><col style="width: 4.00488%;"/><col style="width: 4.2328%;"/><col style="width: 3.97232%;"/><col style="width: 3.256%;"/><col style="width: 2.57224%;"/><col style="width: 4.20024%;"/><col style="width: 43.7932%;"/><col style="width: 21.8152%;"/></colgroup><tbody><tr><th class="confluenceTh">Block</th><th class="confluenceTh">Configuration</th><th class="confluenceTh">Statement(%)</th><th class="confluenceTh">Expression(%)</th><th class="confluenceTh">Condition(%)</th><th class="confluenceTh">Branch(%)</th><th colspan="1" class="confluenceTh">FSM(%)</th><th colspan="1" class="confluenceTh">Functional(%)</th><th class="confluenceTh">UCDB</th><th class="confluenceTh">Feedbacks</th></tr><tr><td class="confluenceTd">CHIAIU</td><td class="confluenceTd">hw_config_2</td><td class="confluenceTd">99.51</td><td class="confluenceTd">95.53</td><td class="confluenceTd">90.67</td><td class="confluenceTd">99.08</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">54.31</td><td class="confluenceTd"><p>/scratch/dclarino/code_coverage_06_09</p><p>/scratch/robins/ncore3_3/chiaiu_coverage</p><p><span style="text-decoration: none;" class="legacy-color-text-blue3">/scratch/robins/ncore3_3/chiaiu_coverage_new2</span></p><p><span style="color: black;text-decoration: none;">/scratch/balajik/code_coverage/2020_08_16_2240_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></p><p><span style="color: black;text-decoration: none;">/scratch/balajik/code_coverage/2020_08_29_1446_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></p><p><span style="color: black;text-decoration: none;">/scratch/balajik/code_coverage/2020_09_21_1633_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;">/scratch/balajik/code_coverage/2020_10_18_1019_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span style="color: black;text-decoration: none;">/scratch/balajik/code_coverage/2020_11_01_1137_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></span></span></p><p><span style="color: black;text-decoration: none;"><span style="text-decoration: none;" class="legacy-color-text-blue3">latest: </span><br/></span><span style="text-decoration: none;">/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_config_two/final_chi_aiu_hw_config_two_merged.ucdb</span></p><p><span style="color: black;text-decoration: none;">exclusion file: <br/>/home/boon/<a class="external-link" href="http://chi_aiu_hw_config_two_2020_11_29_1457_exclusions.do" rel="nofollow">chi_aiu_hw_config_two_2020_11_29_1457_exclusions.do</a><br/></span></p><p><br/></p></td><td class="confluenceTd"><p>Not covered:</p><p><s>Multiple dvm and dvm dependency chain</s></p><p>Different types of Snoop response Data SC, SD, I_PD, SC_PD, Ptl_I_PD, Ptl_UD</p><p><br/></p><p><span style="color: black;text-decoration: none;">NOTE: ott_entry merged, ott_top, stt_entry merged, stt_top, rx_tx_link_ctrl are inspected for expression coverage.<br/>NOTE: ott_entry expression coverage holes are q_Opcode_modif==0x2=ReadClean,0x7=ReadUnique,0x26=ReadNotSharedDirty,<br/>0xC=MakeUnique,0xD=Evict,0x16=Reserved/WriteCleanPtl.<br/>NOTE: ott_top expression coverage holes are address collision never exercised, command never to DII_1, selfid never exercised.<br/>NOTE: stt_entry expression coverage holes are DVM snoop never exercised.<br/>NOTE: stt_top expression coverage holes are snp_resp_Data_{SC/SD/I_PD/SC_PD}, snp_resp_DataPtl_{I_PD/UD},<br/>DTW cm_status=0x92,0x98,0x9B,0x9C; RXDAT_Opcode=0x5=SnpRespDataPtl.<br/>NOTE: rx_tx_link_ctrl expression coverage holes are:<br/>-RXLINKACTIVEACK: when rx_state==RXACT, tx_state is never in TXSTOP.<br/>-RXLINKACTIVEACK: when rx_state==RXACT, tx_state is never in TXACT.<br/>-RXLINKACTIVEACK: when rx_state==RXDEACT, tx_state is never in TXRUN.<br/>-TXLINKACTIVEREQ: when rx_state==RXSTOP, tx_state is never in TXSTOP.<br/>-TXLINKACTIVEREQ: when tx_state==TXSTOP, rx_state is never in RXSTOP.<br/>-TXLINKACTIVEREQ: when tx_state==TXRUN, rx_state is never in RXDEACT.</span></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_config_256</td><td class="confluenceTd">99.63</td><td class="confluenceTd">96.52</td><td class="confluenceTd">86.64%</td><td class="confluenceTd">99.34</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">58.01</td><td class="confluenceTd"><p><span class="legacy-color-text-default">/scratch/dclarino/code_coverage_06_09</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/robins/ncore3_3/chiaiu_coverage_new2</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_08_16_2240_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb<br/></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_08_29_1446_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_09_21_1633_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_10_18_1019_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_01_1137_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb</span></span></p><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">latest:</span></p><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/config256bit/final_chi_aiu_config256bit_merged.ucdb</span></p><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">exclusion file:</span></p><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">/home/boon/<a class="external-link" href="http://chi_aiu_config256bit_2020_11_29_1457_exclusions.do" rel="nofollow">chi_aiu_config256bit_2020_11_29_1457_exclusions.do</a></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_config_7_all_parity</td><td class="confluenceTd">99.26</td><td class="confluenceTd">95.35</td><td class="confluenceTd">86.79%</td><td class="confluenceTd">97.48</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">39.98</td><td class="confluenceTd"><p><span class="legacy-color-text-default">/scratch/dclarino/code_coverage_06_09</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/robins/ncore3_3/chiaiu_coverage_new2</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;">/scratch/balajik/code_coverage/2020_08_16_2240_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;">/scratch/balajik/code_coverage/2020_08_29_1446_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_09_21_1633_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_10_18_1019_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_01_1137_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></span></span></p><p><span class="legacy-color-text-default">latest: </span></p><p><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb</span></p><p><span class="legacy-color-text-default">exclusion file:</span></p><p>/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_cfg_7_all_parity/<a class="external-link" href="http://chi_aiu_hw_cfg_7_all_parity_2020_11_29_1457_exclusions.do" rel="nofollow">chi_aiu_hw_cfg_7_all_parity_2020_11_29_1457_exclusions.do</a></p><p><br/></p></td><td class="confluenceTd"><p>NOTE: ott_entry_merged, stt_entry_merged, tx*_chan_handler are inspected for coverage expression.</p><p>NOTE: tx_snp_chan_handler expression coverage holes are the link credits given to CHI-AIU TX SNP never reach zero when traffic is running after setup.</p><p>Condition Coverage Holes:</p><p>concerto_mux_a.v<br/>fifo_out_str_req_rx_header_protection_uc_1<br/>fifo_out_snp_req_rx_header_protection_uc_1<br/>fifo_out_snp_req_rx_message_protection_uc_1<br/>fifo_out_cmd_rsp_rx_header_protection_uc_1<br/>fifo_out_dtw_rsp_rx_header_protection_uc_1<br/>fifo_out_dtr_rsp_rx_header_protection_uc_1<br/>fifo_out_cmp_rsp_rx_header_protection_uc_1<br/>fifo_out_dtr_req_rx_rx_header_protection_uc_1<br/>fifo_out_dtr_req_rx_rx_data_protection_uc_1</p><p><br/></p><p>ott_entry_a.v<br/>q_Opcode_modif == 20 == 0x14 (DVMOp)</p><p><br/></p><p>stt_entry_a.v (shows lots of data width adaptation condition coverage holes)<br/>When RXDAT_DataID==0 is true, dwid_1 is never false<br/>When RXDAT_DataID==0 is true, dwid_3 is never false<br/>When RXDAT_DataID==0 is true, dwid_5 is never false<br/>When RXDAT_DataID==0 is true, dwid_7 is never false<br/>When RXDAT_DataID==1 is true, dwid_1 is never false<br/>When RXDAT_DataID==1 is true, dwid_3 is never false<br/>When RXDAT_DataID==1 is true, dwid_5 is never false<br/>When RXDAT_DataID==1 is true, dwid_7 is never false<br/>When RXDAT_DataID==2 is true, dwid_1 is never false<br/>When RXDAT_DataID==2 is true, dwid_3 is never false<br/>When RXDAT_DataID==2 is true, dwid_5 is never false<br/>When RXDAT_DataID==2 is true, dwid_7 is never false<br/>When dwid_0 | dwid_2 | dwid_4 | dwid_6 is true, RXDAT_DataID == 3 is never false<br/>For assign data_id_128: when target_aiu_128 is false, RXDATA_OpCode == 5 is never true<br/>When ~RXDAT_DataID[1] &amp; ((RXDAT_CCID==1) | (RXDAT_CCID==3)) =&gt; RXDAT_CCID is always either 1 or 3<br/>When RXDAT_DataID[1] &amp; ((RXDAT_CCID==0) | (RXDAT_CCID==2)) =&gt; RXDAT_DataID[1] is never 0<br/>When RXDAT_DataID[1] == 1'b0, dwid_3 | dwid_7 is never true<br/>When dwid_4 | dwid_0 is true, RXDAT_DataID[1] is never false<br/>When dwid_5 | dwid_1 is true, RXDAT_DataID[1] is never false<br/>When dwid_6 | dwid_2 is true, RXDAT_DataID[1] is never false<br/>For assign data_id_256: when target_aiu_256 is false, RXDAT_Opcode==5 is never true.</p><p><br/></p><p>rx_tx_link_ctrl_a.v has a condition coverage of 8%, too many coverage holes.</p><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hw_config_7_all_ecc</td><td colspan="1" class="confluenceTd">99.36</td><td colspan="1" class="confluenceTd">95.12</td><td colspan="1" class="confluenceTd">83.78%</td><td colspan="1" class="confluenceTd">96.92</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">39.74</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">/scratch/dclarino/code_coverage_06_09</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/robins/ncore3_3/chiaiu_coverage_new2</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/<span style="text-decoration: none;">scratch/balajik/code_coverage/2020_08_16_2240_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;">/scratch/balajik/code_coverage/2020_08_29_1446_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_09_21_1633_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_10_18_1019_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default"><span style="text-decoration: none;"><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_01_1137_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></span></span></p><p><span class="legacy-color-text-default">latest:</span></p><p><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_cfg_7_all_ecc/final_chi_aiu_hw_cfg_7_all_ecc_merged.ucdb</span></p><p><span class="legacy-color-text-default">exclusion file:</span></p><p>/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_cfg_7_all_ecc/<a class="external-link" href="http://chi_aiu_hw_cfg_7_all_ecc_2020_11_29_1457_exclusions.do" rel="nofollow">chi_aiu_hw_cfg_7_all_ecc_2020_11_29_1457_exclusions.do</a></p></td><td colspan="1" class="confluenceTd">NOTE: selfid never exercised, chi_snp_resp_error not exercised, cmp_rsp_target_id_mismatch not exercised.</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hw_config_resiliency_placeholder</td><td colspan="1" class="confluenceTd">99.10</td><td colspan="1" class="confluenceTd">95.30</td><td colspan="1" class="confluenceTd">87.69%</td><td colspan="1" class="confluenceTd">97.35</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">35.42</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">/scratch/dclarino/code_coverage_06_09</span></p><p><span class="legacy-color-text-default">/scratch/robins/ncore3_3/chiaiu_coverage_new2</span></p><p><span class="legacy-color-text-default">/<span style="text-decoration: none;">scratch/balajik/code_coverage/2020_08_16_2240_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_08_29_1446_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_09_21_1633_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_10_18_1019_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></p><p><span style="text-decoration: none;" class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_01_1137_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></p><p><span class="legacy-color-text-default">/scratch/balajik/code_coverage/2020_11_29_1457_chi_aiu_final/hw_config_resiliency_placeholder/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</span></p><p><span class="legacy-color-text-default">latest:</span></p><p>/scratch/balajik/code_coverage/ncore3_coverage_chi_aiu_final/hw_config_resiliency_placeholder_1/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb</p><p><span style="text-decoration: none;" class="legacy-color-text-default">exclusion file:</span></p><p>/scratch/balajik/code_coverage/ncore3_coverage_chi_aiu_final/hw_config_resiliency_placeholder_1/<a class="external-link" href="http://chi_aiu_resiliency_placeholder_2020_12_16_2332_exclusions.do" rel="nofollow">chi_aiu_resiliency_placeholder_2020_12_16_2332_exclusions.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">IOAIU</td><td class="confluenceTd"><p>IOAIU1</p><p>(IOAIU : hw_cfg_22(ACE-LITE),</p><p>Base Cfg: hw_cfg_22)</p></td><td class="confluenceTd">99.73</td><td class="confluenceTd">96.11</td><td class="confluenceTd">95.90</td><td class="confluenceTd">95.56</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">55.28</td><td class="confluenceTd"><p>/scratch/dclarino/code_coverage_06_09, /scratch/dclarino/ioaiu_code_coverage_06_30, /scratch/sunnym/17Aug_Code_Cov_output</p><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_hw_cfg_22_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_hw_cfg_22_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_hw_cfg_22_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_cfg22_exclusion.do" rel="nofollow">IOAIU_cfg22_exclusion.do</a></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU2</p><p>(IOAIU : config4 (ACELITE-E),</p><p>Base Cfg: hw_cfg_2)</p></td><td colspan="1" class="confluenceTd">99.84</td><td colspan="1" class="confluenceTd">96.12</td><td colspan="1" class="confluenceTd">95.04</td><td colspan="1" class="confluenceTd">96.92</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">64.28</td><td colspan="1" class="confluenceTd"><p>/scratch/dclarino/code_coverage_06_09, /scratch/dclarino/ioaiu_code_coverage_06_30, /scratch/sunnym/17Aug_Code_Cov_output</p><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_config4_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_config4_12_16_final/ioaiu_config4_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_config4_12_16_final/final_config4_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_config3_exclusion.do" rel="nofollow">IOAIU_config4_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU3</p><p>(IOAIU : config3 (ACE-LITE),</p><p>Base Cfg: hw_cfg_7)</p></td><td colspan="1" class="confluenceTd">99.22</td><td colspan="1" class="confluenceTd">96.79</td><td colspan="1" class="confluenceTd">96.63</td><td colspan="1" class="confluenceTd">95.46</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">53.51</td><td colspan="1" class="confluenceTd"><p>/scratch/dclarino/code_coverage_06_09, /scratch/dclarino/ioaiu_code_coverage_06_30, /scratch/sunnym/17Aug_Code_Cov_output</p><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_config3_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_config3_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_config3_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_config3_exclusion.do" rel="nofollow">IOAIU_config3_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU4</p><p>(IOAIU : config1 (AXI4 w/o IOC),</p><p>Base Cfg: hw_cfg_7)</p></td><td colspan="1" class="confluenceTd">99.92</td><td colspan="1" class="confluenceTd">96.45</td><td colspan="1" class="confluenceTd">95.87</td><td colspan="1" class="confluenceTd">95.52</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">65.68</td><td colspan="1" class="confluenceTd"><p>/scratch/dclarino/code_coverage_06_09, /scratch/dclarino/ioaiu_code_coverage_06_30, /scratch/sunnym/17Aug_Code_Cov_output</p><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_config1_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_config1_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_config1_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_config1_exclusion.do" rel="nofollow">IOAIU_config1_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU5</p><p>(IOAIU : hw_cfg_2_ioc (AXI4 IOC),</p><p>Base Cfg: hw_cfg_2)</p></td><td colspan="1" class="confluenceTd">99.81</td><td colspan="1" class="confluenceTd">96.80</td><td colspan="1" class="confluenceTd">96.26</td><td colspan="1" class="confluenceTd">96.70</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">76.37</td><td colspan="1" class="confluenceTd"><p>/scratch/sunnym/17Aug_Code_Cov_output</p><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_hw_cfg_2_ioc_merged.ucdb</p><p>latest:</p><p>w/o covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/merged_ioaiu_hw_cfg_2_ioc.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_merged_ioaiu_hw_cfg_2_ioc_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ioc_exclusion.do" rel="nofollow">IOAIU_ioc_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU6</p><p>(IOAIU : hw_cfg_2_ioc_64b (AXI4 IOC),</p><p>Base Cfg: hw_cfg_41)</p></td><td colspan="1" class="confluenceTd">99.64</td><td colspan="1" class="confluenceTd">95.05</td><td colspan="1" class="confluenceTd">95.69</td><td colspan="1" class="confluenceTd">94.84</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">79.57</td><td colspan="1" class="confluenceTd"><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_hw_cfg_2_ioc_64b_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_hw_cfg_2_ioc_64b_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ioc64_exclusion.do" rel="nofollow">IOAIU_ioc64_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU7</p><p>(IOAIU : hw_cfg_2_ioc_256b (AXI4 IOC),</p><p>Base Cfg: hw_cfg_11)</p></td><td colspan="1" class="confluenceTd">99.79</td><td colspan="1" class="confluenceTd">97.08</td><td colspan="1" class="confluenceTd">97.16</td><td colspan="1" class="confluenceTd">97.86</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">77.02</td><td colspan="1" class="confluenceTd"><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_hw_cfg_2_ioc_256b_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_hw_cfg_2_ioc_256b_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ioc256_exclusion.do" rel="nofollow">IOAIU_ioc256_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU8</p><p>(IOAIU : hw_cfg_31 (AXI4 NC),</p><p>Base Cfg: hw_cfg_31)</p></td><td colspan="1" class="confluenceTd">99.53</td><td colspan="1" class="confluenceTd">97.32</td><td colspan="1" class="confluenceTd">96.48</td><td colspan="1" class="confluenceTd">96.35</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">67.85</td><td colspan="1" class="confluenceTd"><p>/scratch/sunnym/23Aug_Code_Cov_output</p><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_hw_cfg_31_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_hw_cfg_31_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_hw_cfg_31_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_cfg22_exclusion.do" rel="nofollow">IOAIU_cfg31_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><p>Only CSR test involved in coverage.</p><p>Normal test pushed, now rege_cov also added, will be included in next report.</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU9</p><p>(IOAIU : config_ace (ACE),</p><p>Base Cfg: hw_cfg_3)</p></td><td colspan="1" class="confluenceTd">99.53</td><td colspan="1" class="confluenceTd">95.38</td><td colspan="1" class="confluenceTd">95.57</td><td colspan="1" class="confluenceTd">97.73</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">64.28</td><td colspan="1" class="confluenceTd"><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_config_ace_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_config_ace_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_config_ace_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ace_exclusion.do" rel="nofollow">IOAIU_ace_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU10</p><p>(IOAIU : config_ace_64b (ACE),</p><p>Base Cfg: hw_cfg_3)</p></td><td colspan="1" class="confluenceTd">99.52</td><td colspan="1" class="confluenceTd">95.04</td><td colspan="1" class="confluenceTd">95.31</td><td colspan="1" class="confluenceTd">97.29</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">67.85</td><td colspan="1" class="confluenceTd"><p>/scratch/sunnym/10Sep_Code_Cov_output/ioaiu_config_ace_256b_merged.ucdb</p><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_config_ace_64b_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_config_ace_64b_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ace64_exclusion.do" rel="nofollow">IOAIU_ace64_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>IOAIU11</p><p>(IOAIU : config_ace_256b (ACE),</p><p>Base Cfg: hw_cfg_3)</p></td><td colspan="1" class="confluenceTd">99.78</td><td colspan="1" class="confluenceTd">96.07</td><td colspan="1" class="confluenceTd">95.44</td><td colspan="1" class="confluenceTd">96.53</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">67.85</td><td colspan="1" class="confluenceTd"><p>latest:</p><p>w/ covercheck: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/ioaiu_config_ace_256b_merged.ucdb</p><p>w/ exclusion: /scratch/bingji/code_coverage/ioaiu_coverage_11_16_final/final_ioaiu_config_ace_256b_merged_w_exclusion.ucdb</p><p>exclusion file:</p><p>/home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://IOAIU_ace64_exclusion.do" rel="nofollow">IOAIU_ace256_exclusion.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">DCE</td><td class="confluenceTd"><p>DCE1</p><p>(hw_cfg_20)</p></td><td class="confluenceTd"><p>99.03</p></td><td class="confluenceTd"><p>97.02</p></td><td class="confluenceTd"><p>96.32</p></td><td class="confluenceTd">98.89</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.695</td><td class="confluenceTd"><div class="content-wrapper"><p><span style="letter-spacing: 0.0px;">/scratch/hsajja/dce_code_coverage/12_17_hw_cfg_20/covercheck/final_w_dm_tm_exclusion.ucdb</span></p><p><span style="letter-spacing: 0.0px;">/scratch/nvarra/dce_functional_coverage/hw_cfg_20/coverage/merged_dce_hw_cfg_20.ucdb</span></p><p><br/></p></div><div class="content-wrapper"><p><br/></p><p><br/></p></div></td><td class="confluenceTd"><div class="content-wrapper"><p>Not Covered:</p><p>SF CE DetEn = 0 </p><p>timeout UCE</p><p>timeout UCE trigger interrupt</p></div><p>snoop response error  with dtr</p><p><br/></p><p>Exclusion File:</p><p>/home/twchang/work/code_coverage/dce/hw_cfg_20/</p><p><br/></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>DCE2</p><p>(hw_cfg_7)</p></td><td class="confluenceTd"><p>99.83</p></td><td class="confluenceTd"><p>98.22</p></td><td class="confluenceTd"><p>97.77</p><p><br/></p></td><td class="confluenceTd">96.85</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.74</td><td class="confluenceTd"><p>/scratch/hsajja/dce_code_coverage/12_17_hw_cfg_7/covercheck/final_w_dm_tm_exclusion_updated.ucdb</p><p>/scratch/nvarra/dce_functional_coverage/hw_cfg_7/coverage/merged_dce_hw_cfg_7.ucdb</p></td><td class="confluenceTd"><div class="content-wrapper"><p>Not Covered:</p><p>wrClnFull</p><p>snp_rsp_dtw no snp_rsp_dtr (att_entry line 1024)</p><p><br/></p><p>exclusion file: </p><p>/home/twchang/work/code_coverage/dce/hw_cfg_7</p></div><p><br/></p><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a>  dce_csr condition coverage is low but I don't see holes there, can you investigate a bit?</p><p><br/></p><p><br/></p><p><br/></p><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>DCE3</p><p>(hw_cfg_40) </p></td><td colspan="1" class="confluenceTd"><p>99.73</p></td><td colspan="1" class="confluenceTd"><p>99.69</p></td><td colspan="1" class="confluenceTd"><p>98.74</p></td><td colspan="1" class="confluenceTd">98.88</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.545</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">/scratch/hsajja/dce_code_coverage/12_16_hw_cfg_40/covercheck/final_w_dm_tm_exclusion_updated.ucdb</span></p><p><br/></p><p>/scratch/nvarra/dce_functional_coverage/hw_cfg_40/coverage/merged_dce_hw_cfg_40.ucdb</p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Not Covered:</p><p>wrClnFull <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> IOAIU never issues WrClnFull. Only CHI issues, and this configuration does not have a CHI-agent. </p><p>awunique = 1 <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>I checked stimulus and I randomize 0 and 1 50% each probability. If still a hole I'll write a directed test. </p><p>snp_rsp error <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> Test added</p><p>address map no address hit error <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> Test added</p><p>DCEUUESAR sw_wr – &gt; <a class="confluence-userlink user-mention" data-account-id="624b36d5f4079800705922a4" href="https://arterisip.atlassian.net/wiki/people/624b36d5f4079800705922a4?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Piyush Patel (Deactivated)</a>Can you check why this is not covered in tests. </p><p>timeout error threshold ==0 : timeout disabled <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>We discussed that it can be excluded.</p><p>back to back exclusive ops, and got retried by DM due to all ways busy. let exclusive fill up dm lookup pipe. <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> Test added</p><p>transport protection: </p><p>snpRsp,  strRsp, mrdRsp, rbuReq header/ message UCE <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>added this configuration to resiliency tests. all of them should be covered now.</p><p><br/></p><p>Exclusion:</p><p>/home/twchang/work/code_coverage/dce/hw_cfg_40/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p><p><br/></p></div></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>DCE4</p><p>(hw_cfg_2)</p></td><td colspan="1" class="confluenceTd"><p>99.92</p></td><td colspan="1" class="confluenceTd"><p>99.57</p></td><td colspan="1" class="confluenceTd"><p>97.55</p></td><td colspan="1" class="confluenceTd">98.68</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.945</td><td colspan="1" class="confluenceTd"><p>/scratch/hsajja/dce_code_coverage/12_04_hw_cfg_2/covercheck/final_w_tm_dm_design_exclusion.ucdb</p><p>/scratch/nvarra/dce_functional_coverage/hw_cfg_2/coverage/merged_dce_hw_cfg_2.ucdb</p></td><td colspan="1" class="confluenceTd"><p><br/></p><p>snp response error comes with DTW.</p><p><br/></p><p>tm exclusions: /home/twchang/work/code_coverage/dce/hw_cfg_2/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p><p>dm exclusions: /home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://DM_cfg2_exclusion.do" rel="nofollow">DM_cfg2_exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>DCE5</p><p>(hw_cfg_3)</p></td><td colspan="1" class="confluenceTd"><p>99.50</p></td><td colspan="1" class="confluenceTd"><p>99.42</p></td><td colspan="1" class="confluenceTd"><p>98.80</p></td><td colspan="1" class="confluenceTd">98.33</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.635</td><td colspan="1" class="confluenceTd"><p>/scratch/hsajja/dce_code_coverage/12_15_hw_cfg_3/covercheck/final_w_dm_tm_design_exclusion_updated.ucdb</p><p>/scratch/nvarra/dce_functional_coverage/hw_cfg_3/coverage/merged_dce_hw_cfg_3.ucdb</p></td><td colspan="1" class="confluenceTd"><p>10/13</p><p>out of snoop credit to an agent</p><p>writeUniq in owner</p><p>load stash where snarf ==0</p><p>load stash target snoop response error</p><p>fault checker bist test</p><p>/home/twchang/work/code_coverage/dce/hw_cfg_3/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>DCE6</p><p>(hw_cfg_41)</p></td><td colspan="1" class="confluenceTd"><p>99.90</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>98.94</p></td><td colspan="1" class="confluenceTd"><p>97.74</p></td><td colspan="1" class="confluenceTd">99.37</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">99.515</td><td colspan="1" class="confluenceTd"><p>/scratch/hsajja/dce_code_coverage/01_04_hw_cfg_41/covercheck/final_w_tm_dm_exclusion.ucdb</p><p>/scratch/nvarra/dce_functional_coverage/hw_cfg_41/coverage/merged_dce_hw_cfg_41.ucdb</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>x rbuRsp backpressure on SMI. </p><p>x WrtieUnique from ACE owner/sharer and AWUnique = 1 and no snps required</p><p>x timeout entry coverage, need to collect more ATTs. </p><p>x SF UCE causing interrupt</p><p>Exclusion:</p><p>TM exclusions: </p><p>/home/twchang/work/code_coverage/dce/hw_cfg_41/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p><p>/home/twchang/work/code_coverage/dce/hw_cfg_41/<a class="external-link" href="http://exclusion_append.do" rel="nofollow">exclusion_append.do</a></p></div><p>DM exclusions: /home/masri/work/C30/concerto/coverage/<a class="external-link" href="http://DM_cfg41_exclusion.do" rel="nofollow">DM_cfg41_exclusion.do</a></p></td></tr><tr><td class="confluenceTd">DII</td><td class="confluenceTd">dii_128b_ecc</td><td class="confluenceTd"><p>Without RTL Exclusions (with CC and wtt/rtt)</p><p>99.97</p><p>With Exclusions:</p><p>99.98</p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>82.17</p><p>With Exclusions:</p><p>95.45</p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>85.04</p><p>With Exclusions:</p><p>99.04</p></td><td class="confluenceTd">99.60</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><p>/scratch/erict/ncore_7_28/hw-ncr/coverage_cc/</p><p>latest: </p><pre class="console-output">raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/regression/2020_09_19_0154/debug/dii/128b_ecc/coverage<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_128b_ecc_merged.ucdb<br/>merged WTT/RTT:  /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_128b_ecc_xtt_entry_excl.ucdb<br/><br/>Exclusion:<br/><br/>/home/erict/exclusions/dii_128b_ecc_exclusion.do &amp;</pre></td><td class="confluenceTd"><div class="content-wrapper"><p><br/>AXI Interface:<br/>-MPF1_VALID : SMI CA / CH need to be set to 1</p><p><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a> : All DII requests will have CA=0 and CH=0. Will adding for error testing.</p><p>dii unit:<br/>- STR's never only thing busy.<br/>- CMD's never only this busy. <br/>- To address above I think you can just send 1 command through.  <br/>- DTW/CMD/STRRsp Header UCE</p><p>CSR:<br/>- Target ID mismatches on CMD/STR_RSP/DTR_RSP<br/>IN WAIVERS - Error Counter Reset<br/>- BRESP Error<br/>IN WAIVERS - All Correctable Errors (Memory)</p><p>pipe_control:<br/>- Use up all AXI IDs for Writes</p><p>dii_dtw:<br/>- Incoming CMStatus Error (BResp)<br/>- Stretch Last - INCR - Shift causes data to go above SMI beats (INCR Write coming from a narrower initiator that takes up all of the SMI Size)<br/>- (May need to waive) DTW Rsp fifo never empty<br/>- DTW Req is always ready to receive. Need more back pressure. Performance will get this, <br/>- More CMO testing. <br/>- Both types of BResp Errors</p><p>dii_dtr:<br/>- Need all DTR IDs in use.<br/>IN WAIVERS - Uncorrectable Error from memory.<br/>IN WAIVERS - Total beats has to be greater than 1 (total_beats_cmd_size) - 1845<br/>-(Already Excluded) rob_ready cant be 1 if shift_in_ready isnt 1<br/>- RResp non 0 when data is reordered.<br/>- SMI Beats &gt; Transaction Beats (AXI Data done before SMI data is done). For example MPF1 may indicate only 8 byte txn but SMI size is 256B on 128B DII <br/>- (May need to waive) 1766,1585 related. rob_last implies rob_valid???<br/>- Non Wrap Narrow Transaction<br/>- MPF1_VALID : SMI CA / CH need to be set to 1</p><p>dii_depnd_checker:<br/>- More CMO testing. Need a CMO to come in and match against an entry which used to have a CMO but is not valid anymore. (Only seen on select entries)<br/>- 2561 Just need more testing - Higher WTT Entries<br/>- Dependency Clearing from Captured Retire (Happens in AXI Clear) (Bug was seen on unit level benches) (Rare Corner)<br/>- Retire Read EO from WTT Retire <br/>IN WAIVERS - rtt_entry*_axi_depnd implies valid<br/>IN WAIVERS - wtt_entry*_axi_depnd implies valid</p><p>RTT<br/>- More CMOs</p><p>RTT Control:<br/>IN WAIVERS - Default case of axi_id</p><p>WTT:<br/>- Retire based on stored completions (Rare Corner)</p><p>WTT Control<br/>-There's no entry contention. Need two writes dependent on same write. (No two entries of the WTT become available at the same time)</p><p><br/>PMA<br/>IN WAIVERS - Wake up the cycle the PMA goes to sleep<br/><br/>STR Req<br/>- All STR Ids in use</p><p><br/>Shift Buffer:<br/>- (May need to waive) ?? out_last implies out_valid</p><p>Note: Some of the dependencies will be difficult to hit with large WTT/RTTs</p></div></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">dii_256b</td><td class="confluenceTd"><p>Without Exclusions:</p><p>99.97</p><p>With Exclusions:</p><p>99.91</p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>82.17</p><p>With Exclusions:</p><p>92.34</p><p><br/></p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>85.04</p><p>With Exclusions:</p><p>97.95</p></td><td class="confluenceTd">99.46</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><p>/scratch/erict/ncore_7_28/hw-ncr/coverage_cc/</p><p>latest: </p><pre class="console-output">raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/regression/2020_09_19_0154/debug/dii/256b<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_256b_merged.ucdb <br/>merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_256b_xtt_entry_excl.ucdb<br/><br/>Exclusion:<br/><br/>/home/erict/exclusions/dii_256b_exclusion.do &amp;</pre></td><td class="confluenceTd"><p>Things not captured above:</p><p>AXI Interface:</p><p>dii unit:</p><p>CSR:</p><p>pipe_control:</p><p>dii_dtw:<br/>- Needs more MPF1 testing. Beats are never dropped before or after SMI data. Essentially need small INCR transactions (from a 64bit init) to this DII. (This is covered partially in 128b ecc)<br/>- Need Narrows that arent wraps for writes</p><p><br/>dii_dtr:<br/>- Needs more MPF1 testing. Looks like padding is never added before or after transactions. Essentially need small INCR transactions (from a 64bit init) to this DII. (This is covered partially in 128b ecc)<br/><br/></p><p>dii_depnd_checker:<br/>- Need more dependency stimulus. As in two reads/writes can clear dependencies based on a single other dependency.</p><p>RTT</p><p>RTT Control:</p><p>WTT:<br/>- (Needs to be Excluded) Intfsize always &lt; 3</p><p>WTT Control</p><p>RTT Entry</p><p>WTT Entry</p><p>Mem Fifo - Need to be dual Port</p><p><br/>PMA<br/><br/>STR Req</p><p>Shift Buffer:</p><p>Note: Some of the dependencies will be difficult to hit with large WTT/RTTs</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dii_256b_narrow_axid</td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>99.83</p><p>With Exclusions:</p><p>99.77</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>75.23</p><p>With Exclusions:</p><p>89.75</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>90.9</p><p>With Exclusions:</p><p>96.93</p></td><td colspan="1" class="confluenceTd">98.99</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><br/></p><p><span style="letter-spacing: 0.0px;">raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/2020_09_19_0154/debug/dii/256b_narrow_axid<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_256b_narrow_axid_merged.ucdb</span></p><p><span style="letter-spacing: 0.0px;">merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_128b_ecc_xtt_entry_excl.ucdb</span></p><p><span style="letter-spacing: 0.0px;">Exclusion:</span></p><p>/home/erict/exclusions/<a class="external-link" href="http://dii_64b_exclusion.do" rel="nofollow">dii_</a>256b_narrow_axid_exclusion.do &amp;</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">dii_32b</td><td class="confluenceTd"><p>Without Exclusions:</p><p>91.48</p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>63.18</p></td><td class="confluenceTd"><p>Without Exclusions:</p><p>56.17</p></td><td class="confluenceTd">85.04</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><p>/scratch/erict/ncore_7_28/hw-ncr/coverage_cc/</p><p>latest: </p><pre class="console-output">raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/regression/2020_09_19_0154/debug/dii/32b<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_32b_merged.ucdb <br/>merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_32b_xtt_entry_excl.ucdb</pre></td><td class="confluenceTd">CSR configuration</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dii_64b</td><td colspan="1" class="confluenceTd"><p>Without Exclusions:</p><p>99.9</p><p>With Exclusions:</p><p>99.94</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>89.66</p><p>With Exclusions:</p><p>93.01</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>85</p><p>With Exclusions:</p><p>98.68</p></td><td colspan="1" class="confluenceTd">99.04</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>latest:</p><p>raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/regression/2020_09_19_0154/debug/dii/64b<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_64b_merged.ucdb </p><p>merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_64b_xtt_entry_excl.ucdb</p><p>Exclusion:<br/><br/>/home/erict/exclusions/<a class="external-link" href="http://dii_64b_exclusion.do" rel="nofollow">dii_64b_exclusion.do</a> &amp;</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dii_128b_parity</td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>99.89</p><p>With Exclusions:</p><p>99.95</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p><span style="letter-spacing: 0.0px;">85.53</span></p><p><span style="letter-spacing: 0.0px;">With Exclusions:</span></p><p>89.08</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions</p><p>85.57</p><p>With Exclusions:</p><p>95.23</p></td><td colspan="1" class="confluenceTd">99.63</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>latest:</p><p>raw: <span>/scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152/hw-ncr/regression/2020_09_19_0154/debug</span>/debug/dii/128b_parity<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_128b_parity_merged.ucdbmerged WTT/RTT:</p><p>merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_128b_parity_xtt_entry_excl.ucdb</p><p>Exclusion:<br/><br/>/home/erict/exclusions/<a class="external-link" href="http://dii_64b_exclusion.do" rel="nofollow">dii_128b_parity_exclusion.do</a> &amp; </p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dii_64b_wXttCtrlEntry</td><td colspan="1" class="confluenceTd"><p>Without Exclusions:</p><p>99.89</p><p>With Exclusions:</p><p>99.93</p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions:</p><p>86.66</p><p>With Exclusions:</p><p>92.31</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>Without Exclusions:</p><p>82.14</p><p>With Exclusions:</p><p>93.75</p><p><br/></p></td><td colspan="1" class="confluenceTd">99.54</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch/erict/ncore_7_28/hw-ncr/coverage_cc/</p><p>latest: </p><pre class="console-output">raw: /scratch/jenkins/regr_ncore/repository/nightly_2020_09_19_0152hw-ncr/regression/2020_09_19_0154/debug/dii/64b_wXttCtrlEntry<br/>covercheck: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_64b_wXttCtrlEntry_merged.ucdb<br/>merged WTT/RTT: /scratch/cchen/ncore30_dii_coverage/code_coverage/2020_09_19_0154/dii_64b_wXttCtrlEntry_xtt_entry_excl.ucdb </pre><p>Exclusion:<br/><br/>/home/erict/exclusions/dii_64b_wXttCtrlEntry_exclusion.do &amp;</p></td><td colspan="1" class="confluenceTd"><p>Things not captured above:</p><p>AXI Interface:<br/>IN WAIVERS -  Cant have narrows on 64 bit</p><p>dii unit:<br/>- Need more UCEs on all messages<br/>- ** This config seen a cover point for str_busy,cmd_busy not seen in others. **</p><p>CSR:</p><p>pipe_control:<br/>-IN WAIVERS - Cant have narrows on 64 bit</p><p>dii_dtw:<br/>IN WAIVERS -  Cant have narrows on 64 bit</p><p>dii_dtr:<br/>- DTR_RSP - UCE<br/>- IN WAIVERS - Cant have narrows on 64 bit<br/>-IN WAIVERS - beat_number_in_mask<br/>- Need more larger beat transactions (Some beats of the ROB are covered, higher ones arent)<br/>- ** This config seen a cover point for Captured Grant Given not seen in others. **</p><p>dii_depnd_checker:</p><p>RTT</p><p>RTT Control:</p><p>WTT:</p><p>WTT Control</p><p>RTT Entry</p><p>WTT Entry</p><p>Mem Fifo - Need to be dual Port<br/><br/>PMA<br/><br/>STR Req</p><p>Shift Buffer:</p></td></tr><tr><td class="confluenceTd">DMI</td><td class="confluenceTd">config1</td><td class="confluenceTd"><p>99.26</p><p>with exclusion</p><p>99.80</p></td><td class="confluenceTd"><p>91.62</p><p>with exclusion</p><p>95.06</p></td><td class="confluenceTd"><p>95.00</p><p>with exclusion</p><p>98.45</p></td><td class="confluenceTd"><p>98.64</p><p>with exclusion</p><p>99.55</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">76.73</td><td class="confluenceTd"><p>/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config1</p><p><br/></p></td><td class="confluenceTd"><p>11/24 Not covered:</p><ul><li>AXI AW/AR backpressure</li><li>AXI RResp decode error</li></ul><ul><li>more vz= 1 DTW with DTWMrgMrd RL = 2'b11 mix</li></ul><p>Wavier file: </p><p>/home/twchang/work/code_coverage/dmi/config1/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p><p><br/></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">config2</td><td class="confluenceTd"><p>99.62</p><p>with exclusion</p><p>99.83</p></td><td class="confluenceTd"><p>88.42</p><p>with exclusion</p><p>95.55</p></td><td class="confluenceTd"><p>96.61</p><p>with exclusion</p><p>98.08</p></td><td class="confluenceTd"><p>99.29</p><p>with exclusion</p><p>99.79</p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">76.77</td><td class="confluenceTd"><p>/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config2</p><p><br/></p></td><td class="confluenceTd"><p>11/24 Not covered:</p><ul><li>AXI RResp decode error</li><li>more vz= 1 DTW with DTWMrgMrd RL = 2'b11 mix</li></ul><p>Wavier file: </p><p>/home/twchang/work/code_coverage/dmi/config2/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p><p><br/></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">config3</td><td class="confluenceTd"><p>99.33</p><p>with exclusion</p><p>99.90</p></td><td class="confluenceTd"><p>97.45</p><p>with exclusion</p><p>99.68</p></td><td class="confluenceTd"><p>96.83</p><p>with exclusion</p><p>97.66</p></td><td class="confluenceTd"><p>98.17</p><p>with exclusion</p><p>98.84</p><p><br/></p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">77.96</td><td class="confluenceTd">/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config3</td><td class="confluenceTd"><p>11/24 Not covered:</p><ul><li>resiliency dtr_rsp error injection</li><li>coherent write buffer bank1 uce</li><li>more dtwMrgMrd RL = 2'b11</li></ul><p>Wavier file: </p><p>/home/twchang/work/code_coverage/dmi/config3/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">config4</td><td colspan="1" class="confluenceTd"><p>99.78</p><p>with exclusion</p><p>99.95</p></td><td colspan="1" class="confluenceTd"><p>90.46</p><p>with exclusion</p><p>99.28</p></td><td colspan="1" class="confluenceTd"><p>96.51</p><p>with exclusion</p><p>97.71</p></td><td colspan="1" class="confluenceTd"><p>99.37</p><p>with exclusion</p><p>99.93</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">73.44</td><td colspan="1" class="confluenceTd"><p> /scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config4</p></td><td colspan="1" class="confluenceTd"><p>11/24 Not covered:</p><ul><li>resiliency rbr_req, dtr_rsp message error injection</li><li>bist </li><li>rresp slverr</li></ul><p>exclusion:</p><p>/home/twchang/work/code_coverage/dmi/config4/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">config5</td><td colspan="1" class="confluenceTd"><p>99.24</p><p>with exclusion</p><p>99.85</p></td><td colspan="1" class="confluenceTd"><p>95.77</p><p>with exclusion</p><p>98.54</p></td><td colspan="1" class="confluenceTd"><p>95.43</p><p>with exclusion</p><p>96.40</p></td><td colspan="1" class="confluenceTd"><p>98.15</p><p>with exclusion</p><p>99.35</p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">78.59</td><td colspan="1" class="confluenceTd"><p>/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config5</p></td><td colspan="1" class="confluenceTd"><p>11/24 Not covered:</p><p>mnt_op fail because of  wtt full</p><p>rtt full</p><p>32B atomic compare</p><p>atomic drop scenario</p><p>more outstanding atomic s</p><p>ccp fill backpressure</p><p>NC CMO MKInv</p><p><br/></p><p>exclusion:</p><p>/home/twchang/work/code_coverage/dmi/config5/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">config6</td><td colspan="1" class="confluenceTd"><p>98.60</p><p>with exclusion</p><p>99.18</p></td><td colspan="1" class="confluenceTd"><p>84.09</p><p>with exclusion</p><p>94.92</p></td><td colspan="1" class="confluenceTd"><p>80.40</p><p>with exclusion</p><p>97.15</p></td><td colspan="1" class="confluenceTd"><p>97.22</p><p>with exclusion</p><p>98.89</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">82.16</td><td colspan="1" class="confluenceTd"><p>/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config6</p></td><td colspan="1" class="confluenceTd"><p>11/24 Not covered:</p><ul><li>same as config5</li><li>coherent write data buffer bank1 UCE</li><li>nc rbid all used</li><li>NC CMO MKInv</li></ul><p>/home/twchang/work/code_coverage/dmi/config6/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">config7</td><td colspan="1" class="confluenceTd"><p>98.93</p><p>with exclusion</p><p>99.86</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>85.68</p><p>with exclusion</p><p>96.65</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>73.01</p><p>with exclusion</p><p>95.01</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>98.01</p><p>with exclusion</p><p>99.42</p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">82.93</td><td colspan="1" class="confluenceTd"><p> /scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config7</p></td><td colspan="1" class="confluenceTd"><p>11/24 Not covered:</p><ul><li>NC CMO MKInv</li><li>padding writes. size less than 256b from 256b initiator</li><li>AXI rresp SLVERR</li><li>cache fill backpressure</li><li>way partition no way reserved for an agent</li><li>mntOp, flush address by range, debug rd , debug wr</li><li>did not hit way partitioning regiser other than WP register 0</li></ul><p>/home/twchang/work/code_coverage/dmi/config7/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">config8</td><td colspan="1" class="confluenceTd"><p>99.56</p><p>with exclusion</p><p>98.74</p></td><td colspan="1" class="confluenceTd"><p>95.11</p><p>with exclusion</p><p>94.29</p></td><td colspan="1" class="confluenceTd"><p>89.83</p><p>with exclusion</p><p>97.63</p></td><td colspan="1" class="confluenceTd"><p>96.55</p><p>with exclusion</p><p>98.29</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">76.22</td><td colspan="1" class="confluenceTd"><p>/scratch/sprakash/dmi_code_coverage/2020_11_21_0049/dmi_config8</p></td><td colspan="1" class="confluenceTd"><p>11/24 Not covered.</p><ul><li>correctable error detEn = 0</li><li>tag UCE</li><li>too few outstanding atomics</li><li>all types of mntOp</li><li>way partiioning not hit</li></ul><p><br/></p><p>/home/twchang/work/code_coverage/dmi/config8/<a class="external-link" href="http://exclusion.do" rel="nofollow">exclusion.do</a></p></td></tr><tr><td class="confluenceTd">DVE</td><td class="confluenceTd">dve_hw_cfg_7_all_ecc</td><td class="confluenceTd">99.98</td><td class="confluenceTd"><p>98.83</p></td><td class="confluenceTd"><p>93.47</p></td><td class="confluenceTd"><p>97.89</p></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd">97.89</td><td class="confluenceTd"><pre class="console-output">/scratch/kevinm/projects/dve/hw-ncr/regression/2020_10_30_1326/debug/dve</pre><p><br/></p><p>Exclusion files: /home/boon/dve_hw_cfg_7_all_ecc_2020_10_19_2235_exclusions.do</p><p>/home/boon/<a class="external-link" href="http://dve_hw_cfg_7_all_ecc_2020_11_01_1137_branch_exclusions.do" rel="nofollow">dve_hw_cfg_7_all_ecc_2020_11_01_1137_branch_exclusions.do</a></p></td><td class="confluenceTd"><p><span style="letter-spacing: 0.0px;">(1)Need to exercise the ECC logic in Concerto MUX by injecting single-bit correctable errors, double-bit uncorrectable errors for every ECC protected Concerto Message.</span></p><p><span style="letter-spacing: 0.0px;">The ECC logic - ecc_enc, ecc_dec, ecc_cor – is all inside Concerto MUX. The logic_tree is all inside ecc_enc, ecc_dec, ecc_cor.</span></p><p>(2)Need to include dve_bringup_test_alt_dbad_on_DTWreq test to exercise 2 concurrent writes to Completion Issue FIFO to improve Expression coverage.</p><p>(3)Protocol Manager dtw_rsp_fifo is never full</p><p>(4)Resiliency fault_checker has low expression coverage because in the mission_xor_tree and latent_xor_tree, many bits of check_apb_prdata/smi_tx* are not exercised. Also, BIST not exercised.</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dve_hw_cfg_7_all_parity</td><td colspan="1" class="confluenceTd"><p>99.96</p></td><td colspan="1" class="confluenceTd"><p>98.18</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>93.47</p></td><td colspan="1" class="confluenceTd"><p>98.12</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">97.87</td><td colspan="1" class="confluenceTd"><p>/scratch/kevinm/projects/dve/hw-ncr/regression/2020_10_30_1336/debug/dve</p><pre class="console-output"><br/></pre><p><br/></p><p>Exclusion files: /home/boon/dve_hw_cfg_7_all_parity_2020_10_19_2235_exclusions.do</p><p>/home/boon/<a class="external-link" href="http://dve_hw_cfg_7_all_parity_2020_11_01_1137_branch_exclusions.do" rel="nofollow">dve_hw_cfg_7_all_parity_2020_11_01_1137_branch_exclusions.do</a></p></td><td colspan="1" class="confluenceTd"><p>(1)Need to include dve_bringup_test_alt_dbad_on_DTWreq test to exercise 2 concurrent writes to Completion Issue FIFO to improve Expression coverage.</p><p>(2)ConcertoMUX parity tree in many Concerto Message prot_interface has low expression coverage.</p><p>(3)ConcertoMUX cmp_rsp_fifo is never full.</p><p>(4)ConcertoMUX smi_tx1_rr_arb's rr_arb_comb_mux_a has low condition coverage.</p><p>(5)Resiliency fault_checker has low expression coverage because in the mission_xor_tree and latent_xor_tree, many bits of check_apb_prdata/smi_tx* are not exercised. Also, BIST not exercised.</p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">dve_hw_config_9</td><td class="confluenceTd"><p>99.77</p></td><td class="confluenceTd"><p>96.40</p></td><td class="confluenceTd"><p>93.47</p></td><td class="confluenceTd"><p>97.44</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">95.78</td><td class="confluenceTd"><p>/scratch/kevinm/projects/dve/hw-ncr/regression/2020_10_30_1326/debug/dve</p><p><br/></p><p>Exclusion files: /home/boon/dve_hw_config_9_2020_10_19_2235_exclusions.do</p><p>/home/boon/<a class="external-link" href="http://dve_hw_config_9_2020_11_01_1137_branch_exclusions.do" rel="nofollow">dve_hw_config_9_2020_11_01_1137_branch_exclusions.do</a></p></td><td class="confluenceTd"><p>(1)Need to include CSR register testing, error logging testing, and IRQ testing to improve Expression coverage for DVE_CSR.</p><p>(2)Need to include DTWreq with DBAD error test and DVE Snoop Disable/Enable test to improve Expression coverage for DVE STT and DVE Snoop State Machine.</p><p>(3)Need to include dve_bringup_test_alt_dbad_on_DTWreq test to exercise 2 concurrent writes to Completion Issue FIFO to improve Expression coverage.</p><p>(4)ConcertoMUX nc_cmd_rsp_fifo is never full.</p><p><br/></p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">dve_hw_config_2</td><td class="confluenceTd"><p>99.90</p></td><td class="confluenceTd"><p>97.16</p></td><td class="confluenceTd"><p>93.47</p></td><td class="confluenceTd"><p>96.60</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">95.78</td><td class="confluenceTd"><pre class="console-output">/scratch/kevinm/projects/dve/hw-ncr/regression/2020_10_30_1326/debug/dve</pre><p><br/></p><p>Exclusion files: /home/boon/dve_hw_config_2_2020_10_19_2235_exclusions.do</p><p>/home/boon/<a class="external-link" href="http://dve_hw_config_2_2020_11_01_1137_branch_exclusions.do" rel="nofollow">dve_hw_config_2_2020_11_01_1137_branch_exclusions.do</a></p></td><td class="confluenceTd"><p>(1) Need to include dve_bringup_test_alt_dbad_on_DTWreq test to exercise 2 concurrent writes to Completion Issue FIFO to improve Expression coverage.</p><p>(2)ConcertoMUX nc_cmp_rsp_fifo is never full</p><p>(3)Protocol Manager dtw_rsp_fifo is never full, head-of-queue-optimization for write case 1 (fifo has 1 entry) is never hit.</p><p>(4)Skid Buffer cmdrsp_fifo is never full</p><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">PMA Master</td><td colspan="1" class="confluenceTd">hw_cfg_8</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">35.71</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">/scratch/kevinm/projects/cov/hw-ncr/regression/2020_11_11_2310/debug/fsys/hw_cfg_8/coverage</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hw_cfg_38</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">56.41</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">/scratch/kevinm/projects/cov/hw-ncr/regression/2020_11_11_2310/debug/fsys/hw_cfg_38/coverage</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hw_cfg_41</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">24.03</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">/scratch/kevinm/projects/cov/hw-ncr/regression/2020_11_11_2310/debug/fsys/hw_cfg_41/coverage</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h2 id="CodeCoverage-NXPConfiguration"><strong>NXP Configuration</strong></h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Block</th><th class="confluenceTh">Statement(%)</th><th class="confluenceTh">Expression(%)</th><th class="confluenceTh">Condition(%)</th><th colspan="1" class="confluenceTh">Functional(%)</th><th colspan="1" class="confluenceTh">UCDB</th><th colspan="1" class="confluenceTh">Feedbacks</th></tr><tr><td class="confluenceTd">CHI-A</td><td class="confluenceTd">96.86</td><td class="confluenceTd">69.55</td><td class="confluenceTd">58.33</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch/robins/ncore3_3/hw-ncr/regression/2020_03_09_2353/debug/chi_aiu/hw_cfg_7/coverage</p><p>Covercheck exclusion:</p><p>/scratch/kevinm/projects/cov/concerto/regression/chi_aiu_hw_cfg_7/debug/chi_aiu/hw_cfg_7/coverage/log_top/<a class="external-link" href="http://merged_chi_aiu_hw_cfg_7_exclude.do" rel="nofollow">merged_chi_aiu_hw_cfg_7_exclude.do</a></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>CHI-B</p></td><td class="confluenceTd">94.24</td><td class="confluenceTd">74.37</td><td class="confluenceTd">66.43</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">/scratch2/balajik/db_cov/concerto/regression/2020_03_22_2247/debug/chi_aiu/hw_config_two/coverage</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>IOAIU-AXI4</p></td><td class="confluenceTd">90.60</td><td class="confluenceTd">42.78</td><td class="confluenceTd">28.41</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch3/dclarino/ioaiu_regr/regression/2020_01_24_1051/debug/ioaiu/config1/coverage</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">IOAIU-ACE</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">IOAIU-ACE Lite</td><td class="confluenceTd">95.45</td><td class="confluenceTd">55.94</td><td class="confluenceTd">49.14</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://cline/scratch/kevinm/projects/cov/hw-ncr/regression/acelite_hw_cfg_7/debug/ioaiu/config3/coverage" rel="nofollow">scratch/kevinm/projects/cov/hw-ncr/regression/acelite_hw_cfg_7/debug/ioaiu/config3/coverage</a></p><p><br/></p><p>Covercheck exclusion:</p><p><a class="external-link" href="http://cline/scratch/kevinm/projects/cov/hw-ncr/regression/acelite_hw_cfg_7/debug/ioaiu/config3/coverage" rel="nofollow">/scratch/kevinm/projects/cov/hw-ncr/regression/acelite_hw_cfg_7/debug/ioaiu/config3/coverage</a>/log_top/<a class="external-link" href="http://merged_ioaiu_config3_exclude.do" rel="nofollow">merged_ioaiu_config3_exclude.do</a></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">IOAIU-ACE Lite E</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">DCE</td><td class="confluenceTd">96.98</td><td class="confluenceTd">40.81</td><td class="confluenceTd">51.87</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch/hsajja/dce_regr/regression/2020_01_28_1343/debug/dce/hw_cfg_7/coverage</p><p><br/></p><p>Covercheck exclusion file:</p><p>/scratch/kevinm/projects/cov/concerto/regression/dce_hw_cfg_7/debug/dce/hw_cfg_7/coverage/log_top/<a class="external-link" href="http://merged_dce_hw_cfg_7_exclude.do" rel="nofollow">merged_dce_hw_cfg_7_exclude.do</a></p><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ul><li>Seems like RBID and MRD credits for All DMIs are nto been exercised</li><li>We may need to merge ATT entries, need to look at this closely, currently we are seeing only 50% expression coverage<ul><li>Recalls are missing?</li></ul></li><li>Need to look at DM <a class="confluence-userlink user-mention" data-account-id="624b37dc247a4b00691febd8" href="https://arterisip.atlassian.net/wiki/people/624b37dc247a4b00691febd8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Nabil Masri (Deactivated)</a></li></ul></div></td></tr><tr><td class="confluenceTd">DII</td><td class="confluenceTd">99.72</td><td class="confluenceTd">79.89</td><td class="confluenceTd">84.14</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch3/dclarino/dii_regr/regression/2020_01_23_1306/debug/dii/hw_cfg_7/coverage</p><p><br/></p><p>Covercheck exclude file:</p><p>/scratch/kevinm/projects/cov/concerto/regression/2020_01_23_1306/debug/dii/hw_cfg_7/coverage/log_top/<a class="external-link" href="http://merged_dii_hw_cfg_7_exclude.do" rel="nofollow">merged_dii_hw_cfg_7_exclude.do</a></p><p><br/></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171885/DII+Coverage+Report" data-linked-resource-id="16171885" data-linked-resource-version="8" data-linked-resource-type="page">DII Coverage Report</a></td></tr><tr><td class="confluenceTd">DMI</td><td class="confluenceTd">95.83</td><td class="confluenceTd">68.50</td><td class="confluenceTd">47.76</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch3/dclarino/dmi_regr/regression/2020_01_23_0621/debug/dmi/hw_cfg_7/coverage</p><p><br/></p><p>Covercheck exclude file:</p><p>/scratch/kevinm/projects/cov/concerto/regression/dmi_hw_cfg_7/debug/dmi/hw_cfg_7/coverage/log_top/<a class="external-link" href="http://merged_dmi_hw_cfg_7_exclude.do" rel="nofollow">merged_dmi_hw_cfg_7_exclude.do</a></p></td><td colspan="1" class="confluenceTd"><p>Missing:</p><ol><li>target_id_error</li><li>cm_type: <span>CmdMkInv: 8'h0A, CmdPref: 8'h2B</span></li><li>Uncorrectable Tag Error</li><li>DTWMrgMrd with RL=2'11</li><li>Maintenance Operation</li><li>PMA sequence</li></ol><p>7. Mrd_req_skid_buffer is never full</p><p>8. STRReq, DTRReq, MRDResp get backpressured</p><p>9.Seems we've never hit a DTWMrgMrd need to fill SMC case. For example: DTWMrgMrdInv/DTWMrgMrdUC ac = 1, cache initial state I.</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>DVE</p></td><td colspan="1" class="confluenceTd">97.31</td><td colspan="1" class="confluenceTd">82.68</td><td colspan="1" class="confluenceTd">83.60</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch/kevinm/projects/cov/hw-ncr/regression/2020_04_30_1609/debug/dve/hw_cfg_7/coverage</p><p>CoverCheck exclusion file:</p><p>/scratch/kevinm/projects/cov/hw-ncr/regression/2020_04_30_1609/debug/dve/hw_cfg_7/coverage/log_top/<a class="external-link" href="http://merged_dve_hw_cfg_7_exclude.do" rel="nofollow">merged_dve_hw_cfg_7_exclude.do</a></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>Satement (%)</p><p>dut.unit.u_protman: 98.61%</p><p>NOTE: all instances under dut.unit.u_protman are 100% except cmp_issue_fifo that is 86.58%.</p><p>NOTE: cmp_issue_fifo is a dual-port fifo that can accept two pushes (#1 error termination, #2 all snoop responses received) in the same cycle, but not exercised by stimulus.</p><p>dut.unit.u_csr: 100%</p><p>dut.unit.dve_concerto_mux: 87%</p><p>dut.unit.dve_pma: 95.45%</p><p>NOTE: timeout_delay_count_zero is tied low in dut.unit.dve_pma, thus PMA state machine can never enter ABORT_SLEEP state.</p></td></tr><tr><td class="confluenceTd">FSYS - HW_CFG_2</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">FSYS - HW_CFG_7</td><td class="confluenceTd">89.65</td><td class="confluenceTd">34.90</td><td class="confluenceTd">43.48</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>/scratch/kevinm/projects/cov/concerto/regression/2020_03_03_1608/debug/fsys/hw_cfg_7/coverage</p><p><br/></p><p>Covercheck exclusion files:</p><p>log_aiu_unit_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_aiu_unit_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_aiu_unit_a.do</a></p><p>log_ioaiu_top_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ioaiu_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ioaiu_top_a.do</a></p><p>log_ioaiu_top_b/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ioaiu_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ioaiu_top_b.do</a></p><p>log_ioaiu_top_c/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ioaiu_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ioaiu_top_c.do</a></p><p>log_ioaiu_top_d/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ioaiu_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ioaiu_top_d.do</a></p><p>log_dmi_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dmi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dmi_a.do</a></p><p>log_dmi_b/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dmi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dmi_b.do</a></p><p>log_dii_top_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dii_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dii_top_a.do</a></p><p>log_dii_top_b/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dii_top_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dii_top_b.do</a></p><p>log_config_dii_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_config_dii_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_config_dii_a.do</a></p><p>log_csr_network_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_csr_network_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_csr_network_a.do</a></p><p>log_dce_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dce_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dce_a.do</a></p><p>log_dve_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dve_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dve_a.do</a></p><p>log_grb_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_grb_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_grb_a.do</a></p><p>log_dn_smi_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_dn_smi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_dn_smi_a.do</a></p><p>log_ndn1_smi_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ndn1_smi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ndn1_smi_a.do</a></p><p>log_ndn2_smi_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ndn1_smi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ndn2_smi_a.do</a></p><p>log_ndn3_smi_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_ndn1_smi_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_ndn3_smi_a.do</a></p><p>log_pma_master_a/<a class="external-link" href="http://merged_fsys_hw_cfg_7_exclude_pma_master_a.do" rel="nofollow">merged_fsys_hw_cfg_7_exclude_pma_master_a.do</a></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><br/></p>