# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: C:\Users\Luka\Documents\Queens\Third Year\ELEC 374\CPU-Design\QuartusProject\ELEC_374\CPUDesignProject.csv
# Generated on: Mon Mar 27 22:58:05 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
Run,Output,PIN_E1,1,B1_N0,,,,,
bus_contents[31],Output,,,,,,,,
bus_contents[30],Output,,,,,,,,
bus_contents[29],Output,,,,,,,,
bus_contents[28],Output,,,,,,,,
bus_contents[27],Output,,,,,,,,
bus_contents[26],Output,,,,,,,,
bus_contents[25],Output,,,,,,,,
bus_contents[24],Output,,,,,,,,
bus_contents[23],Output,,,,,,,,
bus_contents[22],Output,,,,,,,,
bus_contents[21],Output,,,,,,,,
bus_contents[20],Output,,,,,,,,
bus_contents[19],Output,,,,,,,,
bus_contents[18],Output,,,,,,,,
bus_contents[17],Output,,,,,,,,
bus_contents[16],Output,,,,,,,,
bus_contents[15],Output,,,,,,,,
bus_contents[14],Output,,,,,,,,
bus_contents[13],Output,,,,,,,,
bus_contents[12],Output,,,,,,,,
bus_contents[11],Output,,,,,,,,
bus_contents[10],Output,,,,,,,,
bus_contents[9],Output,,,,,,,,
bus_contents[8],Output,,,,,,,,
bus_contents[7],Output,,,,,,,,
bus_contents[6],Output,,,,,,,,
bus_contents[5],Output,,,,,,,,
bus_contents[4],Output,,,,,,,,
bus_contents[3],Output,,,,,,,,
bus_contents[2],Output,,,,,,,,
bus_contents[1],Output,,,,,,,,
bus_contents[0],Output,,,,,,,,
clk,Input,,,,,,,,
inport_data_in[31],Input,,,,,,,,
inport_data_in[30],Input,,,,,,,,
inport_data_in[29],Input,,,,,,,,
inport_data_in[28],Input,,,,,,,,
inport_data_in[27],Input,,,,,,,,
inport_data_in[26],Input,,,,,,,,
inport_data_in[25],Input,,,,,,,,
inport_data_in[24],Input,,,,,,,,
inport_data_in[23],Input,,,,,,,,
inport_data_in[22],Input,,,,,,,,
inport_data_in[21],Input,,,,,,,,
inport_data_in[20],Input,,,,,,,,
inport_data_in[19],Input,,,,,,,,
inport_data_in[18],Input,,,,,,,,
inport_data_in[17],Input,,,,,,,,
inport_data_in[16],Input,,,,,,,,
inport_data_in[15],Input,,,,,,,,
inport_data_in[14],Input,,,,,,,,
inport_data_in[13],Input,,,,,,,,
inport_data_in[12],Input,,,,,,,,
inport_data_in[11],Input,,,,,,,,
inport_data_in[10],Input,,,,,,,,
inport_data_in[9],Input,,,,,,,,
inport_data_in[8],Input,,,,,,,,
inport_data_in[7],Input,PIN_E3,1,B1_N0,,,,,
inport_data_in[6],Input,PIN_H7,1,B1_N0,,,,,
inport_data_in[5],Input,PIN_J7,1,B1_N1,,,,,
inport_data_in[4],Input,PIN_G5,1,B1_N0,,,,,
inport_data_in[3],Input,PIN_G4,1,B1_N0,,,,,
inport_data_in[2],Input,PIN_H6,1,B1_N0,,,,,
inport_data_in[1],Input,PIN_H5,1,B1_N0,,,,,
inport_data_in[0],Input,PIN_J6,1,B1_N0,,,,,
operation[4],Output,,,,,,,,
operation[3],Output,,,,,,,,
operation[2],Output,,,,,,,,
operation[1],Output,,,,,,,,
operation[0],Output,,,,,,,,
outport_data_out[31],Output,,,,,,,,
outport_data_out[30],Output,,,,,,,,
outport_data_out[29],Output,,,,,,,,
outport_data_out[28],Output,,,,,,,,
outport_data_out[27],Output,,,,,,,,
outport_data_out[26],Output,,,,,,,,
outport_data_out[25],Output,,,,,,,,
outport_data_out[24],Output,,,,,,,,
outport_data_out[23],Output,,,,,,,,
outport_data_out[22],Output,,,,,,,,
outport_data_out[21],Output,,,,,,,,
outport_data_out[20],Output,,,,,,,,
outport_data_out[19],Output,,,,,,,,
outport_data_out[18],Output,,,,,,,,
outport_data_out[17],Output,,,,,,,,
outport_data_out[16],Output,,,,,,,,
outport_data_out[15],Output,PIN_B15,7,B7_N1,,,,,
outport_data_out[14],Output,PIN_A15,7,B7_N1,,,,,
outport_data_out[13],Output,PIN_E14,7,B7_N1,,,,,
outport_data_out[12],Output,PIN_B14,7,B7_N1,,,,,
outport_data_out[11],Output,PIN_A14,7,B7_N1,,,,,
outport_data_out[10],Output,PIN_C13,7,B7_N1,,,,,
outport_data_out[9],Output,PIN_B13,7,B7_N1,,,,,
outport_data_out[8],Output,PIN_A13,7,B7_N1,,,,,
outport_data_out[7],Output,PIN_D13,7,B7_N1,,,,,
outport_data_out[6],Output,PIN_F13,7,B7_N1,,,,,
outport_data_out[5],Output,PIN_F12,7,B7_N1,,,,,
outport_data_out[4],Output,PIN_G12,7,B7_N1,,,,,
outport_data_out[3],Output,PIN_H13,7,B7_N1,,,,,
outport_data_out[2],Output,PIN_H12,7,B7_N1,,,,,
outport_data_out[1],Output,PIN_F11,7,B7_N1,,,,,
outport_data_out[0],Output,PIN_E11,7,B7_N1,,,,,
rst,Input,PIN_H2,1,B1_N1,,,,,
stop,Input,PIN_G3,1,B1_N0,,,,,
