<root><simulation><result_generated_time />2023-05-16 18:12:31<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />22/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [72, 1, 1], 'I': [108, 1, 1], 'O': [54, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 3)], []], [[('K', 3)], [('FY', 3), ('C', 4), ('K', 2)]], [], []]<I />[[[('K', 3)], [('K', 2)]], [[('OX', 3), ('OY', 3)], [('FY', 3), ('C', 4)]], [], []]<O />[[[], [('FY', 3), ('C', 4)]], [[('OX', 3), ('OY', 3), ('K', 3)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 3)], [('C', 64), ('K', 6), ('FX', 3)], []]<I />[[('K', 3), ('K', 3), ('C', 64), ('K', 6)], [('FX', 3)], []]<O />[[('K', 3), ('K', 3), ('C', 64)], [('K', 6), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [10.8, 30.0, 1.0, 1.0], 'O': [12.0, 64, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [72, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [72, 23328, 23328], 'O_partial': [72, 23328, 0], 'O_final': [0, 0, 23328]}<actual_mem_utilization_individual />{'W': [0.14, 0.18, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.14, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.18, 0.0], 'I': [1.0, 0.18, 0.0], 'O': [0.14, 0.18, 0.0]}<effective_mem_size_bit />{'W': [24, 93312, 5971968], 'I': [512, 165888, 165888], 'O': [72, 23328, 23328], 'O_partial': [72, 23328, 0], 'O_final': [0, 0, 23328]}<total_unit_count />{'W': [648, 72, 1, 1], 'I': [648, 108, 1, 1], 'O': [648, 54, 1, 1]}<unique_unit_count />{'W': [72, 72, 1, 1], 'I': [60, 108, 1, 1], 'O': [54, 54, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [10.8, 1.0, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[746496, 746496], [746496, 746496], [746496, 0]]<I />[[69119, 20736], [20736, 20736], [20736, 0]]<O />[[(556956, 559872), (8748, 5832)], [(5832, 8748), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(556956, 559872), (8748, 5832)], [(5832, 8748), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[93312, 93312], [11664, 11664], [2916, 0]]<I />[[8640, 2592], [324, 324], [81, 0]]<O />[[(69620, 69984), (1094, 729)], [(91, 137), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([69620, 69984], [1094, 729]), ([91, 137], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />3898368</mac_count></basic_info><energy><total_energy />14888009.2<mem_energy_breakdown><W />[65.4, 2311.7, 3883.7]<I />[3.8, 64.2, 107.9]<O />[49.5, 27.1, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />194918.4<total />14881480.700000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2749<utilization_without_data_loading />0.5527<utilization_spatial />0.6328<utilization_temporal_with_data_loading />0.4344<mac_utilize_temporal_without_data_loading />0.8735</mac_array_utilization><latency><latency_cycle_with_data_loading />23869<latency_cycle_without_data_loading />11870<ideal_computing_cycle />10368<data_loading><load_cycle_total />11999<load_cycle_individual />{'W': [11, 11664, 0], 'I': [108, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />1502<mem_stall_cycle_individual />{'W': [[-10367], [-9208, 1151], [-10368, -10368]], 'I': [[-10367], [-1136, -936], [-10368, -10368]], 'O': [[-10368], [-10350, -10224], [-10322, -10357]]}<mem_stall_cycle_shared />{'W': [[-10367], [-9208, 1502], [0, 0]], 'I': [[-10367], [-1136, 1502], [0, 0]], 'O': [[-10368], [-10350, -10224], [-10322, -10357]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [72, 23328, 23328], 'O_partial': [72, 23328, 0], 'O_final': [0, 0, 23328]}<data_size_each_level_total />{'W': [5184, 5971968, 5971968], 'I': [55296, 165888, 165888], 'O': [3888, 23328, 23328]}<loop_cycles_each_level />{'W': [9, 10368, 10368], 'I': [3456, 10368, 10368], 'O': [576, 10368, 10368]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [6, 3, 1], 'O': [64, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 576.0]], 'I': [[4.4, 0.1], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 0.1], [6.8, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 576.0]], 'I': [[4.4, 0.9], [96.0, 48.0], [48.0, 16.0]], 'O': [[8.0, 8.0], [432.0, 6.8], [6.8, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [576.0, 576.0], [576.0, 0]], 'I': [[4.4, 0.9], [96.0, 16.0], [16.0, 0]], 'O': [[8.0, 0.1], [6.8, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [681.0, 598.8], [592.0, 2.2]], 'I': [[4.4, 0.9], [681.0, 598.8], [592.0, 2.2]], 'O': [[8.0, 0.1], [681.0, 598.8], [592.0, 2.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10368], [9, 9, 1152], [10368, 10368, 1]], 'I': [[1, 1, 10368], [576, 3456, 3], [10368, 10368, 1]], 'O': [[1, 1, 10368], [576, 576, 18], [10368, 10368, 1]]}<trans_time_real />{'W': [[0, 1, 10368], [[1, 9, 1152], [10, 9, 1152]], [[11664, 10368, 1], [2916, 10368, 1]]], 'I': [[0, 1, 10368], [[8, 3456, 3], [108, 3456, 3]], [[324, 10368, 1], [81, 10368, 1]]], 'O': [[0, 1, 10368], [[1, 576, 18], [8, 576, 18]], [[46, 10368, 1], [11, 10368, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, 1], [1296, -7452]], 'I': [[-1], [-568, -468], [-10044, -10287]], 'O': [[-1], [-575, -568], [-10322, -10357]]}<single_stall_count />{'W': [10367, 1151, 0], 'I': [10367, 2, 0], 'O': [10368, 18, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [10359, 0], 'I': [216, 0], 'O': [144, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-10368, -10368], [-10322, -10368]], 1: [[351, -10368], [-10224, -10322]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>