--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fullscreen.twx fullscreen.ncd -o fullscreen.twr
fullscreen.pcf

Design file:              fullscreen.ncd
Physical constraint file: fullscreen.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.653(R)|      SLOW  |   -0.299(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>        |         8.467(R)|      SLOW  |         4.485(R)|      FAST  |clock_BUFGP       |   0.000|
b<1>        |         8.467(R)|      SLOW  |         4.485(R)|      FAST  |clock_BUFGP       |   0.000|
b<2>        |         8.221(R)|      SLOW  |         4.338(R)|      FAST  |clock_BUFGP       |   0.000|
b<3>        |         8.083(R)|      SLOW  |         4.267(R)|      FAST  |clock_BUFGP       |   0.000|
b<4>        |         7.838(R)|      SLOW  |         4.095(R)|      FAST  |clock_BUFGP       |   0.000|
g<0>        |         7.959(R)|      SLOW  |         4.193(R)|      FAST  |clock_BUFGP       |   0.000|
g<1>        |         8.152(R)|      SLOW  |         4.325(R)|      FAST  |clock_BUFGP       |   0.000|
g<2>        |         7.991(R)|      SLOW  |         4.228(R)|      FAST  |clock_BUFGP       |   0.000|
g<3>        |         8.238(R)|      SLOW  |         4.396(R)|      FAST  |clock_BUFGP       |   0.000|
g<4>        |         8.268(R)|      SLOW  |         4.426(R)|      FAST  |clock_BUFGP       |   0.000|
g<5>        |         8.205(R)|      SLOW  |         4.369(R)|      FAST  |clock_BUFGP       |   0.000|
r<0>        |         7.826(R)|      SLOW  |         4.067(R)|      FAST  |clock_BUFGP       |   0.000|
r<1>        |         7.968(R)|      SLOW  |         4.150(R)|      FAST  |clock_BUFGP       |   0.000|
r<2>        |         8.081(R)|      SLOW  |         4.243(R)|      FAST  |clock_BUFGP       |   0.000|
r<3>        |         9.287(R)|      SLOW  |         4.960(R)|      FAST  |clock_BUFGP       |   0.000|
r<4>        |         9.313(R)|      SLOW  |         4.974(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    0.875|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 22 11:35:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



