// Seed: 4009762404
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  initial assume (id_2);
  tri0 id_6 = (id_1 == id_6);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri0  id_0,
    output wor   id_1,
    input  uwire id_2
    , id_5,
    input  tri1  id_3
);
  assign id_1 = 1;
  wire id_6;
  wor  id_7;
  assign id_7 = 1;
  wor id_8 = 1'b0;
  module_0(
      id_2, id_2, id_3
  );
endmodule
