--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2L -n 3 -fastpaths -xml TOP_HCT138.twx TOP_HCT138.ncd -o TOP_HCT138.twr
TOP_HCT138.pcf -ucf HCT138.ucf

Design file:              TOP_HCT138.ncd
Physical constraint file: TOP_HCT138.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 508 paths analyzed, 181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.303ns.
--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/buffer_12 (SLICE_X35Y53.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/LED_3 (FF)
  Destination:          U7/LED_P2S/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/LED_3 to U7/LED_P2S/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y52.DQ      Tcko                  0.228   U7/LED<3>
                                                       U7/LED_3
    SLICE_X35Y53.D1      net (fanout=1)        0.445   U7/LED<3>
    SLICE_X35Y53.CLK     Tas                   0.009   U7/LED_P2S/buffer<12>
                                                       U7/LED_P2S/mux1911
                                                       U7/LED_P2S/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.237ns logic, 0.445ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/buffer_7 (SLICE_X34Y53.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/LED_8 (FF)
  Destination:          U7/LED_P2S/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/LED_8 to U7/LED_P2S/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y52.AQ      Tcko                  0.228   U7/LED<7>
                                                       U7/LED_8
    SLICE_X34Y53.C1      net (fanout=1)        0.443   U7/LED<8>
    SLICE_X34Y53.CLK     Tas                   0.009   U7/LED_P2S/buffer<8>
                                                       U7/LED_P2S/mux2911
                                                       U7/LED_P2S/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.237ns logic, 0.443ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/buffer_10 (SLICE_X35Y53.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/LED_5 (FF)
  Destination:          U7/LED_P2S/buffer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/LED_5 to U7/LED_P2S/buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.228   U7/LED<5>
                                                       U7/LED_5
    SLICE_X35Y53.B1      net (fanout=1)        0.442   U7/LED<5>
    SLICE_X35Y53.CLK     Tas                   0.010   U7/LED_P2S/buffer<12>
                                                       U7/LED_P2S/mux1711
                                                       U7/LED_P2S/buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.238ns logic, 0.442ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/buffer_14 (SLICE_X32Y52.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/LED_P2S/buffer_15 (FF)
  Destination:          U7/LED_P2S/buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/LED_P2S/buffer_15 to U7/LED_P2S/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y52.AMUX    Tshcko                0.129   U7/LED_P2S/buffer<14>
                                                       U7/LED_P2S/buffer_15
    SLICE_X32Y52.B6      net (fanout=1)        0.056   U7/LED_P2S/buffer<15>
    SLICE_X32Y52.CLK     Tah         (-Th)     0.032   U7/LED_P2S/buffer<14>
                                                       U7/LED_P2S/mux2111
                                                       U7/LED_P2S/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.097ns logic, 0.056ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/start_0 (SLICE_X14Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/clkdiv_20 (FF)
  Destination:          U7/LED_P2S/start_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/clkdiv_20 to U7/LED_P2S/start_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y64.AQ      Tcko                  0.118   U7/LED_P2S/start<1>
                                                       U9/clkdiv_20
    SLICE_X14Y64.CX      net (fanout=2)        0.105   U9/clkdiv<20>
    SLICE_X14Y64.CLK     Tckdi       (-Th)     0.040   U7/LED_P2S/start<1>
                                                       U7/LED_P2S/start_0
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.078ns logic, 0.105ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point U7/LED_P2S/state_FSM_FFd1 (SLICE_X13Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/LED_P2S/shift_count_1 (FF)
  Destination:          U7/LED_P2S/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/LED_P2S/shift_count_1 to U7/LED_P2S/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y64.AQ      Tcko                  0.118   U7/LED_P2S/shift_count<3>
                                                       U7/LED_P2S/shift_count_1
    SLICE_X13Y64.A5      net (fanout=5)        0.113   U7/LED_P2S/shift_count<1>
    SLICE_X13Y64.CLK     Tah         (-Th)     0.032   U7/LED_P2S/state_FSM_FFd2
                                                       U7/LED_P2S/state_FSM_FFd1-In1
                                                       U7/LED_P2S/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.086ns logic, 0.113ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: U7/LED_P2S/state_FSM_FFd2/CLK
  Logical resource: U7/LED_P2S/EN/CK
  Location pin: SLICE_X13Y64.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: U7/LED_P2S/shift_count<3>/CLK
  Logical resource: U7/LED_P2S/shift_count_0/CK
  Location pin: SLICE_X12Y64.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    2.303|    0.742|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 508 paths, 0 nets, and 152 connections

Design statistics:
   Minimum period:   2.303ns{1}   (Maximum frequency: 434.216MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 01 16:45:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



