

================================================================
== Vitis HLS Report for 'svd_3_1_Pipeline_VITIS_LOOP_537_35'
================================================================
* Date:           Sun Feb  5 16:53:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_537_35  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    8797|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    49|        0|    1020|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     141|    -|
|Register             |        -|     -|      677|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    49|      677|    9958|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U545  |dadddsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U546       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U547       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |mul_64ns_66ns_129_1_1_U548               |mul_64ns_66ns_129_1_1               |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U549               |mul_64ns_66ns_129_1_1               |        0|  15|  0|   50|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                    |                                    |        0|  49|  0| 1020|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln537_fu_185_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln539_1_fu_239_p2  |         +|   0|  0|    71|          64|          64|
    |add_ln539_2_fu_348_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln539_fu_229_p2    |         +|   0|  0|    46|          39|          10|
    |add_ln540_2_fu_364_p2  |         +|   0|  0|    71|          64|          64|
    |add_ln540_3_fu_473_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln540_fu_354_p2    |         +|   0|  0|    46|          39|          10|
    |add_ln541_1_fu_479_p2  |         +|   0|  0|    63|          56|          56|
    |add_ln541_2_fu_485_p2  |         +|   0|  0|    56|          56|          10|
    |add_ln541_fu_491_p2    |         +|   0|  0|    56|          56|          56|
    |add_ln542_2_fu_503_p2  |         +|   0|  0|    56|          56|          10|
    |add_ln542_fu_509_p2    |         +|   0|  0|    56|          56|          56|
    |sub_ln539_1_fu_336_p2  |         -|   0|  0|    64|          64|          64|
    |sub_ln539_2_fu_342_p2  |         -|   0|  0|    63|          56|          56|
    |sub_ln539_fu_215_p2    |         -|   0|  0|    45|          38|          38|
    |sub_ln540_1_fu_467_p2  |         -|   0|  0|    63|          56|          56|
    |sub_ln540_fu_461_p2    |         -|   0|  0|    64|          64|          64|
    |icmp_ln537_fu_179_p2   |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln539_fu_537_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln540_fu_563_p2   |      lshr|   0|  0|  1865|         448|         448|
    |epnp_d0                |       shl|   0|  0|  1865|         448|         448|
    |epnp_d1                |       shl|   0|  0|  1865|         448|         448|
    |shl_ln541_fu_497_p2    |       shl|   0|  0|   165|           8|          56|
    |shl_ln542_fu_515_p2    |       shl|   0|  0|   165|           8|          56|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  8797|        2764|        2679|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  26|          5|    1|          5|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_jj_8  |   9|          2|   32|         64|
    |epnp_address0          |  14|          3|    8|         24|
    |epnp_address1          |  14|          3|    8|         24|
    |epnp_we0               |   9|          2|   56|        112|
    |epnp_we1               |   9|          2|   56|        112|
    |grp_fu_149_opcode      |  14|          3|    2|          6|
    |grp_fu_153_p0          |  14|          3|   64|        192|
    |grp_fu_157_p0          |  14|          3|   64|        192|
    |jj_fu_90               |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 141|         30|  324|        797|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln539_2_reg_632   |  64|   0|   64|          0|
    |add_ln540_3_reg_643   |  64|   0|   64|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |epnp_addr_25_reg_637  |   8|   0|    8|          0|
    |epnp_addr_reg_626     |   8|   0|    8|          0|
    |jj_fu_90              |  32|   0|   32|          0|
    |reg_161               |  64|   0|   64|          0|
    |reg_166               |  64|   0|   64|          0|
    |shl_ln541_reg_648     |  56|   0|   56|          0|
    |shl_ln542_reg_653     |  56|   0|   56|          0|
    |x_reg_663             |  64|   0|   64|          0|
    |z_reg_673             |  64|   0|   64|          0|
    |zext_ln539_5_reg_658  |  64|   0|  448|        384|
    |zext_ln540_3_reg_668  |  64|   0|  448|        384|
    +----------------------+----+----+-----+-----------+
    |Total                 | 677|   0| 1445|        768|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_537_35|  return value|
|l              |   in|   32|     ap_none|                                   l|        scalar|
|shl_ln70       |   in|   64|     ap_none|                            shl_ln70|        scalar|
|epnp_address0  |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we1       |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d1        |  out|  448|   ap_memory|                                epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                epnp|         array|
|c_20           |   in|   64|     ap_none|                                c_20|        scalar|
|s_77           |   in|   64|     ap_none|                                s_77|        scalar|
|trunc_ln539_2  |   in|   56|     ap_none|                       trunc_ln539_2|        scalar|
+---------------+-----+-----+------------+------------------------------------+--------------+

