#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7ff3074165d0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7ff3074164d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7ff3074275f0_0 .var "a", 0 0;
v0x7ff3074276c0_0 .var "b", 0 0;
v0x7ff307427790_0 .var "c", 0 0;
v0x7ff307427860_0 .var "d", 0 0;
v0x7ff307427930_0 .var/i "mismatch_count", 31 0;
v0x7ff307427a00_0 .net "out1", 0 0, v0x7ff307426f90_0;  1 drivers
v0x7ff307427ad0_0 .net "out2", 0 0, v0x7ff307427070_0;  1 drivers
S_0x7ff307416820 .scope module, "UUT" "top_module" 2 19, 3 17 0, S_0x7ff3074165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out1";
    .port_info 5 /OUTPUT 1 "out2";
v0x7ff3074271a0_0 .net "a", 0 0, v0x7ff3074275f0_0;  1 drivers
v0x7ff307427250_0 .net "b", 0 0, v0x7ff3074276c0_0;  1 drivers
v0x7ff3074272e0_0 .net "c", 0 0, v0x7ff307427790_0;  1 drivers
v0x7ff307427390_0 .net "d", 0 0, v0x7ff307427860_0;  1 drivers
v0x7ff307427440_0 .net "out1", 0 0, v0x7ff307426f90_0;  alias, 1 drivers
v0x7ff307427510_0 .net "out2", 0 0, v0x7ff307427070_0;  alias, 1 drivers
S_0x7ff307416a20 .scope module, "mod_a_instance" "mod_a" 3 27, 3 1 0, S_0x7ff307416820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "in3";
    .port_info 5 /INPUT 1 "in4";
v0x7ff307416cf0_0 .net "in1", 0 0, v0x7ff3074275f0_0;  alias, 1 drivers
v0x7ff307426da0_0 .net "in2", 0 0, v0x7ff3074276c0_0;  alias, 1 drivers
v0x7ff307426e40_0 .net "in3", 0 0, v0x7ff307427790_0;  alias, 1 drivers
v0x7ff307426ef0_0 .net "in4", 0 0, v0x7ff307427860_0;  alias, 1 drivers
v0x7ff307426f90_0 .var "out1", 0 0;
v0x7ff307427070_0 .var "out2", 0 0;
E_0x7ff307416ca0 .event anyedge, v0x7ff307416cf0_0, v0x7ff307426da0_0, v0x7ff307426e40_0, v0x7ff307426ef0_0;
    .scope S_0x7ff307416a20;
T_0 ;
    %wait E_0x7ff307416ca0;
    %load/vec4 v0x7ff307416cf0_0;
    %load/vec4 v0x7ff307426da0_0;
    %and;
    %store/vec4 v0x7ff307426f90_0, 0, 1;
    %load/vec4 v0x7ff307426e40_0;
    %load/vec4 v0x7ff307426ef0_0;
    %or;
    %store/vec4 v0x7ff307427070_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff3074165d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.5, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.8, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.11, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.14, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.17, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.20, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.23, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.26, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call 2 124 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 129 "$display", "Test 8 passed!" {0 0 0};
T_1.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.29, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %vpi_call 2 136 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 141 "$display", "Test 9 passed!" {0 0 0};
T_1.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.32, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %vpi_call 2 148 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 153 "$display", "Test 10 passed!" {0 0 0};
T_1.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.35, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %vpi_call 2 160 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.34;
T_1.33 ;
    %vpi_call 2 165 "$display", "Test 11 passed!" {0 0 0};
T_1.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.38, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.38;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %vpi_call 2 172 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.37;
T_1.36 ;
    %vpi_call 2 177 "$display", "Test 12 passed!" {0 0 0};
T_1.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.41, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.41;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %vpi_call 2 184 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.40;
T_1.39 ;
    %vpi_call 2 189 "$display", "Test 13 passed!" {0 0 0};
T_1.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.44, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.44;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %vpi_call 2 196 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.43;
T_1.42 ;
    %vpi_call 2 201 "$display", "Test 14 passed!" {0 0 0};
T_1.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.47, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.47;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %vpi_call 2 208 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.46;
T_1.45 ;
    %vpi_call 2 213 "$display", "Test 15 passed!" {0 0 0};
T_1.46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.50, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.50;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.48, 8;
    %vpi_call 2 220 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.49;
T_1.48 ;
    %vpi_call 2 225 "$display", "Test 16 passed!" {0 0 0};
T_1.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.53, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.53;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.51, 8;
    %vpi_call 2 232 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b1, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.52;
T_1.51 ;
    %vpi_call 2 237 "$display", "Test 17 passed!" {0 0 0};
T_1.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.56, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.56;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.54, 8;
    %vpi_call 2 244 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.55;
T_1.54 ;
    %vpi_call 2 249 "$display", "Test 18 passed!" {0 0 0};
T_1.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.59, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.59;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.57, 8;
    %vpi_call 2 256 "$display", "Mismatch at index 19: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b1, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.58;
T_1.57 ;
    %vpi_call 2 261 "$display", "Test 19 passed!" {0 0 0};
T_1.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.62, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.62;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.60, 8;
    %vpi_call 2 268 "$display", "Mismatch at index 20: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 2 273 "$display", "Test 20 passed!" {0 0 0};
T_1.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.65, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.65;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.63, 8;
    %vpi_call 2 280 "$display", "Mismatch at index 21: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.64;
T_1.63 ;
    %vpi_call 2 285 "$display", "Test 21 passed!" {0 0 0};
T_1.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.68, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.68;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.66, 8;
    %vpi_call 2 292 "$display", "Mismatch at index 22: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.67;
T_1.66 ;
    %vpi_call 2 297 "$display", "Test 22 passed!" {0 0 0};
T_1.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.71, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.71;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.69, 8;
    %vpi_call 2 304 "$display", "Mismatch at index 23: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.70;
T_1.69 ;
    %vpi_call 2 309 "$display", "Test 23 passed!" {0 0 0};
T_1.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.74, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.74;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.72, 8;
    %vpi_call 2 316 "$display", "Mismatch at index 24: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.73;
T_1.72 ;
    %vpi_call 2 321 "$display", "Test 24 passed!" {0 0 0};
T_1.73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.77, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.77;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.75, 8;
    %vpi_call 2 328 "$display", "Mismatch at index 25: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.76;
T_1.75 ;
    %vpi_call 2 333 "$display", "Test 25 passed!" {0 0 0};
T_1.76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.80, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.80;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.78, 8;
    %vpi_call 2 340 "$display", "Mismatch at index 26: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.79;
T_1.78 ;
    %vpi_call 2 345 "$display", "Test 26 passed!" {0 0 0};
T_1.79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.83, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.83;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.81, 8;
    %vpi_call 2 352 "$display", "Mismatch at index 27: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.82;
T_1.81 ;
    %vpi_call 2 357 "$display", "Test 27 passed!" {0 0 0};
T_1.82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.86, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.86;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.84, 8;
    %vpi_call 2 364 "$display", "Mismatch at index 28: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.85;
T_1.84 ;
    %vpi_call 2 369 "$display", "Test 28 passed!" {0 0 0};
T_1.85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.89, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.89;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.87, 8;
    %vpi_call 2 376 "$display", "Mismatch at index 29: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.88;
T_1.87 ;
    %vpi_call 2 381 "$display", "Test 29 passed!" {0 0 0};
T_1.88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3074275f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3074276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff307427790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff307427860_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ff307427a00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.92, 6;
    %load/vec4 v0x7ff307427ad0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.92;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.90, 8;
    %vpi_call 2 388 "$display", "Mismatch at index 30: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b1, v0x7ff307427a00_0, v0x7ff307427ad0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7ff307427930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff307427930_0, 0, 32;
    %jmp T_1.91;
T_1.90 ;
    %vpi_call 2 393 "$display", "Test 30 passed!" {0 0 0};
T_1.91 ;
    %load/vec4 v0x7ff307427930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.93, 4;
    %vpi_call 2 397 "$display", "All tests passed!" {0 0 0};
    %jmp T_1.94;
T_1.93 ;
    %vpi_call 2 399 "$display", "%0d mismatches out of %0d total tests.", v0x7ff307427930_0, 32'sb00000000000000000000000000011111 {0 0 0};
T_1.94 ;
    %vpi_call 2 400 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_name_0_tb.v";
    "Self-calibration/modules/Module_name.v";
