<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 789</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page789-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce789.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;19-33</p>
<p style="position:absolute;top:47px;left:622px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:333px;left:69px;white-space:nowrap" class="ft02">19.4.1 &#160;&#160;Performance Monitoring Events in the Processor Core&#160;of&#160;Intel Xeon Processor E5 v3&#160;</p>
<p style="position:absolute;top:354px;left:149px;white-space:nowrap" class="ft02">Family</p>
<p style="position:absolute;top:385px;left:69px;white-space:nowrap" class="ft07">Non-architectural&#160;performance monitoring events in&#160;the processor&#160;core that&#160;are applicable only to&#160;Intel Xeon&#160;<br/>processor E5&#160;v3 family&#160;based on&#160;the Haswell-E microarchitecture, with CPUID&#160;signature of&#160;<br/>DisplayFamily_DisplayModel&#160;06_3FH,&#160;are&#160;listed<a href="o_fe12b1e2a880e0ce-789.html">&#160;in&#160;Table 19-10.</a>&#160;The&#160;performance events&#160;listed&#160;<a href="o_fe12b1e2a880e0ce-777.html">in Table 19-7 and&#160;<br/></a><a href="o_fe12b1e2a880e0ce-786.html">Table&#160;19-8</a>&#160;also apply Intel&#160;Xeon&#160;processor&#160;E5&#160;v3 family,&#160;except that&#160;the OFF_CORE_RESPONSE_x event listed&#160;in&#160;<br/><a href="o_fe12b1e2a880e0ce-777.html">Table&#160;19-7</a>&#160;should refe<a href="o_fe12b1e2a880e0ce-705.html">rence Table 18-50.<br/></a>Uncore performance&#160;monitoring events for Intel Xeon&#160;Processor&#160;E5 v3&#160;families are&#160;described&#160;in “Intel®&#160;Xeon®&#160;<br/>Processor E5&#160;v3 Uncore Performance Monitoring&#160;Programming&#160;Reference Manual”.</p>
<p style="position:absolute;top:750px;left:69px;white-space:nowrap" class="ft04">19.5&#160;</p>
<p style="position:absolute;top:750px;left:148px;white-space:nowrap" class="ft04">PERFORMANCE MONITORING EVENTS FOR 3RD GENERATION&#160;</p>
<p style="position:absolute;top:776px;left:147px;white-space:nowrap" class="ft04">INTEL</p>
<p style="position:absolute;top:778px;left:201px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:776px;left:220px;white-space:nowrap" class="ft04">CORE</p>
<p style="position:absolute;top:778px;left:270px;white-space:nowrap" class="ft01">™</p>
<p style="position:absolute;top:776px;left:283px;white-space:nowrap" class="ft04">&#160;PROCESSORS&#160;</p>
<p style="position:absolute;top:812px;left:69px;white-space:nowrap" class="ft03">3rd generation&#160;Intel</p>
<p style="position:absolute;top:809px;left:204px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:812px;left:215px;white-space:nowrap" class="ft03">&#160;Core™ processors and&#160;Intel Xeon processor E3-1200 v2&#160;product family are&#160;based on&#160;Intel&#160;</p>
<p style="position:absolute;top:829px;left:69px;white-space:nowrap" class="ft07">microarchitecture code&#160;name&#160;Ivy&#160;Bridge.&#160;They&#160;support&#160;architectural performance-monitoring events listed in<a href="o_fe12b1e2a880e0ce-758.html">&#160;Table&#160;<br/>19-1.</a>&#160;Non-architectural&#160;performance-monitoring events&#160;in&#160;the processor core are listed<a href="o_fe12b1e2a880e0ce-790.html">&#160;in Table&#160;19-11.</a>&#160;The events&#160;<br/>in&#160;<a href="o_fe12b1e2a880e0ce-790.html">Table&#160;19-11 apply&#160;</a>to processors with CPUID&#160;signature&#160;of DisplayFamily_DisplayModel&#160;encoding with&#160;the&#160;<br/>following&#160;values: 06_3AH.&#160;Fixed&#160;counters&#160;in&#160;the core&#160;PMU&#160;support&#160;the&#160;architecture&#160;events defined in&#160;<a href="o_fe12b1e2a880e0ce-873.html">Table&#160;19-22.<br/></a>Additional information on event specifics (e.g. derivative&#160;events using specific IA32_PERFEVTSELx modifiers, limi-<br/>tations, special notes&#160;and&#160;recommendations) can&#160;be&#160;found at&#160;http://software.intel.com/en-us/forums/software-<br/>tuning-performance-optimization-platform-monitoring.</p>
<p style="position:absolute;top:160px;left:75px;white-space:nowrap" class="ft03">83H</p>
<p style="position:absolute;top:160px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:160px;left:198px;white-space:nowrap" class="ft03">UNC_ARB_COH_TRK_OCCUPA</p>
<p style="position:absolute;top:177px;left:198px;white-space:nowrap" class="ft03">NCY.ALL</p>
<p style="position:absolute;top:160px;left:383px;white-space:nowrap" class="ft03">Cycles weighted&#160;by&#160;number&#160;of&#160;requests pending in&#160;</p>
<p style="position:absolute;top:177px;left:383px;white-space:nowrap" class="ft03">Coherency&#160;Tracker.</p>
<p style="position:absolute;top:160px;left:704px;white-space:nowrap" class="ft03">Counter&#160;0&#160;only.</p>
<p style="position:absolute;top:199px;left:75px;white-space:nowrap" class="ft03">84H</p>
<p style="position:absolute;top:199px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:199px;left:198px;white-space:nowrap" class="ft03">UNC_ARB_COH_TRK_REQUES</p>
<p style="position:absolute;top:216px;left:198px;white-space:nowrap" class="ft03">T.ALL</p>
<p style="position:absolute;top:199px;left:383px;white-space:nowrap" class="ft03">Number of&#160;requests allocated in Coherency Tracker.</p>
<p style="position:absolute;top:244px;left:71px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:263px;left:70px;white-space:nowrap" class="ft03">1.&#160;The uncore&#160;events must be&#160;programmed&#160;using&#160;MSRs located&#160;in&#160;specific performance&#160;monitoring&#160;units in&#160;the&#160;uncore.&#160;UNC_CBO*&#160;</p>
<p style="position:absolute;top:279px;left:84px;white-space:nowrap" class="ft03">events are supported using MSR_UNC_CBO*&#160;MSRs; UNC_ARB* events&#160;are supported using MSR_UNC_ARB*MSRs.</p>
<p style="position:absolute;top:519px;left:141px;white-space:nowrap" class="ft06">Table 19-10. &#160;Non-Architectural Performance&#160;Events Applicable&#160;only&#160;to&#160;the&#160;Processor Core&#160;of&#160;</p>
<p style="position:absolute;top:537px;left:333px;white-space:nowrap" class="ft06">Intel® Xeon® Processor&#160;E5 v3 Family</p>
<p style="position:absolute;top:558px;left:75px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:575px;left:75px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:558px;left:130px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:575px;left:130px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:575px;left:190px;white-space:nowrap" class="ft03">Event&#160;Mask&#160;Mnemonic</p>
<p style="position:absolute;top:575px;left:384px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:575px;left:704px;white-space:nowrap" class="ft03">Comment</p>
<p style="position:absolute;top:597px;left:75px;white-space:nowrap" class="ft03">D3H</p>
<p style="position:absolute;top:597px;left:130px;white-space:nowrap" class="ft03">04H</p>
<p style="position:absolute;top:597px;left:190px;white-space:nowrap" class="ft03">MEM_LOAD_UOPS_L3_MISS_RE</p>
<p style="position:absolute;top:614px;left:190px;white-space:nowrap" class="ft03">TIRED.REMOTE_DRAM</p>
<p style="position:absolute;top:597px;left:384px;white-space:nowrap" class="ft03">Retired load&#160;uops&#160;whose&#160;data sources were&#160;remote&#160;</p>
<p style="position:absolute;top:614px;left:384px;white-space:nowrap" class="ft03">DRAM&#160;(snoop&#160;not needed, Snoop&#160;Miss).</p>
<p style="position:absolute;top:597px;left:704px;white-space:nowrap" class="ft03">Supports PEBS.</p>
<p style="position:absolute;top:636px;left:75px;white-space:nowrap" class="ft03">D3H</p>
<p style="position:absolute;top:636px;left:130px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:636px;left:190px;white-space:nowrap" class="ft03">MEM_LOAD_UOPS_L3_MISS_RE</p>
<p style="position:absolute;top:653px;left:190px;white-space:nowrap" class="ft03">TIRED.REMOTE_HITM</p>
<p style="position:absolute;top:636px;left:384px;white-space:nowrap" class="ft03">Retired load&#160;uops&#160;whose&#160;data sources were&#160;remote&#160;</p>
<p style="position:absolute;top:653px;left:384px;white-space:nowrap" class="ft03">cache HITM.</p>
<p style="position:absolute;top:636px;left:704px;white-space:nowrap" class="ft03">Supports PEBS.</p>
<p style="position:absolute;top:675px;left:75px;white-space:nowrap" class="ft03">D3H</p>
<p style="position:absolute;top:675px;left:130px;white-space:nowrap" class="ft03">20H</p>
<p style="position:absolute;top:675px;left:190px;white-space:nowrap" class="ft03">MEM_LOAD_UOPS_L3_MISS_RE</p>
<p style="position:absolute;top:692px;left:190px;white-space:nowrap" class="ft03">TIRED.REMOTE_FWD</p>
<p style="position:absolute;top:675px;left:384px;white-space:nowrap" class="ft03">Retired load&#160;uops&#160;whose&#160;data sources&#160;were&#160;forwards&#160;</p>
<p style="position:absolute;top:692px;left:384px;white-space:nowrap" class="ft03">from a remote cache.</p>
<p style="position:absolute;top:675px;left:704px;white-space:nowrap" class="ft03">Supports PEBS.</p>
<p style="position:absolute;top:100px;left:75px;white-space:nowrap" class="ft06">Table 19-9. &#160;Non-Architectural&#160;Uncore&#160;Performance Events&#160;in&#160;the&#160;4th&#160;Generation Intel® Core™ Processors (Contd.)</p>
<p style="position:absolute;top:121px;left:75px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:137px;left:75px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:135px;left:106px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:121px;left:129px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:137px;left:129px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:137px;left:198px;white-space:nowrap" class="ft03">Event&#160;Mask&#160;Mnemonic</p>
<p style="position:absolute;top:137px;left:383px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:137px;left:704px;white-space:nowrap" class="ft03">Comment</p>
</div>
</body>
</html>
