-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Thu Jan 27 08:21:01 2005
--  cmd: h:/work/mix_new/mix/mix_0.pl -strip -nodelta ../open.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.2 2005/01/27 07:29:29 wig Exp $
-- $Date: 2005/01/27 07:29:29 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.2  2005/01/27 07:29:29  wig
-- reworked %OPEN% setup and testcase
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.48 2005/01/26 14:01:45 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.33 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_a_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			open_bit	: out	std_ulogic;
			open_bus	: out	std_ulogic_vector(3 downto 0);
			open_bus_9	: out	std_ulogic_vector(5 downto 0);
			open_in_bit_11	: in	std_ulogic;
			open_in_bus_10	: in	std_ulogic_vector(7 downto 0);
			open_part12	: out	std_ulogic_vector(6 downto 0);
			open_part13	: out	std_ulogic_vector(6 downto 0);
			openport14	: out	std_ulogic_vector(2 downto 0);
			wire_open	: out	std_ulogic_vector(5 downto 0);
			wire_open_in	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_b_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_b_e
			mix_key_open	: out	std_ulogic;
			non_open	: in	std_ulogic_vector(2 downto 0);
			non_open_bit	: in	std_ulogic;
			open_bit_2	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			open_bit_3	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			open_bit_4	: out	std_ulogic -- __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_b_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	non_open	: std_ulogic_vector(2 downto 0); 
			signal	non_open_bit	: std_ulogic; 
			signal	wire_open	: std_ulogic_vector(3 downto 0); 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (
			open_bit => open,
			open_bus => open,
			open_bus_9 => open,
			open_in_bit_11 => open,
			open_in_bus_10 => open,
			open_part12(2 downto 0)  => non_open, -- __W_PORT
			open_part12(5 downto 3)  => open, -- __W_PORT -- from 5 to 3
			open_part12(6) => non_open_bit, -- __I_BIT_TO_BUSPORT
			open_part13(2 downto 0)  => non_open, -- __W_PORT
			open_part13(3) => open, -- __I_BIT_TO_BUSPORT
			open_part13(4) => open, -- __I_BIT_TO_BUSPORT
			open_part13(5) => non_open_bit, -- __I_BIT_TO_BUSPORT
			open_part13(6) => open, -- __I_BIT_TO_BUSPORT
			openport14 => open, -- check width and type
			wire_open(3 downto 0)  => wire_open, -- __W_PORT
			wire_open(5 downto 4)  => open, -- __W_PORT
			wire_open_in => wire_open
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e
		port map (
			mix_key_open => open, -- replace name
			non_open => non_open,
			non_open_bit => non_open_bit,
			open_bit_2 => open,
			open_bit_3 => open,
			open_bit_4 => open
		);
		-- End of Generated Instance Port Map for inst_b



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
