
*** Running vivado
    with args -log e_CoG.vds -m64 -stack 2000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source e_CoG.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source e_CoG.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4343.508 ; gain = 96.047 ; free physical = 165496 ; free virtual = 251771
Command: read_checkpoint -auto_incremental -incremental /home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/utils_1/imports/synth_1/e_CoG.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/utils_1/imports/synth_1/e_CoG.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top e_CoG -part xcvu160-flgb2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Device 21-403] Loading part xcvu160-flgb2104-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 137820
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5588.789 ; gain = 367.738 ; free physical = 164142 ; free virtual = 250416
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.359; parent = 2509.666; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7181.973; parent = 5588.793; children = 1593.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'e_CoG' [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/sources_1/new/e_CoG.vhd:23]
WARNING: [Synth 8-614] signal 's_CoG_array_3D' is read in the process but is not in the sensitivity list [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/sources_1/new/e_CoG.vhd:34]
WARNING: [Synth 8-614] signal 'int_totalweight' is read in the process but is not in the sensitivity list [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/sources_1/new/e_CoG.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'e_CoG' (0#1) [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/sources_1/new/e_CoG.vhd:23]
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,0][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,1][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,2][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,3][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,4][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,5][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,6][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,7][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,0,8][cluster_label][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][7] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][6] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][5] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][4] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][3] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][2] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][value][0] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][cluster_label][1] in module e_CoG is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_array[0,1,0][cluster_label][0] in module e_CoG is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5733.328 ; gain = 512.277 ; free physical = 164191 ; free virtual = 250467
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7326.512; parent = 5733.332; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5748.172 ; gain = 527.121 ; free physical = 164190 ; free virtual = 250466
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7341.355; parent = 5748.176; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5748.172 ; gain = 527.121 ; free physical = 164190 ; free virtual = 250466
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7341.355; parent = 5748.176; children = 1593.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5748.172 ; gain = 0.000 ; free physical = 164177 ; free virtual = 250453
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.srcs/constrs_1/new/cons1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5898.297 ; gain = 0.000 ; free physical = 164009 ; free virtual = 250284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5898.297 ; gain = 0.000 ; free physical = 164005 ; free virtual = 250281
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 164181 ; free virtual = 250457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7459.465; parent = 5866.285; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu160-flgb2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 164181 ; free virtual = 250457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7459.465; parent = 5866.285; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 164181 ; free virtual = 250457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7459.465; parent = 5866.285; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 164171 ; free virtual = 250448
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7459.465; parent = 5866.285; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   31 Bit       Adders := 4     
+---Multipliers : 
	               8x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1560 (col length:112)
BRAMs: 6552 (col length: RAMB18 336 RAMB36 168)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP s_CoG_array_3D[0]1, operation Mode is: A*(B:0x27).
DSP Report: operator s_CoG_array_3D[0]1 is absorbed into DSP s_CoG_array_3D[0]1.
DSP Report: operator s_CoG_array_3D[0]1 is absorbed into DSP s_CoG_array_3D[0]1.
DSP Report: Generating DSP s_CoG_array_3D[0]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_CoG_array_3D[0]1 is absorbed into DSP s_CoG_array_3D[0]1.
DSP Report: operator s_CoG_array_3D[0]1 is absorbed into DSP s_CoG_array_3D[0]1.
DSP Report: Generating DSP s_CoG_array_3D[1]1, operation Mode is: A*(B:0x1d).
DSP Report: operator s_CoG_array_3D[1]1 is absorbed into DSP s_CoG_array_3D[1]1.
DSP Report: operator s_CoG_array_3D[1]1 is absorbed into DSP s_CoG_array_3D[1]1.
DSP Report: Generating DSP s_CoG_array_3D[1]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_CoG_array_3D[1]1 is absorbed into DSP s_CoG_array_3D[1]1.
DSP Report: operator s_CoG_array_3D[1]1 is absorbed into DSP s_CoG_array_3D[1]1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 164151 ; free virtual = 250435
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.150; parent = 2636.513; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7459.465; parent = 5866.285; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|e_CoG       | A*(B:0x27)     | 9      | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | A*(B:0x1d)     | 9      | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 163867 ; free virtual = 250152
Synthesis current peak Physical Memory [PSS] (MB): peak = 2958.877; parent = 2773.532; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7468.918; parent = 5875.738; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 5898.297 ; gain = 677.246 ; free physical = 163871 ; free virtual = 250155
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.354; parent = 2775.009; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7468.918; parent = 5875.738; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 5911.508 ; gain = 690.457 ; free physical = 163857 ; free virtual = 250142
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.864; parent = 2780.520; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7504.691; parent = 5911.512; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163847 ; free virtual = 250132
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.880; parent = 2780.535; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163847 ; free virtual = 250131
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.880; parent = 2780.535; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163846 ; free virtual = 250131
Synthesis current peak Physical Memory [PSS] (MB): peak = 2966.106; parent = 2780.762; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163846 ; free virtual = 250131
Synthesis current peak Physical Memory [PSS] (MB): peak = 2966.157; parent = 2780.812; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163846 ; free virtual = 250130
Synthesis current peak Physical Memory [PSS] (MB): peak = 2966.157; parent = 2780.812; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163845 ; free virtual = 250130
Synthesis current peak Physical Memory [PSS] (MB): peak = 2966.173; parent = 2780.828; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|e_CoG       | A*B          | 8      | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | PCIN>>17+A*B | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | A*B          | 8      | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|e_CoG       | PCIN>>17+A*B | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   503|
|2     |DSP_ALU         |     4|
|3     |DSP_A_B_DATA    |     4|
|4     |DSP_C_DATA      |     4|
|5     |DSP_MULTIPLIER  |     4|
|6     |DSP_M_DATA      |     4|
|7     |DSP_OUTPUT      |     4|
|8     |DSP_PREADD      |     4|
|9     |DSP_PREADD_DATA |     4|
|10    |LUT1            |   222|
|11    |LUT2            |   170|
|12    |LUT3            |   276|
|13    |LUT4            |    93|
|14    |LUT5            |  2787|
|15    |IBUF            |     8|
|16    |OBUF            |    96|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5925.203 ; gain = 704.152 ; free physical = 163845 ; free virtual = 250130
Synthesis current peak Physical Memory [PSS] (MB): peak = 2966.188; parent = 2780.844; children = 185.693
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7518.387; parent = 5925.207; children = 1593.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107993 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 5925.203 ; gain = 554.027 ; free physical = 163868 ; free virtual = 250153
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5925.211 ; gain = 704.152 ; free physical = 163869 ; free virtual = 250154
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5925.211 ; gain = 0.000 ; free physical = 163974 ; free virtual = 250259
INFO: [Netlist 29-17] Analyzing 515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'e_CoG' is not ideal for floorplanning, since the cellview 'e_CoG' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6054.887 ; gain = 0.000 ; free physical = 163827 ; free virtual = 250112
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

Synth Design complete, checksum: 69ec35dc
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 6054.887 ; gain = 1693.535 ; free physical = 164070 ; free virtual = 250355
INFO: [Common 17-1381] The checkpoint '/home/ubhks/masterarbeit_ubhks/git_work/CoG/CoG.runs/synth_1/e_CoG.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file e_CoG_utilization_synth.rpt -pb e_CoG_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 02:34:51 2023...
