Source Block: hdl/library/util_wfifo/util_wfifo.v@103:113@HdlIdDef
  reg                             s_wr_int = 'd0;

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults

  assign fifo_rst = ~rstn;

Diff Content:
- 108   wire    [S_DATA_WIDTH-1:0]      s_wdata_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_wfifo/util_wfifo.v@102:112
  reg                             m_wovf = 'd0;
  reg                             s_wr_int = 'd0;

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults


Clone Blocks 2:
hdl/library/util_wfifo/util_wfifo.v@104:114

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults

  assign fifo_rst = ~rstn;


