Version 4.0 HI-TECH Software Intermediate Code
"147 mcc_generated_files/i2c1_master.c
[; ;mcc_generated_files/i2c1_master.c: 147: const i2c1FsmHandler i2c1_fsmStateTable[] = {
[c E9968 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 .. ]
[n E9968 . I2C1_IDLE I2C1_SEND_ADR_READ I2C1_SEND_ADR_WRITE I2C1_TX I2C1_RX I2C1_RCEN I2C1_TX_EMPTY I2C1_SEND_RESTART_READ I2C1_SEND_RESTART_WRITE I2C1_SEND_RESTART I2C1_SEND_STOP I2C1_RX_ACK I2C1_RX_NACK_STOP I2C1_RX_NACK_RESTART I2C1_RESET I2C1_ADDRESS_NACK  ]
[v F10082 `(E9968 ~T0 @X0 0 tf ]
"128
[; ;mcc_generated_files/i2c1_master.c: 128: static i2c1_fsm_states_t I2C1_DO_IDLE(void);
[v _I2C1_DO_IDLE `(E9968 ~T0 @X0 0 sf ]
"129
[; ;mcc_generated_files/i2c1_master.c: 129: static i2c1_fsm_states_t I2C1_DO_SEND_ADR_READ(void);
[v _I2C1_DO_SEND_ADR_READ `(E9968 ~T0 @X0 0 sf ]
"130
[; ;mcc_generated_files/i2c1_master.c: 130: static i2c1_fsm_states_t I2C1_DO_SEND_ADR_WRITE(void);
[v _I2C1_DO_SEND_ADR_WRITE `(E9968 ~T0 @X0 0 sf ]
"131
[; ;mcc_generated_files/i2c1_master.c: 131: static i2c1_fsm_states_t I2C1_DO_TX(void);
[v _I2C1_DO_TX `(E9968 ~T0 @X0 0 sf ]
"132
[; ;mcc_generated_files/i2c1_master.c: 132: static i2c1_fsm_states_t I2C1_DO_RX(void);
[v _I2C1_DO_RX `(E9968 ~T0 @X0 0 sf ]
"133
[; ;mcc_generated_files/i2c1_master.c: 133: static i2c1_fsm_states_t I2C1_DO_RCEN(void);
[v _I2C1_DO_RCEN `(E9968 ~T0 @X0 0 sf ]
"134
[; ;mcc_generated_files/i2c1_master.c: 134: static i2c1_fsm_states_t I2C1_DO_TX_EMPTY(void);
[v _I2C1_DO_TX_EMPTY `(E9968 ~T0 @X0 0 sf ]
"135
[; ;mcc_generated_files/i2c1_master.c: 135: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART_READ(void);
[v _I2C1_DO_SEND_RESTART_READ `(E9968 ~T0 @X0 0 sf ]
"136
[; ;mcc_generated_files/i2c1_master.c: 136: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART_WRITE(void);
[v _I2C1_DO_SEND_RESTART_WRITE `(E9968 ~T0 @X0 0 sf ]
"137
[; ;mcc_generated_files/i2c1_master.c: 137: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART(void);
[v _I2C1_DO_SEND_RESTART `(E9968 ~T0 @X0 0 sf ]
"138
[; ;mcc_generated_files/i2c1_master.c: 138: static i2c1_fsm_states_t I2C1_DO_SEND_STOP(void);
[v _I2C1_DO_SEND_STOP `(E9968 ~T0 @X0 0 sf ]
"139
[; ;mcc_generated_files/i2c1_master.c: 139: static i2c1_fsm_states_t I2C1_DO_RX_ACK(void);
[v _I2C1_DO_RX_ACK `(E9968 ~T0 @X0 0 sf ]
"140
[; ;mcc_generated_files/i2c1_master.c: 140: static i2c1_fsm_states_t I2C1_DO_RX_NACK_STOP(void);
[v _I2C1_DO_RX_NACK_STOP `(E9968 ~T0 @X0 0 sf ]
"141
[; ;mcc_generated_files/i2c1_master.c: 141: static i2c1_fsm_states_t I2C1_DO_RX_NACK_RESTART(void);
[v _I2C1_DO_RX_NACK_RESTART `(E9968 ~T0 @X0 0 sf ]
"142
[; ;mcc_generated_files/i2c1_master.c: 142: static i2c1_fsm_states_t I2C1_DO_RESET(void);
[v _I2C1_DO_RESET `(E9968 ~T0 @X0 0 sf ]
"143
[; ;mcc_generated_files/i2c1_master.c: 143: static i2c1_fsm_states_t I2C1_DO_ADDRESS_NACK(void);
[v _I2C1_DO_ADDRESS_NACK `(E9968 ~T0 @X0 0 sf ]
"166
[; ;mcc_generated_files/i2c1_master.c: 166: i2c1_status_t I2C1_Status = {0};
[c E360 1 2 3 4 5 .. ]
[n E360 . I2C1_STOP I2C1_RESTART_READ I2C1_RESTART_WRITE I2C1_CONTINUE I2C1_RESET_LINK  ]
[v F9996 `(E360 ~T0 @X0 0 tf1`*v ]
[c E355 0 1 2 .. ]
[n E355 . I2C1_NOERR I2C1_BUSY I2C1_FAIL  ]
"84
[; ;mcc_generated_files/i2c1_master.c: 84: {
[s S1440 `*F9996 -> 6 `i `*v -> 6 `i `us 1 `us 1 `uc 1 `*uc 1 `ui 1 `E9968 1 `E355 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1440 . callbackTable callbackPayload time_out time_out_value address data_ptr data_length state error addressNackCheck busy inUse bufferFree ]
[v F10100 `(E360 ~T0 @X0 0 tf1`*v ]
"16851 C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16851: extern volatile unsigned char SSP1STAT __attribute__((address(0xF95)));
[v _SSP1STAT `Vuc ~T0 @X0 0 e@3989 ]
"17305
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17305: extern volatile unsigned char SSP1CON1 __attribute__((address(0xF96)));
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@3990 ]
"17425
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17425: extern volatile unsigned char SSP1CON2 __attribute__((address(0xF97)));
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@3991 ]
"17612
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17612: extern volatile unsigned char SSP1CON3 __attribute__((address(0xF98)));
[v _SSP1CON3 `Vuc ~T0 @X0 0 e@3992 ]
"16661
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16661: extern volatile unsigned char SSP1ADD __attribute__((address(0xF93)));
[v _SSP1ADD `Vuc ~T0 @X0 0 e@3987 ]
"17311
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17311:     struct {
[s S880 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S880 . SSPM CKP SSPEN SSPOV WCOL ]
"17318
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17318:     struct {
[s S881 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S881 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"17324
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17324:     struct {
[s S882 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S882 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"17310
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17310: typedef union {
[u S879 `S880 1 `S881 1 `S882 1 ]
[n S879 . . . . ]
"17335
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17335: extern volatile SSP1CON1bits_t SSP1CON1bits __attribute__((address(0xF96)));
[v _SSP1CON1bits `VS879 ~T0 @X0 0 e@3990 ]
"193 mcc_generated_files/i2c1_master.c
[; ;mcc_generated_files/i2c1_master.c: 193:         I2C1_Status.callbackTable[I2C1_DATA_COMPLETE]=I2C1_CallbackReturnStop;
[c E9986 0 1 2 3 4 5 .. ]
[n E9986 . I2C1_DATA_COMPLETE I2C1_WRITE_COLLISION I2C1_ADDR_NACK I2C1_DATA_NACK I2C1_TIMEOUT I2C1_NULL  ]
"79 mcc_generated_files/i2c1_master.h
[; ;mcc_generated_files/i2c1_master.h: 79: i2c1_operations_t I2C1_CallbackReturnStop(void *funPtr);
[v _I2C1_CallbackReturnStop `(E360 ~T0 @X0 0 ef1`*v ]
"80
[; ;mcc_generated_files/i2c1_master.h: 80: i2c1_operations_t I2C1_CallbackReturnReset(void *funPtr);
[v _I2C1_CallbackReturnReset `(E360 ~T0 @X0 0 ef1`*v ]
[v F10056 `(v ~T0 @X0 1 tf ]
"124 mcc_generated_files/i2c1_master.c
[; ;mcc_generated_files/i2c1_master.c: 124: static __attribute__((inline)) void I2C1_MasterClearIrq(void);
[v _I2C1_MasterClearIrq `TF10056 ~T0 @X0 0 s ]
[v F10023 `(a ~T0 @X0 1 tf ]
"106
[; ;mcc_generated_files/i2c1_master.c: 106: static __attribute__((inline)) _Bool I2C1_MasterOpen(void);
[v _I2C1_MasterOpen `TF10023 ~T0 @X0 0 s ]
[v F10054 `(v ~T0 @X0 1 tf ]
"123
[; ;mcc_generated_files/i2c1_master.c: 123: static __attribute__((inline)) void I2C1_MasterDisableIrq(void);
[v _I2C1_MasterDisableIrq `TF10054 ~T0 @X0 0 s ]
[v F10025 `(v ~T0 @X0 1 tf ]
"107
[; ;mcc_generated_files/i2c1_master.c: 107: static __attribute__((inline)) void I2C1_MasterClose(void);
[v _I2C1_MasterClose `TF10025 ~T0 @X0 0 s ]
[v F10038 `(v ~T0 @X0 1 tf ]
"113
[; ;mcc_generated_files/i2c1_master.c: 113: static __attribute__((inline)) void I2C1_MasterStart(void);
[v _I2C1_MasterStart `TF10038 ~T0 @X0 0 s ]
"102
[; ;mcc_generated_files/i2c1_master.c: 102: static void I2C1_Poller(void);
[v _I2C1_Poller `(v ~T0 @X0 0 sf ]
[v F10050 `(v ~T0 @X0 1 tf ]
"121
[; ;mcc_generated_files/i2c1_master.c: 121: static __attribute__((inline)) void I2C1_MasterEnableIrq(void);
[v _I2C1_MasterEnableIrq `TF10050 ~T0 @X0 0 s ]
[v F10179 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10182 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10012 `(E360 ~T0 @X0 0 tf1`*v ]
"101
[; ;mcc_generated_files/i2c1_master.c: 101: static void I2C1_SetCallback(i2c1_callbackIndex_t idx, i2c1_callback_t cb, void *ptr);
[v _I2C1_SetCallback `(v ~T0 @X0 0 sf3`E9986`*F10012`*v ]
[v F10186 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10189 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10193 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10196 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10200 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10203 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10207 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10210 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10214 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10218 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10221 `(E360 ~T0 @X0 0 tf1`*v ]
[v F10060 `(v ~T0 @X0 1 tf ]
"126
[; ;mcc_generated_files/i2c1_master.c: 126: static __attribute__((inline)) void I2C1_MasterWaitForEvent(void);
[v _I2C1_MasterWaitForEvent `TF10060 ~T0 @X0 0 s ]
[v F10021 `(v ~T0 @X0 1 tf ]
"103
[; ;mcc_generated_files/i2c1_master.c: 103: static __attribute__((inline)) void I2C1_MasterFsm(void);
[v _I2C1_MasterFsm `TF10021 ~T0 @X0 0 s ]
[v F10042 `(a ~T0 @X0 1 tf ]
"115
[; ;mcc_generated_files/i2c1_master.c: 115: static __attribute__((inline)) _Bool I2C1_MasterIsNack(void);
[v _I2C1_MasterIsNack `TF10042 ~T0 @X0 0 s ]
[v F10029 `(v ~T0 @X0 1 tf1`uc ]
"109
[; ;mcc_generated_files/i2c1_master.c: 109: static __attribute__((inline)) void I2C1_MasterSendTxData(uint8_t data);
[v _I2C1_MasterSendTxData `TF10029 ~T0 @X0 0 s ]
[v F10027 `(uc ~T0 @X0 1 tf ]
"108
[; ;mcc_generated_files/i2c1_master.c: 108: static __attribute__((inline)) uint8_t I2C1_MasterGetRxData(void);
[v _I2C1_MasterGetRxData `TF10027 ~T0 @X0 0 s ]
[v F10044 `(v ~T0 @X0 1 tf ]
"116
[; ;mcc_generated_files/i2c1_master.c: 116: static __attribute__((inline)) void I2C1_MasterSendAck(void);
[v _I2C1_MasterSendAck `TF10044 ~T0 @X0 0 s ]
[v F10036 `(v ~T0 @X0 1 tf ]
"112
[; ;mcc_generated_files/i2c1_master.c: 112: static __attribute__((inline)) void I2C1_MasterStartRx(void);
[v _I2C1_MasterStartRx `TF10036 ~T0 @X0 0 s ]
[v F10058 `(v ~T0 @X0 1 tf ]
"125
[; ;mcc_generated_files/i2c1_master.c: 125: static __attribute__((inline)) void I2C1_MasterSetIrq(void);
[v _I2C1_MasterSetIrq `TF10058 ~T0 @X0 0 s ]
[v F10032 `(v ~T0 @X0 1 tf ]
"110
[; ;mcc_generated_files/i2c1_master.c: 110: static __attribute__((inline)) void I2C1_MasterEnableRestart(void);
[v _I2C1_MasterEnableRestart `TF10032 ~T0 @X0 0 s ]
[v F10034 `(v ~T0 @X0 1 tf ]
"111
[; ;mcc_generated_files/i2c1_master.c: 111: static __attribute__((inline)) void I2C1_MasterDisableRestart(void);
[v _I2C1_MasterDisableRestart `TF10034 ~T0 @X0 0 s ]
[v F10040 `(v ~T0 @X0 1 tf ]
"114
[; ;mcc_generated_files/i2c1_master.c: 114: static __attribute__((inline)) void I2C1_MasterStop(void);
[v _I2C1_MasterStop `TF10040 ~T0 @X0 0 s ]
[v F10046 `(v ~T0 @X0 1 tf ]
"117
[; ;mcc_generated_files/i2c1_master.c: 117: static __attribute__((inline)) void I2C1_MasterSendNack(void);
[v _I2C1_MasterSendNack `TF10046 ~T0 @X0 0 s ]
[v F10048 `(v ~T0 @X0 1 tf ]
"118
[; ;mcc_generated_files/i2c1_master.c: 118: static __attribute__((inline)) void I2C1_MasterClearBusCollision(void);
[v _I2C1_MasterClearBusCollision `TF10048 ~T0 @X0 0 s ]
"16641 C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16641: extern volatile unsigned char SSP1BUF __attribute__((address(0xF92)));
[v _SSP1BUF `Vuc ~T0 @X0 0 e@3986 ]
"17431
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17431:     struct {
[s S884 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S884 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"17441
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17441:     struct {
[s S885 :1 `uc 1 :5 `uc 1 ]
[n S885 . . ADMSK ]
"17445
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17445:     struct {
[s S886 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S886 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"17453
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17453:     struct {
[s S887 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S887 . SEN1 ADMSK11 ADMSK21 ADMSK31 ACKEN1 ACKDT1 ACKSTAT1 GCEN1 ]
"17463
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17463:     struct {
[s S888 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S888 . . RSEN1 PEN1 RCEN1 ADMSK41 ADMSK51 ]
"17430
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17430: typedef union {
[u S883 `S884 1 `S885 1 `S886 1 `S887 1 `S888 1 ]
[n S883 . . . . . . ]
"17472
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17472: extern volatile SSP1CON2bits_t SSP1CON2bits __attribute__((address(0xF97)));
[v _SSP1CON2bits `VS883 ~T0 @X0 0 e@3991 ]
"4939
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4939:     struct {
[s S315 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S315 . SSP1IF BCL1IF SSP2IF BCL2IF TX1IF RC1IF TX2IF RC2IF ]
"4949
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4949:     struct {
[s S316 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S316 . . RXBNIF . TXBNIF ]
"4938
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4938: typedef union {
[u S314 `S315 1 `S316 1 ]
[n S314 . . . ]
"4956
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4956: extern volatile PIR3bits_t PIR3bits __attribute__((address(0xECD)));
[v _PIR3bits `VS314 ~T0 @X0 0 e@3789 ]
"16857
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16857:     struct {
[s S854 :2 `uc 1 :1 `uc 1 ]
[n S854 . . R_NOT_W ]
"16861
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16861:     struct {
[s S855 :5 `uc 1 :1 `uc 1 ]
[n S855 . . D_NOT_A ]
"16865
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16865:     struct {
[s S856 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S856 . BF UA R_nW S P D_nA CKE SMP ]
"16875
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16875:     struct {
[s S857 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S857 . . R_W . D_A ]
"16881
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16881:     struct {
[s S858 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S858 . . nW . nA ]
"16887
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16887:     struct {
[s S859 :2 `uc 1 :1 `uc 1 ]
[n S859 . . NOT_WRITE ]
"16891
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16891:     struct {
[s S860 :5 `uc 1 :1 `uc 1 ]
[n S860 . . NOT_ADDRESS ]
"16895
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16895:     struct {
[s S861 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S861 . . nWRITE . nADDRESS ]
"16901
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16901:     struct {
[s S862 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S862 . . READ_WRITE . DATA_ADDRESS ]
"16907
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16907:     struct {
[s S863 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S863 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"16914
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16914:     struct {
[s S864 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S864 . BF1 UA1 R START STOP D CKE1 SMP1 ]
"16924
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16924:     struct {
[s S865 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S865 . . RW START1 STOP1 DA ]
"16931
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16931:     struct {
[s S866 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S866 . . RW1 I2C_START1 I2C_STOP2 DA1 ]
"16938
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16938:     struct {
[s S867 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S867 . . I2C_READ1 S2 P2 DATA_ADDRESS1 ]
"16945
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16945:     struct {
[s S868 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S868 . . READ_WRITE1 . D_A1 ]
"16951
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16951:     struct {
[s S869 :5 `uc 1 :1 `uc 1 ]
[n S869 . . D_NOT_A1 ]
"16955
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16955:     struct {
[s S870 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S870 . . R_W1 . D_nA1 ]
"16961
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16961:     struct {
[s S871 :2 `uc 1 :1 `uc 1 ]
[n S871 . . R_NOT_W1 ]
"16965
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16965:     struct {
[s S872 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S872 . . R_nW1 . I2C_DAT1 ]
"16971
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16971:     struct {
[s S873 :2 `uc 1 :1 `uc 1 ]
[n S873 . . NOT_W2 ]
"16975
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16975:     struct {
[s S874 :5 `uc 1 :1 `uc 1 ]
[n S874 . . NOT_A2 ]
"16979
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16979:     struct {
[s S875 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S875 . . nW2 . nA2 ]
"16985
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16985:     struct {
[s S876 :2 `uc 1 :1 `uc 1 ]
[n S876 . . NOT_WRITE1 ]
"16989
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16989:     struct {
[s S877 :5 `uc 1 :1 `uc 1 ]
[n S877 . . NOT_ADDRESS1 ]
"16993
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16993:     struct {
[s S878 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S878 . . nWRITE1 . nADDRESS1 ]
"16856
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16856: typedef union {
[u S853 `S854 1 `S855 1 `S856 1 `S857 1 `S858 1 `S859 1 `S860 1 `S861 1 `S862 1 `S863 1 `S864 1 `S865 1 `S866 1 `S867 1 `S868 1 `S869 1 `S870 1 `S871 1 `S872 1 `S873 1 `S874 1 `S875 1 `S876 1 `S877 1 `S878 1 ]
[n S853 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"17000
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17000: extern volatile SSP1STATbits_t SSP1STATbits __attribute__((address(0xF95)));
[v _SSP1STATbits `VS853 ~T0 @X0 0 e@3989 ]
"4533
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4533:     struct {
[s S294 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S294 . SSP1IE BCL1IE SSP2IE BCL2IE TX1IE RC1IE TX2IE RC2IE ]
"4543
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4543:     struct {
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ]
"4550
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4550:     struct {
[s S296 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S296 . . RXBNIE . TXBNIE ]
"4532
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4532: typedef union {
[u S293 `S294 1 `S295 1 `S296 1 ]
[n S293 . . . . ]
"4557
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4557: extern volatile PIE3bits_t PIE3bits __attribute__((address(0xEC5)));
[v _PIE3bits `VS293 ~T0 @X0 0 e@3781 ]
"55 C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 55: __asm("RX2PPS equ 0E8Dh");
[; <" RX2PPS equ 0E8Dh ;# ">
"89
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 89: __asm("CK2PPS equ 0E8Eh");
[; <" CK2PPS equ 0E8Eh ;# ">
"94
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 94: __asm("TX2PPS equ 0E8Eh");
[; <" TX2PPS equ 0E8Eh ;# ">
"155
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 155: __asm("SSP2CLKPPS equ 0E8Fh");
[; <" SSP2CLKPPS equ 0E8Fh ;# ">
"189
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 189: __asm("SSP2DATPPS equ 0E90h");
[; <" SSP2DATPPS equ 0E90h ;# ">
"223
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 223: __asm("SSP2SSPPS equ 0E91h");
[; <" SSP2SSPPS equ 0E91h ;# ">
"257
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 257: __asm("SSP2BUF equ 0E92h");
[; <" SSP2BUF equ 0E92h ;# ">
"277
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 277: __asm("SSP2ADD equ 0E93h");
[; <" SSP2ADD equ 0E93h ;# ">
"397
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 397: __asm("SSP2MSK equ 0E94h");
[; <" SSP2MSK equ 0E94h ;# ">
"467
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 467: __asm("SSP2STAT equ 0E95h");
[; <" SSP2STAT equ 0E95h ;# ">
"921
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 921: __asm("SSP2CON1 equ 0E96h");
[; <" SSP2CON1 equ 0E96h ;# ">
"1041
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1041: __asm("SSP2CON2 equ 0E97h");
[; <" SSP2CON2 equ 0E97h ;# ">
"1228
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1228: __asm("SSP2CON3 equ 0E98h");
[; <" SSP2CON3 equ 0E98h ;# ">
"1290
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1290: __asm("RC2REG equ 0E99h");
[; <" RC2REG equ 0E99h ;# ">
"1295
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1295: __asm("RCREG2 equ 0E99h");
[; <" RCREG2 equ 0E99h ;# ">
"1328
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1328: __asm("TX2REG equ 0E9Ah");
[; <" TX2REG equ 0E9Ah ;# ">
"1333
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1333: __asm("TXREG2 equ 0E9Ah");
[; <" TXREG2 equ 0E9Ah ;# ">
"1366
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1366: __asm("SP2BRG equ 0E9Bh");
[; <" SP2BRG equ 0E9Bh ;# ">
"1373
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1373: __asm("SP2BRGL equ 0E9Bh");
[; <" SP2BRGL equ 0E9Bh ;# ">
"1378
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1378: __asm("SPBRG2 equ 0E9Bh");
[; <" SPBRG2 equ 0E9Bh ;# ">
"1411
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1411: __asm("SP2BRGH equ 0E9Ch");
[; <" SP2BRGH equ 0E9Ch ;# ">
"1416
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1416: __asm("SPBRGH2 equ 0E9Ch");
[; <" SPBRGH2 equ 0E9Ch ;# ">
"1449
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1449: __asm("RC2STA equ 0E9Dh");
[; <" RC2STA equ 0E9Dh ;# ">
"1454
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1454: __asm("RCSTA2 equ 0E9Dh");
[; <" RCSTA2 equ 0E9Dh ;# ">
"1623
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1623: __asm("TX2STA equ 0E9Eh");
[; <" TX2STA equ 0E9Eh ;# ">
"1628
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1628: __asm("TXSTA2 equ 0E9Eh");
[; <" TXSTA2 equ 0E9Eh ;# ">
"1779
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1779: __asm("BAUD2CON equ 0E9Fh");
[; <" BAUD2CON equ 0E9Fh ;# ">
"1784
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1784: __asm("BAUDCON2 equ 0E9Fh");
[; <" BAUDCON2 equ 0E9Fh ;# ">
"1788
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 1788: __asm("BAUDCTL2 equ 0E9Fh");
[; <" BAUDCTL2 equ 0E9Fh ;# ">
"2142
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2142: __asm("PPSLOCK equ 0EA0h");
[; <" PPSLOCK equ 0EA0h ;# ">
"2162
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2162: __asm("INT0PPS equ 0EA1h");
[; <" INT0PPS equ 0EA1h ;# ">
"2222
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2222: __asm("INT1PPS equ 0EA2h");
[; <" INT1PPS equ 0EA2h ;# ">
"2282
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2282: __asm("INT2PPS equ 0EA3h");
[; <" INT2PPS equ 0EA3h ;# ">
"2342
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2342: __asm("T0CKIPPS equ 0EA4h");
[; <" T0CKIPPS equ 0EA4h ;# ">
"2402
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2402: __asm("T1CKIPPS equ 0EA5h");
[; <" T1CKIPPS equ 0EA5h ;# ">
"2468
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2468: __asm("T1GPPS equ 0EA6h");
[; <" T1GPPS equ 0EA6h ;# ">
"2534
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2534: __asm("T3CKIPPS equ 0EA7h");
[; <" T3CKIPPS equ 0EA7h ;# ">
"2600
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2600: __asm("T3GPPS equ 0EA8h");
[; <" T3GPPS equ 0EA8h ;# ">
"2666
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2666: __asm("T5CKIPPS equ 0EA9h");
[; <" T5CKIPPS equ 0EA9h ;# ">
"2732
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2732: __asm("T5GPPS equ 0EAAh");
[; <" T5GPPS equ 0EAAh ;# ">
"2798
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2798: __asm("T2INPPS equ 0EABh");
[; <" T2INPPS equ 0EABh ;# ">
"2864
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2864: __asm("T4INPPS equ 0EACh");
[; <" T4INPPS equ 0EACh ;# ">
"2930
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2930: __asm("T6INPPS equ 0EADh");
[; <" T6INPPS equ 0EADh ;# ">
"2996
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 2996: __asm("ADACTPPS equ 0EAEh");
[; <" ADACTPPS equ 0EAEh ;# ">
"3062
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3062: __asm("CCP1PPS equ 0EAFh");
[; <" CCP1PPS equ 0EAFh ;# ">
"3128
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3128: __asm("CCP2PPS equ 0EB0h");
[; <" CCP2PPS equ 0EB0h ;# ">
"3194
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3194: __asm("CWG1PPS equ 0EB1h");
[; <" CWG1PPS equ 0EB1h ;# ">
"3199
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3199: __asm("CWGINPPS equ 0EB1h");
[; <" CWGINPPS equ 0EB1h ;# ">
"3404
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3404: __asm("MDCARLPPS equ 0EB2h");
[; <" MDCARLPPS equ 0EB2h ;# ">
"3470
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3470: __asm("MDCARHPPS equ 0EB3h");
[; <" MDCARHPPS equ 0EB3h ;# ">
"3536
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3536: __asm("MDSRCPPS equ 0EB4h");
[; <" MDSRCPPS equ 0EB4h ;# ">
"3602
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3602: __asm("RX1PPS equ 0EB5h");
[; <" RX1PPS equ 0EB5h ;# ">
"3607
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3607: __asm("RXPPS equ 0EB5h");
[; <" RXPPS equ 0EB5h ;# ">
"3668
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3668: __asm("CK1PPS equ 0EB6h");
[; <" CK1PPS equ 0EB6h ;# ">
"3673
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3673: __asm("TX1PPS equ 0EB6h");
[; <" TX1PPS equ 0EB6h ;# ">
"3677
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3677: __asm("CKPPS equ 0EB6h");
[; <" CKPPS equ 0EB6h ;# ">
"3681
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3681: __asm("TXPPS equ 0EB6h");
[; <" TXPPS equ 0EB6h ;# ">
"3794
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3794: __asm("SSP1CLKPPS equ 0EB7h");
[; <" SSP1CLKPPS equ 0EB7h ;# ">
"3799
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3799: __asm("SSPCLKPPS equ 0EB7h");
[; <" SSPCLKPPS equ 0EB7h ;# ">
"3860
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3860: __asm("SSP1DATPPS equ 0EB8h");
[; <" SSP1DATPPS equ 0EB8h ;# ">
"3865
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3865: __asm("SSPDATPPS equ 0EB8h");
[; <" SSPDATPPS equ 0EB8h ;# ">
"3926
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3926: __asm("SSP1SSPPS equ 0EB9h");
[; <" SSP1SSPPS equ 0EB9h ;# ">
"3931
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3931: __asm("SSPSSPPS equ 0EB9h");
[; <" SSPSSPPS equ 0EB9h ;# ">
"3992
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 3992: __asm("IPR0 equ 0EBAh");
[; <" IPR0 equ 0EBAh ;# ">
"4037
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4037: __asm("IPR1 equ 0EBBh");
[; <" IPR1 equ 0EBBh ;# ">
"4085
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4085: __asm("IPR2 equ 0EBCh");
[; <" IPR2 equ 0EBCh ;# ">
"4133
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4133: __asm("IPR3 equ 0EBDh");
[; <" IPR3 equ 0EBDh ;# ">
"4211
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4211: __asm("IPR4 equ 0EBEh");
[; <" IPR4 equ 0EBEh ;# ">
"4269
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4269: __asm("IPR5 equ 0EBFh");
[; <" IPR5 equ 0EBFh ;# ">
"4315
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4315: __asm("IPR6 equ 0EC0h");
[; <" IPR6 equ 0EC0h ;# ">
"4341
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4341: __asm("IPR7 equ 0EC1h");
[; <" IPR7 equ 0EC1h ;# ">
"4388
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4388: __asm("PIE0 equ 0EC2h");
[; <" PIE0 equ 0EC2h ;# ">
"4433
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4433: __asm("PIE1 equ 0EC3h");
[; <" PIE1 equ 0EC3h ;# ">
"4481
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4481: __asm("PIE2 equ 0EC4h");
[; <" PIE2 equ 0EC4h ;# ">
"4529
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4529: __asm("PIE3 equ 0EC5h");
[; <" PIE3 equ 0EC5h ;# ">
"4639
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4639: __asm("PIE4 equ 0EC6h");
[; <" PIE4 equ 0EC6h ;# ">
"4689
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4689: __asm("PIE5 equ 0EC7h");
[; <" PIE5 equ 0EC7h ;# ">
"4721
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4721: __asm("PIE6 equ 0EC8h");
[; <" PIE6 equ 0EC8h ;# ">
"4747
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4747: __asm("PIE7 equ 0EC9h");
[; <" PIE7 equ 0EC9h ;# ">
"4794
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4794: __asm("PIR0 equ 0ECAh");
[; <" PIR0 equ 0ECAh ;# ">
"4839
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4839: __asm("PIR1 equ 0ECBh");
[; <" PIR1 equ 0ECBh ;# ">
"4887
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4887: __asm("PIR2 equ 0ECCh");
[; <" PIR2 equ 0ECCh ;# ">
"4935
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 4935: __asm("PIR3 equ 0ECDh");
[; <" PIR3 equ 0ECDh ;# ">
"5013
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5013: __asm("PIR4 equ 0ECEh");
[; <" PIR4 equ 0ECEh ;# ">
"5063
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5063: __asm("PIR5 equ 0ECFh");
[; <" PIR5 equ 0ECFh ;# ">
"5095
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5095: __asm("PIR6 equ 0ED0h");
[; <" PIR6 equ 0ED0h ;# ">
"5121
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5121: __asm("PIR7 equ 0ED1h");
[; <" PIR7 equ 0ED1h ;# ">
"5168
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5168: __asm("WDTCON0 equ 0ED2h");
[; <" WDTCON0 equ 0ED2h ;# ">
"5243
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5243: __asm("WDTCON1 equ 0ED3h");
[; <" WDTCON1 equ 0ED3h ;# ">
"5337
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5337: __asm("WDTPSL equ 0ED4h");
[; <" WDTPSL equ 0ED4h ;# ">
"5465
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5465: __asm("WDTPSH equ 0ED5h");
[; <" WDTPSH equ 0ED5h ;# ">
"5593
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5593: __asm("WDTTMR equ 0ED6h");
[; <" WDTTMR equ 0ED6h ;# ">
"5681
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5681: __asm("CPUDOZE equ 0ED7h");
[; <" CPUDOZE equ 0ED7h ;# ">
"5746
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5746: __asm("OSCCON1 equ 0ED8h");
[; <" OSCCON1 equ 0ED8h ;# ">
"5816
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5816: __asm("OSCCON2 equ 0ED9h");
[; <" OSCCON2 equ 0ED9h ;# ">
"5886
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5886: __asm("OSCCON3 equ 0EDAh");
[; <" OSCCON3 equ 0EDAh ;# ">
"5926
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5926: __asm("OSCSTAT equ 0EDBh");
[; <" OSCSTAT equ 0EDBh ;# ">
"5931
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 5931: __asm("OSCSTAT1 equ 0EDBh");
[; <" OSCSTAT1 equ 0EDBh ;# ">
"6038
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6038: __asm("OSCEN equ 0EDCh");
[; <" OSCEN equ 0EDCh ;# ">
"6089
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6089: __asm("OSCTUNE equ 0EDDh");
[; <" OSCTUNE equ 0EDDh ;# ">
"6147
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6147: __asm("OSCFRQ equ 0EDEh");
[; <" OSCFRQ equ 0EDEh ;# ">
"6193
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6193: __asm("VREGCON equ 0EDFh");
[; <" VREGCON equ 0EDFh ;# ">
"6227
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6227: __asm("BORCON equ 0EE0h");
[; <" BORCON equ 0EE0h ;# ">
"6254
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6254: __asm("PMD0 equ 0EE1h");
[; <" PMD0 equ 0EE1h ;# ">
"6331
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6331: __asm("PMD1 equ 0EE2h");
[; <" PMD1 equ 0EE2h ;# ">
"6395
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6395: __asm("PMD2 equ 0EE3h");
[; <" PMD2 equ 0EE3h ;# ">
"6440
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6440: __asm("PMD3 equ 0EE4h");
[; <" PMD3 equ 0EE4h ;# ">
"6478
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6478: __asm("PMD4 equ 0EE5h");
[; <" PMD4 equ 0EE5h ;# ">
"6531
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6531: __asm("PMD5 equ 0EE6h");
[; <" PMD5 equ 0EE6h ;# ">
"6551
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6551: __asm("RA0PPS equ 0EE7h");
[; <" RA0PPS equ 0EE7h ;# ">
"6595
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6595: __asm("RA1PPS equ 0EE8h");
[; <" RA1PPS equ 0EE8h ;# ">
"6639
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6639: __asm("RA2PPS equ 0EE9h");
[; <" RA2PPS equ 0EE9h ;# ">
"6683
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6683: __asm("RA3PPS equ 0EEAh");
[; <" RA3PPS equ 0EEAh ;# ">
"6727
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6727: __asm("RA4PPS equ 0EEBh");
[; <" RA4PPS equ 0EEBh ;# ">
"6771
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6771: __asm("RA5PPS equ 0EECh");
[; <" RA5PPS equ 0EECh ;# ">
"6815
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6815: __asm("RA6PPS equ 0EEDh");
[; <" RA6PPS equ 0EEDh ;# ">
"6859
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6859: __asm("RA7PPS equ 0EEEh");
[; <" RA7PPS equ 0EEEh ;# ">
"6903
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6903: __asm("RB0PPS equ 0EEFh");
[; <" RB0PPS equ 0EEFh ;# ">
"6947
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6947: __asm("RB1PPS equ 0EF0h");
[; <" RB1PPS equ 0EF0h ;# ">
"6991
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 6991: __asm("RB2PPS equ 0EF1h");
[; <" RB2PPS equ 0EF1h ;# ">
"7035
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7035: __asm("RB3PPS equ 0EF2h");
[; <" RB3PPS equ 0EF2h ;# ">
"7079
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7079: __asm("RB4PPS equ 0EF3h");
[; <" RB4PPS equ 0EF3h ;# ">
"7123
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7123: __asm("RB5PPS equ 0EF4h");
[; <" RB5PPS equ 0EF4h ;# ">
"7167
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7167: __asm("RB6PPS equ 0EF5h");
[; <" RB6PPS equ 0EF5h ;# ">
"7211
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7211: __asm("RB7PPS equ 0EF6h");
[; <" RB7PPS equ 0EF6h ;# ">
"7255
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7255: __asm("RC0PPS equ 0EF7h");
[; <" RC0PPS equ 0EF7h ;# ">
"7299
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7299: __asm("RC1PPS equ 0EF8h");
[; <" RC1PPS equ 0EF8h ;# ">
"7343
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7343: __asm("RC2PPS equ 0EF9h");
[; <" RC2PPS equ 0EF9h ;# ">
"7387
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7387: __asm("RC3PPS equ 0EFAh");
[; <" RC3PPS equ 0EFAh ;# ">
"7431
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7431: __asm("RC4PPS equ 0EFBh");
[; <" RC4PPS equ 0EFBh ;# ">
"7475
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7475: __asm("RC5PPS equ 0EFCh");
[; <" RC5PPS equ 0EFCh ;# ">
"7519
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7519: __asm("RC6PPS equ 0EFDh");
[; <" RC6PPS equ 0EFDh ;# ">
"7563
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7563: __asm("RC7PPS equ 0EFEh");
[; <" RC7PPS equ 0EFEh ;# ">
"7607
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7607: __asm("IOCAF equ 0F0Ah");
[; <" IOCAF equ 0F0Ah ;# ">
"7669
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7669: __asm("IOCAN equ 0F0Bh");
[; <" IOCAN equ 0F0Bh ;# ">
"7731
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7731: __asm("IOCAP equ 0F0Ch");
[; <" IOCAP equ 0F0Ch ;# ">
"7793
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7793: __asm("INLVLA equ 0F0Dh");
[; <" INLVLA equ 0F0Dh ;# ">
"7855
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7855: __asm("SLRCONA equ 0F0Eh");
[; <" SLRCONA equ 0F0Eh ;# ">
"7917
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7917: __asm("ODCONA equ 0F0Fh");
[; <" ODCONA equ 0F0Fh ;# ">
"7979
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 7979: __asm("WPUA equ 0F10h");
[; <" WPUA equ 0F10h ;# ">
"8041
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8041: __asm("ANSELA equ 0F11h");
[; <" ANSELA equ 0F11h ;# ">
"8103
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8103: __asm("IOCBF equ 0F12h");
[; <" IOCBF equ 0F12h ;# ">
"8165
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8165: __asm("IOCBN equ 0F13h");
[; <" IOCBN equ 0F13h ;# ">
"8227
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8227: __asm("IOCBP equ 0F14h");
[; <" IOCBP equ 0F14h ;# ">
"8289
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8289: __asm("INLVLB equ 0F15h");
[; <" INLVLB equ 0F15h ;# ">
"8351
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8351: __asm("SLRCONB equ 0F16h");
[; <" SLRCONB equ 0F16h ;# ">
"8413
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8413: __asm("ODCONB equ 0F17h");
[; <" ODCONB equ 0F17h ;# ">
"8475
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8475: __asm("WPUB equ 0F18h");
[; <" WPUB equ 0F18h ;# ">
"8537
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8537: __asm("ANSELB equ 0F19h");
[; <" ANSELB equ 0F19h ;# ">
"8599
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8599: __asm("IOCCF equ 0F1Ah");
[; <" IOCCF equ 0F1Ah ;# ">
"8661
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8661: __asm("IOCCN equ 0F1Bh");
[; <" IOCCN equ 0F1Bh ;# ">
"8723
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8723: __asm("IOCCP equ 0F1Ch");
[; <" IOCCP equ 0F1Ch ;# ">
"8785
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8785: __asm("INLVLC equ 0F1Dh");
[; <" INLVLC equ 0F1Dh ;# ">
"8847
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8847: __asm("SLRCONC equ 0F1Eh");
[; <" SLRCONC equ 0F1Eh ;# ">
"8909
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8909: __asm("ODCONC equ 0F1Fh");
[; <" ODCONC equ 0F1Fh ;# ">
"8971
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 8971: __asm("WPUC equ 0F20h");
[; <" WPUC equ 0F20h ;# ">
"9033
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9033: __asm("ANSELC equ 0F21h");
[; <" ANSELC equ 0F21h ;# ">
"9095
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9095: __asm("IOCEF equ 0F27h");
[; <" IOCEF equ 0F27h ;# ">
"9116
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9116: __asm("IOCEN equ 0F28h");
[; <" IOCEN equ 0F28h ;# ">
"9137
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9137: __asm("IOCEP equ 0F29h");
[; <" IOCEP equ 0F29h ;# ">
"9158
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9158: __asm("INLVLE equ 0F2Ah");
[; <" INLVLE equ 0F2Ah ;# ">
"9179
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9179: __asm("WPUE equ 0F2Dh");
[; <" WPUE equ 0F2Dh ;# ">
"9200
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9200: __asm("HLVDCON0 equ 0F2Fh");
[; <" HLVDCON0 equ 0F2Fh ;# ">
"9280
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9280: __asm("HLVDCON1 equ 0F30h");
[; <" HLVDCON1 equ 0F30h ;# ">
"9352
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9352: __asm("FVRCON equ 0F31h");
[; <" FVRCON equ 0F31h ;# ">
"9441
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9441: __asm("ZCDCON equ 0F32h");
[; <" ZCDCON equ 0F32h ;# ">
"9521
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9521: __asm("DAC1CON0 equ 0F33h");
[; <" DAC1CON0 equ 0F33h ;# ">
"9622
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9622: __asm("DAC1CON1 equ 0F34h");
[; <" DAC1CON1 equ 0F34h ;# ">
"9674
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9674: __asm("CM2CON0 equ 0F35h");
[; <" CM2CON0 equ 0F35h ;# ">
"9754
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9754: __asm("CM2CON1 equ 0F36h");
[; <" CM2CON1 equ 0F36h ;# ">
"9794
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9794: __asm("CM2NCH equ 0F37h");
[; <" CM2NCH equ 0F37h ;# ">
"9854
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9854: __asm("CM2PCH equ 0F38h");
[; <" CM2PCH equ 0F38h ;# ">
"9914
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9914: __asm("CM1CON0 equ 0F39h");
[; <" CM1CON0 equ 0F39h ;# ">
"9994
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 9994: __asm("CM1CON1 equ 0F3Ah");
[; <" CM1CON1 equ 0F3Ah ;# ">
"10034
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10034: __asm("CM1NCH equ 0F3Bh");
[; <" CM1NCH equ 0F3Bh ;# ">
"10094
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10094: __asm("CM1PCH equ 0F3Ch");
[; <" CM1PCH equ 0F3Ch ;# ">
"10154
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10154: __asm("CMOUT equ 0F3Dh");
[; <" CMOUT equ 0F3Dh ;# ">
"10180
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10180: __asm("CLKRCON equ 0F3Eh");
[; <" CLKRCON equ 0F3Eh ;# ">
"10284
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10284: __asm("CLKRCLK equ 0F3Fh");
[; <" CLKRCLK equ 0F3Fh ;# ">
"10344
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10344: __asm("CWG1CLK equ 0F40h");
[; <" CWG1CLK equ 0F40h ;# ">
"10349
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10349: __asm("CWG1CLKCON equ 0F40h");
[; <" CWG1CLKCON equ 0F40h ;# ">
"10398
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10398: __asm("CWG1ISM equ 0F41h");
[; <" CWG1ISM equ 0F41h ;# ">
"10444
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10444: __asm("CWG1DBR equ 0F42h");
[; <" CWG1DBR equ 0F42h ;# ">
"10548
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10548: __asm("CWG1DBF equ 0F43h");
[; <" CWG1DBF equ 0F43h ;# ">
"10652
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10652: __asm("CWG1CON0 equ 0F44h");
[; <" CWG1CON0 equ 0F44h ;# ">
"10753
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10753: __asm("CWG1CON1 equ 0F45h");
[; <" CWG1CON1 equ 0F45h ;# ">
"10831
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10831: __asm("CWG1AS0 equ 0F46h");
[; <" CWG1AS0 equ 0F46h ;# ">
"10951
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 10951: __asm("CWG1AS1 equ 0F47h");
[; <" CWG1AS1 equ 0F47h ;# ">
"11001
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11001: __asm("CWG1STR equ 0F48h");
[; <" CWG1STR equ 0F48h ;# ">
"11115
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11115: __asm("SCANLADR equ 0F49h");
[; <" SCANLADR equ 0F49h ;# ">
"11122
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11122: __asm("SCANLADRL equ 0F49h");
[; <" SCANLADRL equ 0F49h ;# ">
"11250
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11250: __asm("SCANLADRH equ 0F4Ah");
[; <" SCANLADRH equ 0F4Ah ;# ">
"11378
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11378: __asm("SCANLADRU equ 0F4Bh");
[; <" SCANLADRU equ 0F4Bh ;# ">
"11484
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11484: __asm("SCANHADR equ 0F4Ch");
[; <" SCANHADR equ 0F4Ch ;# ">
"11491
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11491: __asm("SCANHADRL equ 0F4Ch");
[; <" SCANHADRL equ 0F4Ch ;# ">
"11619
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11619: __asm("SCANHADRH equ 0F4Dh");
[; <" SCANHADRH equ 0F4Dh ;# ">
"11747
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11747: __asm("SCANHADRU equ 0F4Eh");
[; <" SCANHADRU equ 0F4Eh ;# ">
"11851
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11851: __asm("SCANCON0 equ 0F4Fh");
[; <" SCANCON0 equ 0F4Fh ;# ">
"11978
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 11978: __asm("SCANTRIG equ 0F50h");
[; <" SCANTRIG equ 0F50h ;# ">
"12058
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12058: __asm("MDCON0 equ 0F51h");
[; <" MDCON0 equ 0F51h ;# ">
"12126
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12126: __asm("MDCON1 equ 0F52h");
[; <" MDCON1 equ 0F52h ;# ">
"12192
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12192: __asm("MDSRC equ 0F53h");
[; <" MDSRC equ 0F53h ;# ">
"12272
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12272: __asm("MDCARL equ 0F54h");
[; <" MDCARL equ 0F54h ;# ">
"12340
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12340: __asm("MDCARH equ 0F55h");
[; <" MDCARH equ 0F55h ;# ">
"12408
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12408: __asm("ADACT equ 0F56h");
[; <" ADACT equ 0F56h ;# ">
"12460
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12460: __asm("ADCLK equ 0F57h");
[; <" ADCLK equ 0F57h ;# ">
"12518
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12518: __asm("ADREF equ 0F58h");
[; <" ADREF equ 0F58h ;# ">
"12559
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12559: __asm("ADCON1 equ 0F59h");
[; <" ADCON1 equ 0F59h ;# ">
"12598
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12598: __asm("ADCON2 equ 0F5Ah");
[; <" ADCON2 equ 0F5Ah ;# ">
"12675
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12675: __asm("ADCON3 equ 0F5Bh");
[; <" ADCON3 equ 0F5Bh ;# ">
"12746
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12746: __asm("ADACQ equ 0F5Ch");
[; <" ADACQ equ 0F5Ch ;# ">
"12816
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12816: __asm("ADCAP equ 0F5Dh");
[; <" ADCAP equ 0F5Dh ;# ">
"12868
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12868: __asm("ADPRE equ 0F5Eh");
[; <" ADPRE equ 0F5Eh ;# ">
"12938
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12938: __asm("ADPCH equ 0F5Fh");
[; <" ADPCH equ 0F5Fh ;# ">
"12996
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 12996: __asm("ADCON0 equ 0F60h");
[; <" ADCON0 equ 0F60h ;# ">
"13091
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13091: __asm("ADPREV equ 0F61h");
[; <" ADPREV equ 0F61h ;# ">
"13098
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13098: __asm("ADPREVL equ 0F61h");
[; <" ADPREVL equ 0F61h ;# ">
"13168
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13168: __asm("ADPREVH equ 0F62h");
[; <" ADPREVH equ 0F62h ;# ">
"13238
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13238: __asm("ADRES equ 0F63h");
[; <" ADRES equ 0F63h ;# ">
"13245
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13245: __asm("ADRESL equ 0F63h");
[; <" ADRESL equ 0F63h ;# ">
"13315
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13315: __asm("ADRESH equ 0F64h");
[; <" ADRESH equ 0F64h ;# ">
"13377
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13377: __asm("ADSTAT equ 0F65h");
[; <" ADSTAT equ 0F65h ;# ">
"13442
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13442: __asm("ADRPT equ 0F66h");
[; <" ADRPT equ 0F66h ;# ">
"13512
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13512: __asm("ADCNT equ 0F67h");
[; <" ADCNT equ 0F67h ;# ">
"13582
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13582: __asm("ADSTPT equ 0F68h");
[; <" ADSTPT equ 0F68h ;# ">
"13589
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13589: __asm("ADSTPTL equ 0F68h");
[; <" ADSTPTL equ 0F68h ;# ">
"13659
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13659: __asm("ADSTPTH equ 0F69h");
[; <" ADSTPTH equ 0F69h ;# ">
"13729
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13729: __asm("ADLTH equ 0F6Ah");
[; <" ADLTH equ 0F6Ah ;# ">
"13736
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13736: __asm("ADLTHL equ 0F6Ah");
[; <" ADLTHL equ 0F6Ah ;# ">
"13806
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13806: __asm("ADLTHH equ 0F6Bh");
[; <" ADLTHH equ 0F6Bh ;# ">
"13876
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13876: __asm("ADUTH equ 0F6Ch");
[; <" ADUTH equ 0F6Ch ;# ">
"13883
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13883: __asm("ADUTHL equ 0F6Ch");
[; <" ADUTHL equ 0F6Ch ;# ">
"13953
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 13953: __asm("ADUTHH equ 0F6Dh");
[; <" ADUTHH equ 0F6Dh ;# ">
"14023
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14023: __asm("ADERR equ 0F6Eh");
[; <" ADERR equ 0F6Eh ;# ">
"14030
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14030: __asm("ADERRL equ 0F6Eh");
[; <" ADERRL equ 0F6Eh ;# ">
"14100
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14100: __asm("ADERRH equ 0F6Fh");
[; <" ADERRH equ 0F6Fh ;# ">
"14170
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14170: __asm("ADACC equ 0F70h");
[; <" ADACC equ 0F70h ;# ">
"14177
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14177: __asm("ADACCL equ 0F70h");
[; <" ADACCL equ 0F70h ;# ">
"14247
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14247: __asm("ADACCH equ 0F71h");
[; <" ADACCH equ 0F71h ;# ">
"14317
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14317: __asm("ADFLTR equ 0F72h");
[; <" ADFLTR equ 0F72h ;# ">
"14324
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14324: __asm("ADFLTRL equ 0F72h");
[; <" ADFLTRL equ 0F72h ;# ">
"14394
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14394: __asm("ADFLTRH equ 0F73h");
[; <" ADFLTRH equ 0F73h ;# ">
"14464
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14464: __asm("CRCDATA equ 0F74h");
[; <" CRCDATA equ 0F74h ;# ">
"14471
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14471: __asm("CRCDATL equ 0F74h");
[; <" CRCDATL equ 0F74h ;# ">
"14533
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14533: __asm("CRCDATH equ 0F75h");
[; <" CRCDATH equ 0F75h ;# ">
"14595
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14595: __asm("CRCACC equ 0F76h");
[; <" CRCACC equ 0F76h ;# ">
"14602
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14602: __asm("CRCACCL equ 0F76h");
[; <" CRCACCL equ 0F76h ;# ">
"14664
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14664: __asm("CRCACCH equ 0F77h");
[; <" CRCACCH equ 0F77h ;# ">
"14726
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14726: __asm("CRCSHFT equ 0F78h");
[; <" CRCSHFT equ 0F78h ;# ">
"14733
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14733: __asm("CRCSHIFTL equ 0F78h");
[; <" CRCSHIFTL equ 0F78h ;# ">
"14795
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14795: __asm("CRCSHIFTH equ 0F79h");
[; <" CRCSHIFTH equ 0F79h ;# ">
"14857
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14857: __asm("CRCXOR equ 0F7Ah");
[; <" CRCXOR equ 0F7Ah ;# ">
"14864
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14864: __asm("CRCXORL equ 0F7Ah");
[; <" CRCXORL equ 0F7Ah ;# ">
"14921
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14921: __asm("CRCXORH equ 0F7Bh");
[; <" CRCXORH equ 0F7Bh ;# ">
"14983
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 14983: __asm("CRCCON0 equ 0F7Ch");
[; <" CRCCON0 equ 0F7Ch ;# ">
"15043
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15043: __asm("CRCCON1 equ 0F7Dh");
[; <" CRCCON1 equ 0F7Dh ;# ">
"15119
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15119: __asm("NVMADR equ 0F7Eh");
[; <" NVMADR equ 0F7Eh ;# ">
"15126
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15126: __asm("NVMADRL equ 0F7Eh");
[; <" NVMADRL equ 0F7Eh ;# ">
"15254
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15254: __asm("NVMADRH equ 0F7Fh");
[; <" NVMADRH equ 0F7Fh ;# ">
"15310
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15310: __asm("NVMDAT equ 0F80h");
[; <" NVMDAT equ 0F80h ;# ">
"15380
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15380: __asm("NVMCON1 equ 0F81h");
[; <" NVMCON1 equ 0F81h ;# ">
"15446
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15446: __asm("NVMCON2 equ 0F82h");
[; <" NVMCON2 equ 0F82h ;# ">
"15466
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15466: __asm("LATA equ 0F83h");
[; <" LATA equ 0F83h ;# ">
"15578
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15578: __asm("LATB equ 0F84h");
[; <" LATB equ 0F84h ;# ">
"15690
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15690: __asm("LATC equ 0F85h");
[; <" LATC equ 0F85h ;# ">
"15802
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15802: __asm("TRISA equ 0F88h");
[; <" TRISA equ 0F88h ;# ">
"15807
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15807: __asm("DDRA equ 0F88h");
[; <" DDRA equ 0F88h ;# ">
"15924
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15924: __asm("TRISB equ 0F89h");
[; <" TRISB equ 0F89h ;# ">
"15929
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 15929: __asm("DDRB equ 0F89h");
[; <" DDRB equ 0F89h ;# ">
"16046
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16046: __asm("TRISC equ 0F8Ah");
[; <" TRISC equ 0F8Ah ;# ">
"16051
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16051: __asm("DDRC equ 0F8Ah");
[; <" DDRC equ 0F8Ah ;# ">
"16168
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16168: __asm("PORTA equ 0F8Dh");
[; <" PORTA equ 0F8Dh ;# ">
"16252
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16252: __asm("PORTB equ 0F8Eh");
[; <" PORTB equ 0F8Eh ;# ">
"16323
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16323: __asm("PORTC equ 0F8Fh");
[; <" PORTC equ 0F8Fh ;# ">
"16409
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16409: __asm("PORTE equ 0F91h");
[; <" PORTE equ 0F91h ;# ">
"16643
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16643: __asm("SSP1BUF equ 0F92h");
[; <" SSP1BUF equ 0F92h ;# ">
"16663
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16663: __asm("SSP1ADD equ 0F93h");
[; <" SSP1ADD equ 0F93h ;# ">
"16783
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16783: __asm("SSP1MSK equ 0F94h");
[; <" SSP1MSK equ 0F94h ;# ">
"16853
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 16853: __asm("SSP1STAT equ 0F95h");
[; <" SSP1STAT equ 0F95h ;# ">
"17307
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17307: __asm("SSP1CON1 equ 0F96h");
[; <" SSP1CON1 equ 0F96h ;# ">
"17427
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17427: __asm("SSP1CON2 equ 0F97h");
[; <" SSP1CON2 equ 0F97h ;# ">
"17614
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17614: __asm("SSP1CON3 equ 0F98h");
[; <" SSP1CON3 equ 0F98h ;# ">
"17676
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17676: __asm("RC1REG equ 0F99h");
[; <" RC1REG equ 0F99h ;# ">
"17681
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17681: __asm("RCREG equ 0F99h");
[; <" RCREG equ 0F99h ;# ">
"17685
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17685: __asm("RCREG1 equ 0F99h");
[; <" RCREG1 equ 0F99h ;# ">
"17730
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17730: __asm("TX1REG equ 0F9Ah");
[; <" TX1REG equ 0F9Ah ;# ">
"17735
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17735: __asm("TXREG1 equ 0F9Ah");
[; <" TXREG1 equ 0F9Ah ;# ">
"17739
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17739: __asm("TXREG equ 0F9Ah");
[; <" TXREG equ 0F9Ah ;# ">
"17784
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17784: __asm("SP1BRG equ 0F9Bh");
[; <" SP1BRG equ 0F9Bh ;# ">
"17791
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17791: __asm("SP1BRGL equ 0F9Bh");
[; <" SP1BRGL equ 0F9Bh ;# ">
"17796
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17796: __asm("SPBRG equ 0F9Bh");
[; <" SPBRG equ 0F9Bh ;# ">
"17800
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17800: __asm("SPBRG1 equ 0F9Bh");
[; <" SPBRG1 equ 0F9Bh ;# ">
"17804
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17804: __asm("SPBRGL equ 0F9Bh");
[; <" SPBRGL equ 0F9Bh ;# ">
"17861
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17861: __asm("SP1BRGH equ 0F9Ch");
[; <" SP1BRGH equ 0F9Ch ;# ">
"17866
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17866: __asm("SPBRGH equ 0F9Ch");
[; <" SPBRGH equ 0F9Ch ;# ">
"17870
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17870: __asm("SPBRGH1 equ 0F9Ch");
[; <" SPBRGH1 equ 0F9Ch ;# ">
"17915
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17915: __asm("RC1STA equ 0F9Dh");
[; <" RC1STA equ 0F9Dh ;# ">
"17920
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17920: __asm("RCSTA1 equ 0F9Dh");
[; <" RCSTA1 equ 0F9Dh ;# ">
"17924
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 17924: __asm("RCSTA equ 0F9Dh");
[; <" RCSTA equ 0F9Dh ;# ">
"18200
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18200: __asm("TX1STA equ 0F9Eh");
[; <" TX1STA equ 0F9Eh ;# ">
"18205
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18205: __asm("TXSTA1 equ 0F9Eh");
[; <" TXSTA1 equ 0F9Eh ;# ">
"18209
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18209: __asm("TXSTA equ 0F9Eh");
[; <" TXSTA equ 0F9Eh ;# ">
"18644
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18644: __asm("BAUD1CON equ 0F9Fh");
[; <" BAUD1CON equ 0F9Fh ;# ">
"18649
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18649: __asm("BAUDCON1 equ 0F9Fh");
[; <" BAUDCON1 equ 0F9Fh ;# ">
"18653
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18653: __asm("BAUDCTL1 equ 0F9Fh");
[; <" BAUDCTL1 equ 0F9Fh ;# ">
"18657
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18657: __asm("BAUDCON equ 0F9Fh");
[; <" BAUDCON equ 0F9Fh ;# ">
"18661
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 18661: __asm("BAUDCTL equ 0F9Fh");
[; <" BAUDCTL equ 0F9Fh ;# ">
"19425
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19425: __asm("PWM4DC equ 0FA0h");
[; <" PWM4DC equ 0FA0h ;# ">
"19432
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19432: __asm("PWM4DCL equ 0FA0h");
[; <" PWM4DCL equ 0FA0h ;# ">
"19498
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19498: __asm("PWM4DCH equ 0FA1h");
[; <" PWM4DCH equ 0FA1h ;# ">
"19668
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19668: __asm("PWM4CON equ 0FA2h");
[; <" PWM4CON equ 0FA2h ;# ">
"19724
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19724: __asm("PWM3DC equ 0FA3h");
[; <" PWM3DC equ 0FA3h ;# ">
"19731
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19731: __asm("PWM3DCL equ 0FA3h");
[; <" PWM3DCL equ 0FA3h ;# ">
"19797
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19797: __asm("PWM3DCH equ 0FA4h");
[; <" PWM3DCH equ 0FA4h ;# ">
"19967
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 19967: __asm("PWM3CON equ 0FA5h");
[; <" PWM3CON equ 0FA5h ;# ">
"20023
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20023: __asm("CCPR2 equ 0FA6h");
[; <" CCPR2 equ 0FA6h ;# ">
"20030
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20030: __asm("CCPR2L equ 0FA6h");
[; <" CCPR2L equ 0FA6h ;# ">
"20050
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20050: __asm("CCPR2H equ 0FA7h");
[; <" CCPR2H equ 0FA7h ;# ">
"20070
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20070: __asm("CCP2CON equ 0FA8h");
[; <" CCP2CON equ 0FA8h ;# ">
"20188
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20188: __asm("CCP2CAP equ 0FA9h");
[; <" CCP2CAP equ 0FA9h ;# ">
"20244
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20244: __asm("CCPR1 equ 0FAAh");
[; <" CCPR1 equ 0FAAh ;# ">
"20251
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20251: __asm("CCPR1L equ 0FAAh");
[; <" CCPR1L equ 0FAAh ;# ">
"20271
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20271: __asm("CCPR1H equ 0FABh");
[; <" CCPR1H equ 0FABh ;# ">
"20291
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20291: __asm("CCP1CON equ 0FACh");
[; <" CCP1CON equ 0FACh ;# ">
"20418
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20418: __asm("CCP1CAP equ 0FADh");
[; <" CCP1CAP equ 0FADh ;# ">
"20474
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20474: __asm("CCPTMRS equ 0FAEh");
[; <" CCPTMRS equ 0FAEh ;# ">
"20562
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20562: __asm("T6TMR equ 0FAFh");
[; <" T6TMR equ 0FAFh ;# ">
"20567
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20567: __asm("TMR6 equ 0FAFh");
[; <" TMR6 equ 0FAFh ;# ">
"20600
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20600: __asm("T6PR equ 0FB0h");
[; <" T6PR equ 0FB0h ;# ">
"20605
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20605: __asm("PR6 equ 0FB0h");
[; <" PR6 equ 0FB0h ;# ">
"20638
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20638: __asm("T6CON equ 0FB1h");
[; <" T6CON equ 0FB1h ;# ">
"20784
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20784: __asm("T6HLT equ 0FB2h");
[; <" T6HLT equ 0FB2h ;# ">
"20912
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20912: __asm("T6CLKCON equ 0FB3h");
[; <" T6CLKCON equ 0FB3h ;# ">
"20917
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 20917: __asm("T6CLK equ 0FB3h");
[; <" T6CLK equ 0FB3h ;# ">
"21070
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21070: __asm("T6RST equ 0FB4h");
[; <" T6RST equ 0FB4h ;# ">
"21150
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21150: __asm("T4TMR equ 0FB5h");
[; <" T4TMR equ 0FB5h ;# ">
"21155
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21155: __asm("TMR4 equ 0FB5h");
[; <" TMR4 equ 0FB5h ;# ">
"21188
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21188: __asm("T4PR equ 0FB6h");
[; <" T4PR equ 0FB6h ;# ">
"21193
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21193: __asm("PR4 equ 0FB6h");
[; <" PR4 equ 0FB6h ;# ">
"21226
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21226: __asm("T4CON equ 0FB7h");
[; <" T4CON equ 0FB7h ;# ">
"21372
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21372: __asm("T4HLT equ 0FB8h");
[; <" T4HLT equ 0FB8h ;# ">
"21500
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21500: __asm("T4CLKCON equ 0FB9h");
[; <" T4CLKCON equ 0FB9h ;# ">
"21505
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21505: __asm("T4CLK equ 0FB9h");
[; <" T4CLK equ 0FB9h ;# ">
"21658
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21658: __asm("T4RST equ 0FBAh");
[; <" T4RST equ 0FBAh ;# ">
"21738
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21738: __asm("T2TMR equ 0FBBh");
[; <" T2TMR equ 0FBBh ;# ">
"21743
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21743: __asm("TMR2 equ 0FBBh");
[; <" TMR2 equ 0FBBh ;# ">
"21776
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21776: __asm("T2PR equ 0FBCh");
[; <" T2PR equ 0FBCh ;# ">
"21781
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21781: __asm("PR2 equ 0FBCh");
[; <" PR2 equ 0FBCh ;# ">
"21814
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21814: __asm("T2CON equ 0FBDh");
[; <" T2CON equ 0FBDh ;# ">
"21960
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 21960: __asm("T2HLT equ 0FBEh");
[; <" T2HLT equ 0FBEh ;# ">
"22088
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22088: __asm("T2CLKCON equ 0FBFh");
[; <" T2CLKCON equ 0FBFh ;# ">
"22093
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22093: __asm("T2CLK equ 0FBFh");
[; <" T2CLK equ 0FBFh ;# ">
"22246
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22246: __asm("T2RST equ 0FC0h");
[; <" T2RST equ 0FC0h ;# ">
"22326
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22326: __asm("TMR5 equ 0FC1h");
[; <" TMR5 equ 0FC1h ;# ">
"22333
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22333: __asm("TMR5L equ 0FC1h");
[; <" TMR5L equ 0FC1h ;# ">
"22503
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22503: __asm("TMR5H equ 0FC2h");
[; <" TMR5H equ 0FC2h ;# ">
"22623
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22623: __asm("T5CON equ 0FC3h");
[; <" T5CON equ 0FC3h ;# ">
"22737
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22737: __asm("T5GCON equ 0FC4h");
[; <" T5GCON equ 0FC4h ;# ">
"22742
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22742: __asm("PR5 equ 0FC4h");
[; <" PR5 equ 0FC4h ;# ">
"22969
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22969: __asm("T5GATE equ 0FC5h");
[; <" T5GATE equ 0FC5h ;# ">
"22974
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 22974: __asm("TMR5GATE equ 0FC5h");
[; <" TMR5GATE equ 0FC5h ;# ">
"23111
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23111: __asm("T5CLK equ 0FC6h");
[; <" T5CLK equ 0FC6h ;# ">
"23116
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23116: __asm("TMR5CLK equ 0FC6h");
[; <" TMR5CLK equ 0FC6h ;# ">
"23253
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23253: __asm("TMR3 equ 0FC7h");
[; <" TMR3 equ 0FC7h ;# ">
"23260
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23260: __asm("TMR3L equ 0FC7h");
[; <" TMR3L equ 0FC7h ;# ">
"23430
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23430: __asm("TMR3H equ 0FC8h");
[; <" TMR3H equ 0FC8h ;# ">
"23550
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23550: __asm("T3CON equ 0FC9h");
[; <" T3CON equ 0FC9h ;# ">
"23664
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23664: __asm("T3GCON equ 0FCAh");
[; <" T3GCON equ 0FCAh ;# ">
"23669
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23669: __asm("PR3 equ 0FCAh");
[; <" PR3 equ 0FCAh ;# ">
"23896
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23896: __asm("T3GATE equ 0FCBh");
[; <" T3GATE equ 0FCBh ;# ">
"23901
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 23901: __asm("TMR3GATE equ 0FCBh");
[; <" TMR3GATE equ 0FCBh ;# ">
"24038
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24038: __asm("T3CLK equ 0FCCh");
[; <" T3CLK equ 0FCCh ;# ">
"24043
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24043: __asm("TMR3CLK equ 0FCCh");
[; <" TMR3CLK equ 0FCCh ;# ">
"24180
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24180: __asm("TMR1 equ 0FCDh");
[; <" TMR1 equ 0FCDh ;# ">
"24187
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24187: __asm("TMR1L equ 0FCDh");
[; <" TMR1L equ 0FCDh ;# ">
"24357
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24357: __asm("TMR1H equ 0FCEh");
[; <" TMR1H equ 0FCEh ;# ">
"24477
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24477: __asm("T1CON equ 0FCFh");
[; <" T1CON equ 0FCFh ;# ">
"24591
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24591: __asm("T1GCON equ 0FD0h");
[; <" T1GCON equ 0FD0h ;# ">
"24596
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24596: __asm("PR1 equ 0FD0h");
[; <" PR1 equ 0FD0h ;# ">
"24823
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24823: __asm("T1GATE equ 0FD1h");
[; <" T1GATE equ 0FD1h ;# ">
"24828
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24828: __asm("TMR1GATE equ 0FD1h");
[; <" TMR1GATE equ 0FD1h ;# ">
"24965
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24965: __asm("T1CLK equ 0FD2h");
[; <" T1CLK equ 0FD2h ;# ">
"24970
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 24970: __asm("TMR1CLK equ 0FD2h");
[; <" TMR1CLK equ 0FD2h ;# ">
"25107
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25107: __asm("TMR0L equ 0FD3h");
[; <" TMR0L equ 0FD3h ;# ">
"25112
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25112: __asm("TMR0 equ 0FD3h");
[; <" TMR0 equ 0FD3h ;# ">
"25245
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25245: __asm("TMR0H equ 0FD4h");
[; <" TMR0H equ 0FD4h ;# ">
"25250
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25250: __asm("PR0 equ 0FD4h");
[; <" PR0 equ 0FD4h ;# ">
"25499
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25499: __asm("T0CON0 equ 0FD5h");
[; <" T0CON0 equ 0FD5h ;# ">
"25564
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25564: __asm("T0CON1 equ 0FD6h");
[; <" T0CON1 equ 0FD6h ;# ">
"25675
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25675: __asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
"25828
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25828: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"25944
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25944: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"25951
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25951: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"25971
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25971: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"25978
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25978: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"25998
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 25998: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"26018
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26018: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"26038
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26038: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"26058
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26058: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"26078
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26078: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"26085
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26085: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"26092
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26092: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"26112
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26112: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"26119
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26119: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"26139
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26139: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"26159
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26159: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"26179
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26179: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"26199
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26199: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"26219
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26219: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"26257
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26257: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"26264
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26264: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"26284
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26284: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"26291
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26291: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"26311
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26311: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"26331
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26331: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"26351
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26351: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"26371
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26371: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"26391
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26391: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"26472
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26472: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"26479
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26479: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"26499
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26499: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"26519
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26519: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"26541
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26541: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"26548
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26548: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"26568
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26568: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"26588
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26588: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"26619
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26619: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"26626
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26626: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"26633
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26633: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"26653
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26653: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"26673
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26673: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"26693
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26693: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"26791
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26791: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"26798
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26798: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"26818
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26818: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"26838
[; ;C:/Users/Craig Vella/.mchp_packs/Microchip/PIC18F-K_DFP/1.6.125/xc8\pic\include\proc\pic18f27k40.h: 26838: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[v F10081 `*F10082 ~T0 @X0 1 t ]
"147 mcc_generated_files/i2c1_master.c
[; ;mcc_generated_files/i2c1_master.c: 147: const i2c1FsmHandler i2c1_fsmStateTable[] = {
[v _i2c1_fsmStateTable `C*F10082 ~T0 @X0 -> 16 `i e ]
[i _i2c1_fsmStateTable
:U ..
&U _I2C1_DO_IDLE
&U _I2C1_DO_SEND_ADR_READ
&U _I2C1_DO_SEND_ADR_WRITE
&U _I2C1_DO_TX
&U _I2C1_DO_RX
&U _I2C1_DO_RCEN
&U _I2C1_DO_TX_EMPTY
&U _I2C1_DO_SEND_RESTART_READ
&U _I2C1_DO_SEND_RESTART_WRITE
&U _I2C1_DO_SEND_RESTART
&U _I2C1_DO_SEND_STOP
&U _I2C1_DO_RX_ACK
&U _I2C1_DO_RX_NACK_STOP
&U _I2C1_DO_RX_NACK_RESTART
&U _I2C1_DO_RESET
&U _I2C1_DO_ADDRESS_NACK
..
]
"166
[; ;mcc_generated_files/i2c1_master.c: 166: i2c1_status_t I2C1_Status = {0};
[v _I2C1_Status `S1440 ~T0 @X0 1 e ]
[i _I2C1_Status
:U ..
:U ..
:U ..
-> -> 0 `i `*F10100
..
..
..
]
"168
[; ;mcc_generated_files/i2c1_master.c: 168: void I2C1_Initialize()
[v _I2C1_Initialize `(v ~T0 @X0 1 ef ]
"169
[; ;mcc_generated_files/i2c1_master.c: 169: {
{
[e :U _I2C1_Initialize ]
[f ]
"170
[; ;mcc_generated_files/i2c1_master.c: 170:     SSP1STAT = 0x80;
[e = _SSP1STAT -> -> 128 `i `uc ]
"171
[; ;mcc_generated_files/i2c1_master.c: 171:     SSP1CON1 = 0x08;
[e = _SSP1CON1 -> -> 8 `i `uc ]
"172
[; ;mcc_generated_files/i2c1_master.c: 172:     SSP1CON2 = 0x00;
[e = _SSP1CON2 -> -> 0 `i `uc ]
"173
[; ;mcc_generated_files/i2c1_master.c: 173:     SSP1CON3 = 0x08;
[e = _SSP1CON3 -> -> 8 `i `uc ]
"174
[; ;mcc_generated_files/i2c1_master.c: 174:     SSP1ADD = 0x9F;
[e = _SSP1ADD -> -> 159 `i `uc ]
"175
[; ;mcc_generated_files/i2c1_master.c: 175:     SSP1CON1bits.SSPEN = 0;
[e = . . _SSP1CON1bits 0 2 -> -> 0 `i `uc ]
"176
[; ;mcc_generated_files/i2c1_master.c: 176: }
[e :UE 1441 ]
}
"178
[; ;mcc_generated_files/i2c1_master.c: 178: i2c1_error_t I2C1_Open(i2c1_address_t address)
[v _I2C1_Open `(E355 ~T0 @X0 1 ef1`uc ]
"179
[; ;mcc_generated_files/i2c1_master.c: 179: {
{
[e :U _I2C1_Open ]
"178
[; ;mcc_generated_files/i2c1_master.c: 178: i2c1_error_t I2C1_Open(i2c1_address_t address)
[v _address `uc ~T0 @X0 1 r1 ]
"179
[; ;mcc_generated_files/i2c1_master.c: 179: {
[f ]
"180
[; ;mcc_generated_files/i2c1_master.c: 180:     i2c1_error_t returnValue = I2C1_BUSY;
[v _returnValue `E355 ~T0 @X0 1 a ]
[e = _returnValue . `E355 1 ]
"182
[; ;mcc_generated_files/i2c1_master.c: 182:     if(!I2C1_Status.inUse)
[e $ ! ! != -> . _I2C1_Status 11 `i -> 0 `i 1443  ]
"183
[; ;mcc_generated_files/i2c1_master.c: 183:     {
{
"184
[; ;mcc_generated_files/i2c1_master.c: 184:         I2C1_Status.address = address;
[e = . _I2C1_Status 4 _address ]
"185
[; ;mcc_generated_files/i2c1_master.c: 185:         I2C1_Status.busy = 0;
[e = . _I2C1_Status 10 -> -> 0 `i `uc ]
"186
[; ;mcc_generated_files/i2c1_master.c: 186:         I2C1_Status.inUse = 1;
[e = . _I2C1_Status 11 -> -> 1 `i `uc ]
"187
[; ;mcc_generated_files/i2c1_master.c: 187:         I2C1_Status.addressNackCheck = 0;
[e = . _I2C1_Status 9 -> -> 0 `i `uc ]
"188
[; ;mcc_generated_files/i2c1_master.c: 188:         I2C1_Status.state = I2C1_RESET;
[e = . _I2C1_Status 7 . `E9968 14 ]
"189
[; ;mcc_generated_files/i2c1_master.c: 189:         I2C1_Status.time_out_value = 500;
[e = . _I2C1_Status 3 -> -> 500 `i `us ]
"190
[; ;mcc_generated_files/i2c1_master.c: 190:         I2C1_Status.bufferFree = 1;
[e = . _I2C1_Status 12 -> -> 1 `i `uc ]
"193
[; ;mcc_generated_files/i2c1_master.c: 193:         I2C1_Status.callbackTable[I2C1_DATA_COMPLETE]=I2C1_CallbackReturnStop;
[e = *U + &U . _I2C1_Status 0 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnStop ]
"194
[; ;mcc_generated_files/i2c1_master.c: 194:         I2C1_Status.callbackPayload[I2C1_DATA_COMPLETE] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"195
[; ;mcc_generated_files/i2c1_master.c: 195:         I2C1_Status.callbackTable[I2C1_WRITE_COLLISION]=I2C1_CallbackReturnStop;
[e = *U + &U . _I2C1_Status 0 * -> . `E9986 1 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnStop ]
"196
[; ;mcc_generated_files/i2c1_master.c: 196:         I2C1_Status.callbackPayload[I2C1_WRITE_COLLISION] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> . `E9986 1 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"197
[; ;mcc_generated_files/i2c1_master.c: 197:         I2C1_Status.callbackTable[I2C1_ADDR_NACK]=I2C1_CallbackReturnStop;
[e = *U + &U . _I2C1_Status 0 * -> . `E9986 2 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnStop ]
"198
[; ;mcc_generated_files/i2c1_master.c: 198:         I2C1_Status.callbackPayload[I2C1_ADDR_NACK] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> . `E9986 2 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"199
[; ;mcc_generated_files/i2c1_master.c: 199:         I2C1_Status.callbackTable[I2C1_DATA_NACK]=I2C1_CallbackReturnStop;
[e = *U + &U . _I2C1_Status 0 * -> . `E9986 3 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnStop ]
"200
[; ;mcc_generated_files/i2c1_master.c: 200:         I2C1_Status.callbackPayload[I2C1_DATA_NACK] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> . `E9986 3 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"201
[; ;mcc_generated_files/i2c1_master.c: 201:         I2C1_Status.callbackTable[I2C1_TIMEOUT]=I2C1_CallbackReturnReset;
[e = *U + &U . _I2C1_Status 0 * -> . `E9986 4 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnReset ]
"202
[; ;mcc_generated_files/i2c1_master.c: 202:         I2C1_Status.callbackPayload[I2C1_TIMEOUT] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> . `E9986 4 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"204
[; ;mcc_generated_files/i2c1_master.c: 204:         I2C1_MasterClearIrq();
[e ( _I2C1_MasterClearIrq ..  ]
"205
[; ;mcc_generated_files/i2c1_master.c: 205:         I2C1_MasterOpen();
[e ( _I2C1_MasterOpen ..  ]
"206
[; ;mcc_generated_files/i2c1_master.c: 206:         returnValue = I2C1_NOERR;
[e = _returnValue . `E355 0 ]
"207
[; ;mcc_generated_files/i2c1_master.c: 207:     }
}
[e :U 1443 ]
"208
[; ;mcc_generated_files/i2c1_master.c: 208:     return returnValue;
[e ) _returnValue ]
[e $UE 1442  ]
"209
[; ;mcc_generated_files/i2c1_master.c: 209: }
[e :UE 1442 ]
}
"211
[; ;mcc_generated_files/i2c1_master.c: 211: i2c1_error_t I2C1_Close(void)
[v _I2C1_Close `(E355 ~T0 @X0 1 ef ]
"212
[; ;mcc_generated_files/i2c1_master.c: 212: {
{
[e :U _I2C1_Close ]
[f ]
"213
[; ;mcc_generated_files/i2c1_master.c: 213:     i2c1_error_t returnValue = I2C1_BUSY;
[v _returnValue `E355 ~T0 @X0 1 a ]
[e = _returnValue . `E355 1 ]
"214
[; ;mcc_generated_files/i2c1_master.c: 214:     if(!I2C1_Status.busy)
[e $ ! ! != -> . _I2C1_Status 10 `i -> 0 `i 1445  ]
"215
[; ;mcc_generated_files/i2c1_master.c: 215:     {
{
"216
[; ;mcc_generated_files/i2c1_master.c: 216:         I2C1_Status.inUse = 0;
[e = . _I2C1_Status 11 -> -> 0 `i `uc ]
"217
[; ;mcc_generated_files/i2c1_master.c: 217:         I2C1_Status.address = 0xff;
[e = . _I2C1_Status 4 -> -> 255 `i `uc ]
"218
[; ;mcc_generated_files/i2c1_master.c: 218:         I2C1_MasterClearIrq();
[e ( _I2C1_MasterClearIrq ..  ]
"219
[; ;mcc_generated_files/i2c1_master.c: 219:         I2C1_MasterDisableIrq();
[e ( _I2C1_MasterDisableIrq ..  ]
"220
[; ;mcc_generated_files/i2c1_master.c: 220:         I2C1_MasterClose();
[e ( _I2C1_MasterClose ..  ]
"221
[; ;mcc_generated_files/i2c1_master.c: 221:         returnValue = I2C1_Status.error;
[e = _returnValue . _I2C1_Status 8 ]
"222
[; ;mcc_generated_files/i2c1_master.c: 222:     }
}
[e :U 1445 ]
"223
[; ;mcc_generated_files/i2c1_master.c: 223:     return returnValue;
[e ) _returnValue ]
[e $UE 1444  ]
"224
[; ;mcc_generated_files/i2c1_master.c: 224: }
[e :UE 1444 ]
}
"226
[; ;mcc_generated_files/i2c1_master.c: 226: i2c1_error_t I2C1_MasterOperation(_Bool read)
[v _I2C1_MasterOperation `(E355 ~T0 @X0 1 ef1`a ]
"227
[; ;mcc_generated_files/i2c1_master.c: 227: {
{
[e :U _I2C1_MasterOperation ]
"226
[; ;mcc_generated_files/i2c1_master.c: 226: i2c1_error_t I2C1_MasterOperation(_Bool read)
[v _read `a ~T0 @X0 1 r1 ]
"227
[; ;mcc_generated_files/i2c1_master.c: 227: {
[f ]
"228
[; ;mcc_generated_files/i2c1_master.c: 228:     i2c1_error_t returnValue = I2C1_BUSY;
[v _returnValue `E355 ~T0 @X0 1 a ]
[e = _returnValue . `E355 1 ]
"229
[; ;mcc_generated_files/i2c1_master.c: 229:     if(!I2C1_Status.busy)
[e $ ! ! != -> . _I2C1_Status 10 `i -> 0 `i 1447  ]
"230
[; ;mcc_generated_files/i2c1_master.c: 230:     {
{
"231
[; ;mcc_generated_files/i2c1_master.c: 231:         I2C1_Status.busy = 1;
[e = . _I2C1_Status 10 -> -> 1 `i `uc ]
"232
[; ;mcc_generated_files/i2c1_master.c: 232:         returnValue = I2C1_NOERR;
[e = _returnValue . `E355 0 ]
"234
[; ;mcc_generated_files/i2c1_master.c: 234:         if(read)
[e $ ! != -> _read `i -> 0 `i 1448  ]
"235
[; ;mcc_generated_files/i2c1_master.c: 235:         {
{
"236
[; ;mcc_generated_files/i2c1_master.c: 236:             I2C1_Status.state = I2C1_SEND_ADR_READ;
[e = . _I2C1_Status 7 . `E9968 1 ]
"237
[; ;mcc_generated_files/i2c1_master.c: 237:         }
}
[e $U 1449  ]
"238
[; ;mcc_generated_files/i2c1_master.c: 238:         else
[e :U 1448 ]
"239
[; ;mcc_generated_files/i2c1_master.c: 239:         {
{
"240
[; ;mcc_generated_files/i2c1_master.c: 240:             I2C1_Status.state = I2C1_SEND_ADR_WRITE;
[e = . _I2C1_Status 7 . `E9968 2 ]
"241
[; ;mcc_generated_files/i2c1_master.c: 241:         }
}
[e :U 1449 ]
"242
[; ;mcc_generated_files/i2c1_master.c: 242:         I2C1_MasterStart();
[e ( _I2C1_MasterStart ..  ]
"243
[; ;mcc_generated_files/i2c1_master.c: 243:         I2C1_Poller();
[e ( _I2C1_Poller ..  ]
"244
[; ;mcc_generated_files/i2c1_master.c: 244:     }
}
[e :U 1447 ]
"245
[; ;mcc_generated_files/i2c1_master.c: 245:     return returnValue;
[e ) _returnValue ]
[e $UE 1446  ]
"246
[; ;mcc_generated_files/i2c1_master.c: 246: }
[e :UE 1446 ]
}
"248
[; ;mcc_generated_files/i2c1_master.c: 248: i2c1_error_t I2C1_MasterRead(void)
[v _I2C1_MasterRead `(E355 ~T0 @X0 1 ef ]
"249
[; ;mcc_generated_files/i2c1_master.c: 249: {
{
[e :U _I2C1_MasterRead ]
[f ]
"250
[; ;mcc_generated_files/i2c1_master.c: 250:     return I2C1_MasterOperation(1);
[e ) ( _I2C1_MasterOperation (1 -> -> 1 `i `a ]
[e $UE 1450  ]
"251
[; ;mcc_generated_files/i2c1_master.c: 251: }
[e :UE 1450 ]
}
"253
[; ;mcc_generated_files/i2c1_master.c: 253: i2c1_error_t I2C1_MasterWrite(void)
[v _I2C1_MasterWrite `(E355 ~T0 @X0 1 ef ]
"254
[; ;mcc_generated_files/i2c1_master.c: 254: {
{
[e :U _I2C1_MasterWrite ]
[f ]
"255
[; ;mcc_generated_files/i2c1_master.c: 255:     return I2C1_MasterOperation(0);
[e ) ( _I2C1_MasterOperation (1 -> -> 0 `i `a ]
[e $UE 1451  ]
"256
[; ;mcc_generated_files/i2c1_master.c: 256: }
[e :UE 1451 ]
}
"258
[; ;mcc_generated_files/i2c1_master.c: 258: void I2C1_SetTimeOut(uint8_t timeOutValue)
[v _I2C1_SetTimeOut `(v ~T0 @X0 1 ef1`uc ]
"259
[; ;mcc_generated_files/i2c1_master.c: 259: {
{
[e :U _I2C1_SetTimeOut ]
"258
[; ;mcc_generated_files/i2c1_master.c: 258: void I2C1_SetTimeOut(uint8_t timeOutValue)
[v _timeOutValue `uc ~T0 @X0 1 r1 ]
"259
[; ;mcc_generated_files/i2c1_master.c: 259: {
[f ]
"260
[; ;mcc_generated_files/i2c1_master.c: 260:     I2C1_MasterDisableIrq();
[e ( _I2C1_MasterDisableIrq ..  ]
"261
[; ;mcc_generated_files/i2c1_master.c: 261:     I2C1_Status.time_out_value = timeOutValue;
[e = . _I2C1_Status 3 -> _timeOutValue `us ]
"262
[; ;mcc_generated_files/i2c1_master.c: 262:     I2C1_MasterEnableIrq();
[e ( _I2C1_MasterEnableIrq ..  ]
"263
[; ;mcc_generated_files/i2c1_master.c: 263: }
[e :UE 1452 ]
}
"265
[; ;mcc_generated_files/i2c1_master.c: 265: void I2C1_SetBuffer(void *buffer, size_t bufferSize)
[v _I2C1_SetBuffer `(v ~T0 @X0 1 ef2`*v`ui ]
"266
[; ;mcc_generated_files/i2c1_master.c: 266: {
{
[e :U _I2C1_SetBuffer ]
"265
[; ;mcc_generated_files/i2c1_master.c: 265: void I2C1_SetBuffer(void *buffer, size_t bufferSize)
[v _buffer `*v ~T0 @X0 1 r1 ]
[v _bufferSize `ui ~T0 @X0 1 r2 ]
"266
[; ;mcc_generated_files/i2c1_master.c: 266: {
[f ]
"267
[; ;mcc_generated_files/i2c1_master.c: 267:     if(I2C1_Status.bufferFree)
[e $ ! != -> . _I2C1_Status 12 `i -> 0 `i 1454  ]
"268
[; ;mcc_generated_files/i2c1_master.c: 268:     {
{
"269
[; ;mcc_generated_files/i2c1_master.c: 269:         I2C1_Status.data_ptr = buffer;
[e = . _I2C1_Status 5 -> _buffer `*uc ]
"270
[; ;mcc_generated_files/i2c1_master.c: 270:         I2C1_Status.data_length = bufferSize;
[e = . _I2C1_Status 6 _bufferSize ]
"271
[; ;mcc_generated_files/i2c1_master.c: 271:         I2C1_Status.bufferFree = 0;
[e = . _I2C1_Status 12 -> -> 0 `i `uc ]
"272
[; ;mcc_generated_files/i2c1_master.c: 272:     }
}
[e :U 1454 ]
"273
[; ;mcc_generated_files/i2c1_master.c: 273: }
[e :UE 1453 ]
}
"275
[; ;mcc_generated_files/i2c1_master.c: 275: void I2C1_SetDataCompleteCallback(i2c1_callback_t cb, void *ptr)
[v _I2C1_SetDataCompleteCallback `(v ~T0 @X0 1 ef2`*F10179`*v ]
"276
[; ;mcc_generated_files/i2c1_master.c: 276: {
{
[e :U _I2C1_SetDataCompleteCallback ]
"275
[; ;mcc_generated_files/i2c1_master.c: 275: void I2C1_SetDataCompleteCallback(i2c1_callback_t cb, void *ptr)
[v _cb `*F10182 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"276
[; ;mcc_generated_files/i2c1_master.c: 276: {
[f ]
"277
[; ;mcc_generated_files/i2c1_master.c: 277:     I2C1_SetCallback(I2C1_DATA_COMPLETE, cb, ptr);
[e ( _I2C1_SetCallback (3 , , . `E9986 0 _cb _ptr ]
"278
[; ;mcc_generated_files/i2c1_master.c: 278: }
[e :UE 1455 ]
}
"280
[; ;mcc_generated_files/i2c1_master.c: 280: void I2C1_SetWriteCollisionCallback(i2c1_callback_t cb, void *ptr)
[v _I2C1_SetWriteCollisionCallback `(v ~T0 @X0 1 ef2`*F10186`*v ]
"281
[; ;mcc_generated_files/i2c1_master.c: 281: {
{
[e :U _I2C1_SetWriteCollisionCallback ]
"280
[; ;mcc_generated_files/i2c1_master.c: 280: void I2C1_SetWriteCollisionCallback(i2c1_callback_t cb, void *ptr)
[v _cb `*F10189 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"281
[; ;mcc_generated_files/i2c1_master.c: 281: {
[f ]
"282
[; ;mcc_generated_files/i2c1_master.c: 282:     I2C1_SetCallback(I2C1_WRITE_COLLISION, cb, ptr);
[e ( _I2C1_SetCallback (3 , , . `E9986 1 _cb _ptr ]
"283
[; ;mcc_generated_files/i2c1_master.c: 283: }
[e :UE 1456 ]
}
"285
[; ;mcc_generated_files/i2c1_master.c: 285: void I2C1_SetAddressNackCallback(i2c1_callback_t cb, void *ptr)
[v _I2C1_SetAddressNackCallback `(v ~T0 @X0 1 ef2`*F10193`*v ]
"286
[; ;mcc_generated_files/i2c1_master.c: 286: {
{
[e :U _I2C1_SetAddressNackCallback ]
"285
[; ;mcc_generated_files/i2c1_master.c: 285: void I2C1_SetAddressNackCallback(i2c1_callback_t cb, void *ptr)
[v _cb `*F10196 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"286
[; ;mcc_generated_files/i2c1_master.c: 286: {
[f ]
"287
[; ;mcc_generated_files/i2c1_master.c: 287:     I2C1_SetCallback(I2C1_ADDR_NACK, cb, ptr);
[e ( _I2C1_SetCallback (3 , , . `E9986 2 _cb _ptr ]
"288
[; ;mcc_generated_files/i2c1_master.c: 288: }
[e :UE 1457 ]
}
"290
[; ;mcc_generated_files/i2c1_master.c: 290: void I2C1_SetDataNackCallback(i2c1_callback_t cb, void *ptr)
[v _I2C1_SetDataNackCallback `(v ~T0 @X0 1 ef2`*F10200`*v ]
"291
[; ;mcc_generated_files/i2c1_master.c: 291: {
{
[e :U _I2C1_SetDataNackCallback ]
"290
[; ;mcc_generated_files/i2c1_master.c: 290: void I2C1_SetDataNackCallback(i2c1_callback_t cb, void *ptr)
[v _cb `*F10203 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"291
[; ;mcc_generated_files/i2c1_master.c: 291: {
[f ]
"292
[; ;mcc_generated_files/i2c1_master.c: 292:     I2C1_SetCallback(I2C1_DATA_NACK, cb, ptr);
[e ( _I2C1_SetCallback (3 , , . `E9986 3 _cb _ptr ]
"293
[; ;mcc_generated_files/i2c1_master.c: 293: }
[e :UE 1458 ]
}
"295
[; ;mcc_generated_files/i2c1_master.c: 295: void I2C1_SetTimeoutCallback(i2c1_callback_t cb, void *ptr)
[v _I2C1_SetTimeoutCallback `(v ~T0 @X0 1 ef2`*F10207`*v ]
"296
[; ;mcc_generated_files/i2c1_master.c: 296: {
{
[e :U _I2C1_SetTimeoutCallback ]
"295
[; ;mcc_generated_files/i2c1_master.c: 295: void I2C1_SetTimeoutCallback(i2c1_callback_t cb, void *ptr)
[v _cb `*F10210 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"296
[; ;mcc_generated_files/i2c1_master.c: 296: {
[f ]
"297
[; ;mcc_generated_files/i2c1_master.c: 297:     I2C1_SetCallback(I2C1_TIMEOUT, cb, ptr);
[e ( _I2C1_SetCallback (3 , , . `E9986 4 _cb _ptr ]
"298
[; ;mcc_generated_files/i2c1_master.c: 298: }
[e :UE 1459 ]
}
"300
[; ;mcc_generated_files/i2c1_master.c: 300: static void I2C1_SetCallback(i2c1_callbackIndex_t idx, i2c1_callback_t cb, void *ptr)
[v _I2C1_SetCallback `(v ~T0 @X0 1 sf3`E9986`*F10214`*v ]
"301
[; ;mcc_generated_files/i2c1_master.c: 301: {
{
[e :U _I2C1_SetCallback ]
"300
[; ;mcc_generated_files/i2c1_master.c: 300: static void I2C1_SetCallback(i2c1_callbackIndex_t idx, i2c1_callback_t cb, void *ptr)
[v _idx `E9986 ~T0 @X0 1 r1 ]
[v _cb `*F10218 ~T0 @X0 1 r2 ]
[v _ptr `*v ~T0 @X0 1 r3 ]
"301
[; ;mcc_generated_files/i2c1_master.c: 301: {
[f ]
"302
[; ;mcc_generated_files/i2c1_master.c: 302:     if(cb)
[e $ ! != _cb -> -> 0 `i `*F10221 1461  ]
"303
[; ;mcc_generated_files/i2c1_master.c: 303:     {
{
"304
[; ;mcc_generated_files/i2c1_master.c: 304:         I2C1_Status.callbackTable[idx] = cb;
[e = *U + &U . _I2C1_Status 0 * -> _idx `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux _cb ]
"305
[; ;mcc_generated_files/i2c1_master.c: 305:         I2C1_Status.callbackPayload[idx] = ptr;
[e = *U + &U . _I2C1_Status 1 * -> _idx `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux _ptr ]
"306
[; ;mcc_generated_files/i2c1_master.c: 306:     }
}
[e $U 1462  ]
"307
[; ;mcc_generated_files/i2c1_master.c: 307:     else
[e :U 1461 ]
"308
[; ;mcc_generated_files/i2c1_master.c: 308:     {
{
"309
[; ;mcc_generated_files/i2c1_master.c: 309:         I2C1_Status.callbackTable[idx] = I2C1_CallbackReturnStop;
[e = *U + &U . _I2C1_Status 0 * -> _idx `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux &U _I2C1_CallbackReturnStop ]
"310
[; ;mcc_generated_files/i2c1_master.c: 310:         I2C1_Status.callbackPayload[idx] = ((void*)0);
[e = *U + &U . _I2C1_Status 1 * -> _idx `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux -> -> 0 `i `*v ]
"311
[; ;mcc_generated_files/i2c1_master.c: 311:     }
}
[e :U 1462 ]
"312
[; ;mcc_generated_files/i2c1_master.c: 312: }
[e :UE 1460 ]
}
"314
[; ;mcc_generated_files/i2c1_master.c: 314: static void I2C1_Poller(void)
[v _I2C1_Poller `(v ~T0 @X0 1 sf ]
"315
[; ;mcc_generated_files/i2c1_master.c: 315: {
{
[e :U _I2C1_Poller ]
[f ]
"316
[; ;mcc_generated_files/i2c1_master.c: 316:     while(I2C1_Status.busy)
[e $U 1464  ]
[e :U 1465 ]
"317
[; ;mcc_generated_files/i2c1_master.c: 317:     {
{
"318
[; ;mcc_generated_files/i2c1_master.c: 318:         I2C1_MasterWaitForEvent();
[e ( _I2C1_MasterWaitForEvent ..  ]
"319
[; ;mcc_generated_files/i2c1_master.c: 319:         I2C1_MasterFsm();
[e ( _I2C1_MasterFsm ..  ]
"320
[; ;mcc_generated_files/i2c1_master.c: 320:     }
}
[e :U 1464 ]
"316
[; ;mcc_generated_files/i2c1_master.c: 316:     while(I2C1_Status.busy)
[e $ != -> . _I2C1_Status 10 `i -> 0 `i 1465  ]
[e :U 1466 ]
"321
[; ;mcc_generated_files/i2c1_master.c: 321: }
[e :UE 1463 ]
}
[v F10247 `(v ~T0 @X0 1 tf ]
"323
[; ;mcc_generated_files/i2c1_master.c: 323: static __attribute__((inline)) void I2C1_MasterFsm(void)
[v _I2C1_MasterFsm `TF10247 ~T0 @X0 1 s ]
"324
[; ;mcc_generated_files/i2c1_master.c: 324: {
{
[e :U _I2C1_MasterFsm ]
[f ]
"325
[; ;mcc_generated_files/i2c1_master.c: 325:     I2C1_MasterClearIrq();
[e ( _I2C1_MasterClearIrq ..  ]
"327
[; ;mcc_generated_files/i2c1_master.c: 327:     if(I2C1_Status.addressNackCheck && I2C1_MasterIsNack())
[e $ ! && != -> . _I2C1_Status 9 `i -> 0 `i != -> ( _I2C1_MasterIsNack ..  `i -> 0 `i 1468  ]
"328
[; ;mcc_generated_files/i2c1_master.c: 328:     {
{
"329
[; ;mcc_generated_files/i2c1_master.c: 329:         I2C1_Status.state = I2C1_ADDRESS_NACK;
[e = . _I2C1_Status 7 . `E9968 15 ]
"330
[; ;mcc_generated_files/i2c1_master.c: 330:     }
}
[e :U 1468 ]
"331
[; ;mcc_generated_files/i2c1_master.c: 331:     I2C1_Status.state = i2c1_fsmStateTable[I2C1_Status.state]();
[e = . _I2C1_Status 7 ( *U *U + &U _i2c1_fsmStateTable * -> . _I2C1_Status 7 `ux -> -> # *U &U _i2c1_fsmStateTable `ui `ux ..  ]
"332
[; ;mcc_generated_files/i2c1_master.c: 332: }
[e :UE 1467 ]
}
"335
[; ;mcc_generated_files/i2c1_master.c: 335: static i2c1_fsm_states_t I2C1_DO_IDLE(void)
[v _I2C1_DO_IDLE `(E9968 ~T0 @X0 1 sf ]
"336
[; ;mcc_generated_files/i2c1_master.c: 336: {
{
[e :U _I2C1_DO_IDLE ]
[f ]
"337
[; ;mcc_generated_files/i2c1_master.c: 337:     I2C1_Status.busy = 0;
[e = . _I2C1_Status 10 -> -> 0 `i `uc ]
"338
[; ;mcc_generated_files/i2c1_master.c: 338:     I2C1_Status.error = I2C1_NOERR;
[e = . _I2C1_Status 8 . `E355 0 ]
"339
[; ;mcc_generated_files/i2c1_master.c: 339:     return I2C1_RESET;
[e ) . `E9968 14 ]
[e $UE 1469  ]
"340
[; ;mcc_generated_files/i2c1_master.c: 340: }
[e :UE 1469 ]
}
"342
[; ;mcc_generated_files/i2c1_master.c: 342: static i2c1_fsm_states_t I2C1_DO_SEND_ADR_READ(void)
[v _I2C1_DO_SEND_ADR_READ `(E9968 ~T0 @X0 1 sf ]
"343
[; ;mcc_generated_files/i2c1_master.c: 343: {
{
[e :U _I2C1_DO_SEND_ADR_READ ]
[f ]
"344
[; ;mcc_generated_files/i2c1_master.c: 344:     I2C1_Status.addressNackCheck = 1;
[e = . _I2C1_Status 9 -> -> 1 `i `uc ]
"345
[; ;mcc_generated_files/i2c1_master.c: 345:     I2C1_MasterSendTxData((uint8_t) (I2C1_Status.address << 1 | 1));
[e ( _I2C1_MasterSendTxData (1 -> | << -> . _I2C1_Status 4 `i -> 1 `i -> 1 `i `uc ]
"346
[; ;mcc_generated_files/i2c1_master.c: 346:     return I2C1_RCEN;
[e ) . `E9968 5 ]
[e $UE 1470  ]
"347
[; ;mcc_generated_files/i2c1_master.c: 347: }
[e :UE 1470 ]
}
"349
[; ;mcc_generated_files/i2c1_master.c: 349: static i2c1_fsm_states_t I2C1_DO_SEND_ADR_WRITE(void)
[v _I2C1_DO_SEND_ADR_WRITE `(E9968 ~T0 @X0 1 sf ]
"350
[; ;mcc_generated_files/i2c1_master.c: 350: {
{
[e :U _I2C1_DO_SEND_ADR_WRITE ]
[f ]
"351
[; ;mcc_generated_files/i2c1_master.c: 351:     I2C1_Status.addressNackCheck = 1;
[e = . _I2C1_Status 9 -> -> 1 `i `uc ]
"352
[; ;mcc_generated_files/i2c1_master.c: 352:     I2C1_MasterSendTxData((uint8_t) (I2C1_Status.address << 1));
[e ( _I2C1_MasterSendTxData (1 -> << -> . _I2C1_Status 4 `i -> 1 `i `uc ]
"353
[; ;mcc_generated_files/i2c1_master.c: 353:     return I2C1_TX;
[e ) . `E9968 3 ]
[e $UE 1471  ]
"354
[; ;mcc_generated_files/i2c1_master.c: 354: }
[e :UE 1471 ]
}
"356
[; ;mcc_generated_files/i2c1_master.c: 356: static i2c1_fsm_states_t I2C1_DO_TX(void)
[v _I2C1_DO_TX `(E9968 ~T0 @X0 1 sf ]
"357
[; ;mcc_generated_files/i2c1_master.c: 357: {
{
[e :U _I2C1_DO_TX ]
[f ]
"358
[; ;mcc_generated_files/i2c1_master.c: 358:     if(I2C1_MasterIsNack())
[e $ ! != -> ( _I2C1_MasterIsNack ..  `i -> 0 `i 1473  ]
"359
[; ;mcc_generated_files/i2c1_master.c: 359:     {
{
"360
[; ;mcc_generated_files/i2c1_master.c: 360:         switch(I2C1_Status.callbackTable[I2C1_DATA_NACK](I2C1_Status.callbackPayload[I2C1_DATA_NACK]))
[e $U 1475  ]
"361
[; ;mcc_generated_files/i2c1_master.c: 361:         {
{
"362
[; ;mcc_generated_files/i2c1_master.c: 362:             case I2C1_RESTART_READ:
[e :U 1476 ]
"363
[; ;mcc_generated_files/i2c1_master.c: 363:                 return I2C1_DO_SEND_RESTART_READ();
[e ) ( _I2C1_DO_SEND_RESTART_READ ..  ]
[e $UE 1472  ]
"364
[; ;mcc_generated_files/i2c1_master.c: 364:             case I2C1_RESTART_WRITE:
[e :U 1477 ]
"365
[; ;mcc_generated_files/i2c1_master.c: 365:                   return I2C1_DO_SEND_RESTART_WRITE();
[e ) ( _I2C1_DO_SEND_RESTART_WRITE ..  ]
[e $UE 1472  ]
"366
[; ;mcc_generated_files/i2c1_master.c: 366:             default:
[e :U 1478 ]
"367
[; ;mcc_generated_files/i2c1_master.c: 367:             case I2C1_CONTINUE:
[e :U 1479 ]
"368
[; ;mcc_generated_files/i2c1_master.c: 368:             case I2C1_STOP:
[e :U 1480 ]
"369
[; ;mcc_generated_files/i2c1_master.c: 369:                 return I2C1_DO_SEND_STOP();
[e ) ( _I2C1_DO_SEND_STOP ..  ]
[e $UE 1472  ]
"370
[; ;mcc_generated_files/i2c1_master.c: 370:         }
}
[e $U 1474  ]
[e :U 1475 ]
[e [\ -> ( *U *U + &U . _I2C1_Status 0 * -> . `E9986 3 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux (1 *U + &U . _I2C1_Status 1 * -> . `E9986 3 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux `ui , $ -> . `E360 1 `ui 1476
 , $ -> . `E360 2 `ui 1477
 , $ -> . `E360 3 `ui 1479
 , $ -> . `E360 0 `ui 1480
 1478 ]
[e :U 1474 ]
"371
[; ;mcc_generated_files/i2c1_master.c: 371:     }
}
[e $U 1481  ]
"372
[; ;mcc_generated_files/i2c1_master.c: 372:     else
[e :U 1473 ]
"373
[; ;mcc_generated_files/i2c1_master.c: 373:     {
{
"374
[; ;mcc_generated_files/i2c1_master.c: 374:         I2C1_Status.addressNackCheck = 0;
[e = . _I2C1_Status 9 -> -> 0 `i `uc ]
"375
[; ;mcc_generated_files/i2c1_master.c: 375:         I2C1_MasterSendTxData(*I2C1_Status.data_ptr++);
[e ( _I2C1_MasterSendTxData (1 *U ++ . _I2C1_Status 5 * -> -> 1 `i `x -> -> # *U . _I2C1_Status 5 `i `x ]
"376
[; ;mcc_generated_files/i2c1_master.c: 376:         return (--I2C1_Status.data_length)?I2C1_TX:I2C1_TX_EMPTY;
[e ) -> ? != =- . _I2C1_Status 6 -> -> 1 `i `ui -> -> 0 `i `ui : . `E9968 3 . `E9968 6 `E9968 ]
[e $UE 1472  ]
"377
[; ;mcc_generated_files/i2c1_master.c: 377:     }
}
[e :U 1481 ]
"378
[; ;mcc_generated_files/i2c1_master.c: 378: }
[e :UE 1472 ]
}
"380
[; ;mcc_generated_files/i2c1_master.c: 380: static i2c1_fsm_states_t I2C1_DO_RX(void)
[v _I2C1_DO_RX `(E9968 ~T0 @X0 1 sf ]
"381
[; ;mcc_generated_files/i2c1_master.c: 381: {
{
[e :U _I2C1_DO_RX ]
[f ]
"382
[; ;mcc_generated_files/i2c1_master.c: 382:     *I2C1_Status.data_ptr++ = I2C1_MasterGetRxData();
[e = *U ++ . _I2C1_Status 5 * -> -> 1 `i `x -> -> # *U . _I2C1_Status 5 `i `x ( _I2C1_MasterGetRxData ..  ]
"383
[; ;mcc_generated_files/i2c1_master.c: 383:     if(--I2C1_Status.data_length)
[e $ ! != =- . _I2C1_Status 6 -> -> 1 `i `ui -> -> 0 `i `ui 1483  ]
"384
[; ;mcc_generated_files/i2c1_master.c: 384:     {
{
"385
[; ;mcc_generated_files/i2c1_master.c: 385:         I2C1_MasterSendAck();
[e ( _I2C1_MasterSendAck ..  ]
"386
[; ;mcc_generated_files/i2c1_master.c: 386:         return I2C1_RCEN;
[e ) . `E9968 5 ]
[e $UE 1482  ]
"387
[; ;mcc_generated_files/i2c1_master.c: 387:     }
}
[e $U 1484  ]
"388
[; ;mcc_generated_files/i2c1_master.c: 388:     else
[e :U 1483 ]
"389
[; ;mcc_generated_files/i2c1_master.c: 389:     {
{
"390
[; ;mcc_generated_files/i2c1_master.c: 390:         I2C1_Status.bufferFree = 1;
[e = . _I2C1_Status 12 -> -> 1 `i `uc ]
"391
[; ;mcc_generated_files/i2c1_master.c: 391:         switch(I2C1_Status.callbackTable[I2C1_DATA_COMPLETE](I2C1_Status.callbackPayload[I2C1_DATA_COMPLETE]))
[e $U 1486  ]
"392
[; ;mcc_generated_files/i2c1_master.c: 392:         {
{
"393
[; ;mcc_generated_files/i2c1_master.c: 393:             case I2C1_RESTART_WRITE:
[e :U 1487 ]
"394
[; ;mcc_generated_files/i2c1_master.c: 394:             case I2C1_RESTART_READ:
[e :U 1488 ]
"395
[; ;mcc_generated_files/i2c1_master.c: 395:                 return I2C1_DO_RX_NACK_RESTART();
[e ) ( _I2C1_DO_RX_NACK_RESTART ..  ]
[e $UE 1482  ]
"396
[; ;mcc_generated_files/i2c1_master.c: 396:             default:
[e :U 1489 ]
"397
[; ;mcc_generated_files/i2c1_master.c: 397:             case I2C1_CONTINUE:
[e :U 1490 ]
"398
[; ;mcc_generated_files/i2c1_master.c: 398:             case I2C1_STOP:
[e :U 1491 ]
"399
[; ;mcc_generated_files/i2c1_master.c: 399:                 return I2C1_DO_RX_NACK_STOP();
[e ) ( _I2C1_DO_RX_NACK_STOP ..  ]
[e $UE 1482  ]
"400
[; ;mcc_generated_files/i2c1_master.c: 400:         }
}
[e $U 1485  ]
[e :U 1486 ]
[e [\ -> ( *U *U + &U . _I2C1_Status 0 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux (1 *U + &U . _I2C1_Status 1 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux `ui , $ -> . `E360 2 `ui 1487
 , $ -> . `E360 1 `ui 1488
 , $ -> . `E360 3 `ui 1490
 , $ -> . `E360 0 `ui 1491
 1489 ]
[e :U 1485 ]
"401
[; ;mcc_generated_files/i2c1_master.c: 401:     }
}
[e :U 1484 ]
"402
[; ;mcc_generated_files/i2c1_master.c: 402: }
[e :UE 1482 ]
}
"404
[; ;mcc_generated_files/i2c1_master.c: 404: static i2c1_fsm_states_t I2C1_DO_RCEN(void)
[v _I2C1_DO_RCEN `(E9968 ~T0 @X0 1 sf ]
"405
[; ;mcc_generated_files/i2c1_master.c: 405: {
{
[e :U _I2C1_DO_RCEN ]
[f ]
"406
[; ;mcc_generated_files/i2c1_master.c: 406:     I2C1_Status.addressNackCheck = 0;
[e = . _I2C1_Status 9 -> -> 0 `i `uc ]
"407
[; ;mcc_generated_files/i2c1_master.c: 407:     I2C1_MasterStartRx();
[e ( _I2C1_MasterStartRx ..  ]
"408
[; ;mcc_generated_files/i2c1_master.c: 408:     return I2C1_RX;
[e ) . `E9968 4 ]
[e $UE 1492  ]
"409
[; ;mcc_generated_files/i2c1_master.c: 409: }
[e :UE 1492 ]
}
"411
[; ;mcc_generated_files/i2c1_master.c: 411: static i2c1_fsm_states_t I2C1_DO_TX_EMPTY(void)
[v _I2C1_DO_TX_EMPTY `(E9968 ~T0 @X0 1 sf ]
"412
[; ;mcc_generated_files/i2c1_master.c: 412: {
{
[e :U _I2C1_DO_TX_EMPTY ]
[f ]
"413
[; ;mcc_generated_files/i2c1_master.c: 413:     I2C1_Status.bufferFree = 1;
[e = . _I2C1_Status 12 -> -> 1 `i `uc ]
"414
[; ;mcc_generated_files/i2c1_master.c: 414:     switch(I2C1_Status.callbackTable[I2C1_DATA_COMPLETE](I2C1_Status.callbackPayload[I2C1_DATA_COMPLETE]))
[e $U 1495  ]
"415
[; ;mcc_generated_files/i2c1_master.c: 415:     {
{
"416
[; ;mcc_generated_files/i2c1_master.c: 416:         case I2C1_RESTART_READ:
[e :U 1496 ]
"417
[; ;mcc_generated_files/i2c1_master.c: 417:         case I2C1_RESTART_WRITE:
[e :U 1497 ]
"418
[; ;mcc_generated_files/i2c1_master.c: 418:             return I2C1_DO_SEND_RESTART();
[e ) ( _I2C1_DO_SEND_RESTART ..  ]
[e $UE 1493  ]
"419
[; ;mcc_generated_files/i2c1_master.c: 419:         case I2C1_CONTINUE:
[e :U 1498 ]
"420
[; ;mcc_generated_files/i2c1_master.c: 420:             I2C1_MasterSetIrq();
[e ( _I2C1_MasterSetIrq ..  ]
"421
[; ;mcc_generated_files/i2c1_master.c: 421:             return I2C1_TX;
[e ) . `E9968 3 ]
[e $UE 1493  ]
"422
[; ;mcc_generated_files/i2c1_master.c: 422:         default:
[e :U 1499 ]
"423
[; ;mcc_generated_files/i2c1_master.c: 423:         case I2C1_STOP:
[e :U 1500 ]
"424
[; ;mcc_generated_files/i2c1_master.c: 424:             return I2C1_DO_SEND_STOP();
[e ) ( _I2C1_DO_SEND_STOP ..  ]
[e $UE 1493  ]
"425
[; ;mcc_generated_files/i2c1_master.c: 425:     }
}
[e $U 1494  ]
[e :U 1495 ]
[e [\ -> ( *U *U + &U . _I2C1_Status 0 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux (1 *U + &U . _I2C1_Status 1 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux `ui , $ -> . `E360 1 `ui 1496
 , $ -> . `E360 2 `ui 1497
 , $ -> . `E360 3 `ui 1498
 , $ -> . `E360 0 `ui 1500
 1499 ]
[e :U 1494 ]
"426
[; ;mcc_generated_files/i2c1_master.c: 426: }
[e :UE 1493 ]
}
"428
[; ;mcc_generated_files/i2c1_master.c: 428: static i2c1_fsm_states_t I2C1_DO_RX_EMPTY(void)
[v _I2C1_DO_RX_EMPTY `(E9968 ~T0 @X0 1 sf ]
"429
[; ;mcc_generated_files/i2c1_master.c: 429: {
{
[e :U _I2C1_DO_RX_EMPTY ]
[f ]
"430
[; ;mcc_generated_files/i2c1_master.c: 430:     I2C1_Status.bufferFree = 1;
[e = . _I2C1_Status 12 -> -> 1 `i `uc ]
"431
[; ;mcc_generated_files/i2c1_master.c: 431:     switch(I2C1_Status.callbackTable[I2C1_DATA_COMPLETE](I2C1_Status.callbackPayload[I2C1_DATA_COMPLETE]))
[e $U 1503  ]
"432
[; ;mcc_generated_files/i2c1_master.c: 432:     {
{
"433
[; ;mcc_generated_files/i2c1_master.c: 433:         case I2C1_RESTART_WRITE:
[e :U 1504 ]
"434
[; ;mcc_generated_files/i2c1_master.c: 434:             I2C1_MasterEnableRestart();
[e ( _I2C1_MasterEnableRestart ..  ]
"435
[; ;mcc_generated_files/i2c1_master.c: 435:             return I2C1_SEND_RESTART_WRITE;
[e ) . `E9968 8 ]
[e $UE 1501  ]
"436
[; ;mcc_generated_files/i2c1_master.c: 436:         case I2C1_RESTART_READ:
[e :U 1505 ]
"437
[; ;mcc_generated_files/i2c1_master.c: 437:             I2C1_MasterEnableRestart();
[e ( _I2C1_MasterEnableRestart ..  ]
"438
[; ;mcc_generated_files/i2c1_master.c: 438:             return I2C1_SEND_RESTART_READ;
[e ) . `E9968 7 ]
[e $UE 1501  ]
"439
[; ;mcc_generated_files/i2c1_master.c: 439:         case I2C1_CONTINUE:
[e :U 1506 ]
"441
[; ;mcc_generated_files/i2c1_master.c: 441:             return I2C1_RX;
[e ) . `E9968 4 ]
[e $UE 1501  ]
"442
[; ;mcc_generated_files/i2c1_master.c: 442:         default:
[e :U 1507 ]
"443
[; ;mcc_generated_files/i2c1_master.c: 443:         case I2C1_STOP:
[e :U 1508 ]
"444
[; ;mcc_generated_files/i2c1_master.c: 444:             if(I2C1_Status.state != I2C1_SEND_RESTART_READ)
[e $ ! != -> . _I2C1_Status 7 `ui -> . `E9968 7 `ui 1509  ]
"445
[; ;mcc_generated_files/i2c1_master.c: 445:             {
{
"446
[; ;mcc_generated_files/i2c1_master.c: 446:                 I2C1_MasterDisableRestart();
[e ( _I2C1_MasterDisableRestart ..  ]
"447
[; ;mcc_generated_files/i2c1_master.c: 447:             }
}
[e :U 1509 ]
"448
[; ;mcc_generated_files/i2c1_master.c: 448:             return I2C1_RESET;
[e ) . `E9968 14 ]
[e $UE 1501  ]
"449
[; ;mcc_generated_files/i2c1_master.c: 449:     }
}
[e $U 1502  ]
[e :U 1503 ]
[e [\ -> ( *U *U + &U . _I2C1_Status 0 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux (1 *U + &U . _I2C1_Status 1 * -> . `E9986 0 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux `ui , $ -> . `E360 2 `ui 1504
 , $ -> . `E360 1 `ui 1505
 , $ -> . `E360 3 `ui 1506
 , $ -> . `E360 0 `ui 1508
 1507 ]
[e :U 1502 ]
"450
[; ;mcc_generated_files/i2c1_master.c: 450: }
[e :UE 1501 ]
}
"452
[; ;mcc_generated_files/i2c1_master.c: 452: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART_READ(void)
[v _I2C1_DO_SEND_RESTART_READ `(E9968 ~T0 @X0 1 sf ]
"453
[; ;mcc_generated_files/i2c1_master.c: 453: {
{
[e :U _I2C1_DO_SEND_RESTART_READ ]
[f ]
"454
[; ;mcc_generated_files/i2c1_master.c: 454:     I2C1_MasterEnableRestart();
[e ( _I2C1_MasterEnableRestart ..  ]
"455
[; ;mcc_generated_files/i2c1_master.c: 455:     return I2C1_SEND_ADR_READ;
[e ) . `E9968 1 ]
[e $UE 1510  ]
"456
[; ;mcc_generated_files/i2c1_master.c: 456: }
[e :UE 1510 ]
}
"458
[; ;mcc_generated_files/i2c1_master.c: 458: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART_WRITE(void)
[v _I2C1_DO_SEND_RESTART_WRITE `(E9968 ~T0 @X0 1 sf ]
"459
[; ;mcc_generated_files/i2c1_master.c: 459: {
{
[e :U _I2C1_DO_SEND_RESTART_WRITE ]
[f ]
"460
[; ;mcc_generated_files/i2c1_master.c: 460:     I2C1_MasterEnableRestart();
[e ( _I2C1_MasterEnableRestart ..  ]
"461
[; ;mcc_generated_files/i2c1_master.c: 461:     return I2C1_SEND_ADR_WRITE;
[e ) . `E9968 2 ]
[e $UE 1511  ]
"462
[; ;mcc_generated_files/i2c1_master.c: 462: }
[e :UE 1511 ]
}
"465
[; ;mcc_generated_files/i2c1_master.c: 465: static i2c1_fsm_states_t I2C1_DO_SEND_RESTART(void)
[v _I2C1_DO_SEND_RESTART `(E9968 ~T0 @X0 1 sf ]
"466
[; ;mcc_generated_files/i2c1_master.c: 466: {
{
[e :U _I2C1_DO_SEND_RESTART ]
[f ]
"467
[; ;mcc_generated_files/i2c1_master.c: 467:     I2C1_MasterEnableRestart();
[e ( _I2C1_MasterEnableRestart ..  ]
"468
[; ;mcc_generated_files/i2c1_master.c: 468:     return I2C1_SEND_ADR_READ;
[e ) . `E9968 1 ]
[e $UE 1512  ]
"469
[; ;mcc_generated_files/i2c1_master.c: 469: }
[e :UE 1512 ]
}
"471
[; ;mcc_generated_files/i2c1_master.c: 471: static i2c1_fsm_states_t I2C1_DO_SEND_STOP(void)
[v _I2C1_DO_SEND_STOP `(E9968 ~T0 @X0 1 sf ]
"472
[; ;mcc_generated_files/i2c1_master.c: 472: {
{
[e :U _I2C1_DO_SEND_STOP ]
[f ]
"473
[; ;mcc_generated_files/i2c1_master.c: 473:     I2C1_MasterStop();
[e ( _I2C1_MasterStop ..  ]
"474
[; ;mcc_generated_files/i2c1_master.c: 474:     return I2C1_IDLE;
[e ) . `E9968 0 ]
[e $UE 1513  ]
"475
[; ;mcc_generated_files/i2c1_master.c: 475: }
[e :UE 1513 ]
}
"477
[; ;mcc_generated_files/i2c1_master.c: 477: static i2c1_fsm_states_t I2C1_DO_RX_ACK(void)
[v _I2C1_DO_RX_ACK `(E9968 ~T0 @X0 1 sf ]
"478
[; ;mcc_generated_files/i2c1_master.c: 478: {
{
[e :U _I2C1_DO_RX_ACK ]
[f ]
"479
[; ;mcc_generated_files/i2c1_master.c: 479:     I2C1_MasterSendAck();
[e ( _I2C1_MasterSendAck ..  ]
"480
[; ;mcc_generated_files/i2c1_master.c: 480:     return I2C1_RCEN;
[e ) . `E9968 5 ]
[e $UE 1514  ]
"481
[; ;mcc_generated_files/i2c1_master.c: 481: }
[e :UE 1514 ]
}
"484
[; ;mcc_generated_files/i2c1_master.c: 484: static i2c1_fsm_states_t I2C1_DO_RX_NACK_STOP(void)
[v _I2C1_DO_RX_NACK_STOP `(E9968 ~T0 @X0 1 sf ]
"485
[; ;mcc_generated_files/i2c1_master.c: 485: {
{
[e :U _I2C1_DO_RX_NACK_STOP ]
[f ]
"486
[; ;mcc_generated_files/i2c1_master.c: 486:     I2C1_MasterSendNack();
[e ( _I2C1_MasterSendNack ..  ]
"487
[; ;mcc_generated_files/i2c1_master.c: 487:     return I2C1_SEND_STOP;
[e ) . `E9968 10 ]
[e $UE 1515  ]
"488
[; ;mcc_generated_files/i2c1_master.c: 488: }
[e :UE 1515 ]
}
"490
[; ;mcc_generated_files/i2c1_master.c: 490: static i2c1_fsm_states_t I2C1_DO_RX_NACK_RESTART(void)
[v _I2C1_DO_RX_NACK_RESTART `(E9968 ~T0 @X0 1 sf ]
"491
[; ;mcc_generated_files/i2c1_master.c: 491: {
{
[e :U _I2C1_DO_RX_NACK_RESTART ]
[f ]
"492
[; ;mcc_generated_files/i2c1_master.c: 492:     I2C1_MasterSendNack();
[e ( _I2C1_MasterSendNack ..  ]
"493
[; ;mcc_generated_files/i2c1_master.c: 493:     return I2C1_SEND_RESTART;
[e ) . `E9968 9 ]
[e $UE 1516  ]
"494
[; ;mcc_generated_files/i2c1_master.c: 494: }
[e :UE 1516 ]
}
"496
[; ;mcc_generated_files/i2c1_master.c: 496: static i2c1_fsm_states_t I2C1_DO_RESET(void)
[v _I2C1_DO_RESET `(E9968 ~T0 @X0 1 sf ]
"497
[; ;mcc_generated_files/i2c1_master.c: 497: {
{
[e :U _I2C1_DO_RESET ]
[f ]
"498
[; ;mcc_generated_files/i2c1_master.c: 498:     I2C1_Status.busy = 0;
[e = . _I2C1_Status 10 -> -> 0 `i `uc ]
"499
[; ;mcc_generated_files/i2c1_master.c: 499:     I2C1_Status.error = I2C1_NOERR;
[e = . _I2C1_Status 8 . `E355 0 ]
"500
[; ;mcc_generated_files/i2c1_master.c: 500:     return I2C1_RESET;
[e ) . `E9968 14 ]
[e $UE 1517  ]
"501
[; ;mcc_generated_files/i2c1_master.c: 501: }
[e :UE 1517 ]
}
"502
[; ;mcc_generated_files/i2c1_master.c: 502: static i2c1_fsm_states_t I2C1_DO_ADDRESS_NACK(void)
[v _I2C1_DO_ADDRESS_NACK `(E9968 ~T0 @X0 1 sf ]
"503
[; ;mcc_generated_files/i2c1_master.c: 503: {
{
[e :U _I2C1_DO_ADDRESS_NACK ]
[f ]
"504
[; ;mcc_generated_files/i2c1_master.c: 504:     I2C1_Status.addressNackCheck = 0;
[e = . _I2C1_Status 9 -> -> 0 `i `uc ]
"505
[; ;mcc_generated_files/i2c1_master.c: 505:     I2C1_Status.error = I2C1_FAIL;
[e = . _I2C1_Status 8 . `E355 2 ]
"506
[; ;mcc_generated_files/i2c1_master.c: 506:     switch(I2C1_Status.callbackTable[I2C1_ADDR_NACK](I2C1_Status.callbackPayload[I2C1_ADDR_NACK]))
[e $U 1520  ]
"507
[; ;mcc_generated_files/i2c1_master.c: 507:     {
{
"508
[; ;mcc_generated_files/i2c1_master.c: 508:         case I2C1_RESTART_READ:
[e :U 1521 ]
"509
[; ;mcc_generated_files/i2c1_master.c: 509:         case I2C1_RESTART_WRITE:
[e :U 1522 ]
"510
[; ;mcc_generated_files/i2c1_master.c: 510:             return I2C1_DO_SEND_RESTART();
[e ) ( _I2C1_DO_SEND_RESTART ..  ]
[e $UE 1518  ]
"511
[; ;mcc_generated_files/i2c1_master.c: 511:         default:
[e :U 1523 ]
"512
[; ;mcc_generated_files/i2c1_master.c: 512:             return I2C1_DO_SEND_STOP();
[e ) ( _I2C1_DO_SEND_STOP ..  ]
[e $UE 1518  ]
"513
[; ;mcc_generated_files/i2c1_master.c: 513:     }
}
[e $U 1519  ]
[e :U 1520 ]
[e [\ -> ( *U *U + &U . _I2C1_Status 0 * -> . `E9986 2 `ux -> -> # *U &U . _I2C1_Status 0 `ui `ux (1 *U + &U . _I2C1_Status 1 * -> . `E9986 2 `ux -> -> # *U &U . _I2C1_Status 1 `ui `ux `ui , $ -> . `E360 1 `ui 1521
 , $ -> . `E360 2 `ui 1522
 1523 ]
[e :U 1519 ]
"514
[; ;mcc_generated_files/i2c1_master.c: 514: }
[e :UE 1518 ]
}
"516
[; ;mcc_generated_files/i2c1_master.c: 516: void I2C1_BusCollisionIsr(void)
[v _I2C1_BusCollisionIsr `(v ~T0 @X0 1 ef ]
"517
[; ;mcc_generated_files/i2c1_master.c: 517: {
{
[e :U _I2C1_BusCollisionIsr ]
[f ]
"518
[; ;mcc_generated_files/i2c1_master.c: 518:     I2C1_MasterClearBusCollision();
[e ( _I2C1_MasterClearBusCollision ..  ]
"519
[; ;mcc_generated_files/i2c1_master.c: 519:     I2C1_Status.state = I2C1_RESET;
[e = . _I2C1_Status 7 . `E9968 14 ]
"520
[; ;mcc_generated_files/i2c1_master.c: 520: }
[e :UE 1524 ]
}
"522
[; ;mcc_generated_files/i2c1_master.c: 522: i2c1_operations_t I2C1_CallbackReturnStop(void *funPtr)
[v _I2C1_CallbackReturnStop `(E360 ~T0 @X0 1 ef1`*v ]
"523
[; ;mcc_generated_files/i2c1_master.c: 523: {
{
[e :U _I2C1_CallbackReturnStop ]
"522
[; ;mcc_generated_files/i2c1_master.c: 522: i2c1_operations_t I2C1_CallbackReturnStop(void *funPtr)
[v _funPtr `*v ~T0 @X0 1 r1 ]
"523
[; ;mcc_generated_files/i2c1_master.c: 523: {
[f ]
"524
[; ;mcc_generated_files/i2c1_master.c: 524:     return I2C1_STOP;
[e ) . `E360 0 ]
[e $UE 1525  ]
"525
[; ;mcc_generated_files/i2c1_master.c: 525: }
[e :UE 1525 ]
}
"527
[; ;mcc_generated_files/i2c1_master.c: 527: i2c1_operations_t I2C1_CallbackReturnReset(void *funPtr)
[v _I2C1_CallbackReturnReset `(E360 ~T0 @X0 1 ef1`*v ]
"528
[; ;mcc_generated_files/i2c1_master.c: 528: {
{
[e :U _I2C1_CallbackReturnReset ]
"527
[; ;mcc_generated_files/i2c1_master.c: 527: i2c1_operations_t I2C1_CallbackReturnReset(void *funPtr)
[v _funPtr `*v ~T0 @X0 1 r1 ]
"528
[; ;mcc_generated_files/i2c1_master.c: 528: {
[f ]
"529
[; ;mcc_generated_files/i2c1_master.c: 529:     return I2C1_RESET_LINK;
[e ) . `E360 4 ]
[e $UE 1526  ]
"530
[; ;mcc_generated_files/i2c1_master.c: 530: }
[e :UE 1526 ]
}
"532
[; ;mcc_generated_files/i2c1_master.c: 532: i2c1_operations_t I2C1_CallbackRestartWrite(void *funPtr)
[v _I2C1_CallbackRestartWrite `(E360 ~T0 @X0 1 ef1`*v ]
"533
[; ;mcc_generated_files/i2c1_master.c: 533: {
{
[e :U _I2C1_CallbackRestartWrite ]
"532
[; ;mcc_generated_files/i2c1_master.c: 532: i2c1_operations_t I2C1_CallbackRestartWrite(void *funPtr)
[v _funPtr `*v ~T0 @X0 1 r1 ]
"533
[; ;mcc_generated_files/i2c1_master.c: 533: {
[f ]
"534
[; ;mcc_generated_files/i2c1_master.c: 534:     return I2C1_RESTART_WRITE;
[e ) . `E360 2 ]
[e $UE 1527  ]
"535
[; ;mcc_generated_files/i2c1_master.c: 535: }
[e :UE 1527 ]
}
"537
[; ;mcc_generated_files/i2c1_master.c: 537: i2c1_operations_t I2C1_CallbackRestartRead(void *funPtr)
[v _I2C1_CallbackRestartRead `(E360 ~T0 @X0 1 ef1`*v ]
"538
[; ;mcc_generated_files/i2c1_master.c: 538: {
{
[e :U _I2C1_CallbackRestartRead ]
"537
[; ;mcc_generated_files/i2c1_master.c: 537: i2c1_operations_t I2C1_CallbackRestartRead(void *funPtr)
[v _funPtr `*v ~T0 @X0 1 r1 ]
"538
[; ;mcc_generated_files/i2c1_master.c: 538: {
[f ]
"539
[; ;mcc_generated_files/i2c1_master.c: 539:     return I2C1_RESTART_READ;
[e ) . `E360 1 ]
[e $UE 1528  ]
"540
[; ;mcc_generated_files/i2c1_master.c: 540: }
[e :UE 1528 ]
}
[v F10321 `(a ~T0 @X0 1 tf ]
"545
[; ;mcc_generated_files/i2c1_master.c: 545: static __attribute__((inline)) _Bool I2C1_MasterOpen(void)
[v _I2C1_MasterOpen `TF10321 ~T0 @X0 1 s ]
"546
[; ;mcc_generated_files/i2c1_master.c: 546: {
{
[e :U _I2C1_MasterOpen ]
[f ]
"547
[; ;mcc_generated_files/i2c1_master.c: 547:     if(!SSP1CON1bits.SSPEN)
[e $ ! ! != -> . . _SSP1CON1bits 0 2 `i -> 0 `i 1530  ]
"548
[; ;mcc_generated_files/i2c1_master.c: 548:     {
{
"549
[; ;mcc_generated_files/i2c1_master.c: 549:         SSP1STAT = 0x80;
[e = _SSP1STAT -> -> 128 `i `uc ]
"550
[; ;mcc_generated_files/i2c1_master.c: 550:         SSP1CON1 = 0x08;
[e = _SSP1CON1 -> -> 8 `i `uc ]
"551
[; ;mcc_generated_files/i2c1_master.c: 551:         SSP1CON2 = 0x00;
[e = _SSP1CON2 -> -> 0 `i `uc ]
"552
[; ;mcc_generated_files/i2c1_master.c: 552:         SSP1ADD = 0x9F;
[e = _SSP1ADD -> -> 159 `i `uc ]
"553
[; ;mcc_generated_files/i2c1_master.c: 553:         SSP1CON1bits.SSPEN = 1;
[e = . . _SSP1CON1bits 0 2 -> -> 1 `i `uc ]
"554
[; ;mcc_generated_files/i2c1_master.c: 554:         return 1;
[e ) -> -> 1 `i `a ]
[e $UE 1529  ]
"555
[; ;mcc_generated_files/i2c1_master.c: 555:     }
}
[e :U 1530 ]
"556
[; ;mcc_generated_files/i2c1_master.c: 556:     return 0;
[e ) -> -> 0 `i `a ]
[e $UE 1529  ]
"557
[; ;mcc_generated_files/i2c1_master.c: 557: }
[e :UE 1529 ]
}
[v F10323 `(v ~T0 @X0 1 tf ]
"559
[; ;mcc_generated_files/i2c1_master.c: 559: static __attribute__((inline)) void I2C1_MasterClose(void)
[v _I2C1_MasterClose `TF10323 ~T0 @X0 1 s ]
"560
[; ;mcc_generated_files/i2c1_master.c: 560: {
{
[e :U _I2C1_MasterClose ]
[f ]
"562
[; ;mcc_generated_files/i2c1_master.c: 562:     SSP1CON1bits.SSPEN = 0;
[e = . . _SSP1CON1bits 0 2 -> -> 0 `i `uc ]
"563
[; ;mcc_generated_files/i2c1_master.c: 563: }
[e :UE 1531 ]
}
[v F10325 `(uc ~T0 @X0 1 tf ]
"565
[; ;mcc_generated_files/i2c1_master.c: 565: static __attribute__((inline)) uint8_t I2C1_MasterGetRxData(void)
[v _I2C1_MasterGetRxData `TF10325 ~T0 @X0 1 s ]
"566
[; ;mcc_generated_files/i2c1_master.c: 566: {
{
[e :U _I2C1_MasterGetRxData ]
[f ]
"567
[; ;mcc_generated_files/i2c1_master.c: 567:     return SSP1BUF;
[e ) _SSP1BUF ]
[e $UE 1532  ]
"568
[; ;mcc_generated_files/i2c1_master.c: 568: }
[e :UE 1532 ]
}
[v F10327 `(v ~T0 @X0 1 tf1`uc ]
"570
[; ;mcc_generated_files/i2c1_master.c: 570: static __attribute__((inline)) void I2C1_MasterSendTxData(uint8_t data)
[v _I2C1_MasterSendTxData `TF10327 ~T0 @X0 1 s ]
"571
[; ;mcc_generated_files/i2c1_master.c: 571: {
{
[e :U _I2C1_MasterSendTxData ]
"570
[; ;mcc_generated_files/i2c1_master.c: 570: static __attribute__((inline)) void I2C1_MasterSendTxData(uint8_t data)
[v _data `uc ~T0 @X0 1 r1 ]
"571
[; ;mcc_generated_files/i2c1_master.c: 571: {
[f ]
"572
[; ;mcc_generated_files/i2c1_master.c: 572:     SSP1BUF = data;
[e = _SSP1BUF _data ]
"573
[; ;mcc_generated_files/i2c1_master.c: 573: }
[e :UE 1533 ]
}
[v F10330 `(v ~T0 @X0 1 tf ]
"575
[; ;mcc_generated_files/i2c1_master.c: 575: static __attribute__((inline)) void I2C1_MasterEnableRestart(void)
[v _I2C1_MasterEnableRestart `TF10330 ~T0 @X0 1 s ]
"576
[; ;mcc_generated_files/i2c1_master.c: 576: {
{
[e :U _I2C1_MasterEnableRestart ]
[f ]
"577
[; ;mcc_generated_files/i2c1_master.c: 577:     SSP1CON2bits.RSEN = 1;
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
"578
[; ;mcc_generated_files/i2c1_master.c: 578: }
[e :UE 1534 ]
}
[v F10332 `(v ~T0 @X0 1 tf ]
"580
[; ;mcc_generated_files/i2c1_master.c: 580: static __attribute__((inline)) void I2C1_MasterDisableRestart(void)
[v _I2C1_MasterDisableRestart `TF10332 ~T0 @X0 1 s ]
"581
[; ;mcc_generated_files/i2c1_master.c: 581: {
{
[e :U _I2C1_MasterDisableRestart ]
[f ]
"582
[; ;mcc_generated_files/i2c1_master.c: 582:     SSP1CON2bits.RSEN = 0;
[e = . . _SSP1CON2bits 0 1 -> -> 0 `i `uc ]
"583
[; ;mcc_generated_files/i2c1_master.c: 583: }
[e :UE 1535 ]
}
[v F10334 `(v ~T0 @X0 1 tf ]
"585
[; ;mcc_generated_files/i2c1_master.c: 585: static __attribute__((inline)) void I2C1_MasterStartRx(void)
[v _I2C1_MasterStartRx `TF10334 ~T0 @X0 1 s ]
"586
[; ;mcc_generated_files/i2c1_master.c: 586: {
{
[e :U _I2C1_MasterStartRx ]
[f ]
"587
[; ;mcc_generated_files/i2c1_master.c: 587:     SSP1CON2bits.RCEN = 1;
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
"588
[; ;mcc_generated_files/i2c1_master.c: 588: }
[e :UE 1536 ]
}
[v F10336 `(v ~T0 @X0 1 tf ]
"590
[; ;mcc_generated_files/i2c1_master.c: 590: static __attribute__((inline)) void I2C1_MasterStart(void)
[v _I2C1_MasterStart `TF10336 ~T0 @X0 1 s ]
"591
[; ;mcc_generated_files/i2c1_master.c: 591: {
{
[e :U _I2C1_MasterStart ]
[f ]
"592
[; ;mcc_generated_files/i2c1_master.c: 592:     SSP1CON2bits.SEN = 1;
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
"593
[; ;mcc_generated_files/i2c1_master.c: 593: }
[e :UE 1537 ]
}
[v F10338 `(v ~T0 @X0 1 tf ]
"595
[; ;mcc_generated_files/i2c1_master.c: 595: static __attribute__((inline)) void I2C1_MasterStop(void)
[v _I2C1_MasterStop `TF10338 ~T0 @X0 1 s ]
"596
[; ;mcc_generated_files/i2c1_master.c: 596: {
{
[e :U _I2C1_MasterStop ]
[f ]
"597
[; ;mcc_generated_files/i2c1_master.c: 597:     SSP1CON2bits.PEN = 1;
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
"598
[; ;mcc_generated_files/i2c1_master.c: 598: }
[e :UE 1538 ]
}
[v F10340 `(a ~T0 @X0 1 tf ]
"600
[; ;mcc_generated_files/i2c1_master.c: 600: static __attribute__((inline)) _Bool I2C1_MasterIsNack(void)
[v _I2C1_MasterIsNack `TF10340 ~T0 @X0 1 s ]
"601
[; ;mcc_generated_files/i2c1_master.c: 601: {
{
[e :U _I2C1_MasterIsNack ]
[f ]
"602
[; ;mcc_generated_files/i2c1_master.c: 602:     return SSP1CON2bits.ACKSTAT;
[e ) -> . . _SSP1CON2bits 0 6 `a ]
[e $UE 1539  ]
"603
[; ;mcc_generated_files/i2c1_master.c: 603: }
[e :UE 1539 ]
}
[v F10342 `(v ~T0 @X0 1 tf ]
"605
[; ;mcc_generated_files/i2c1_master.c: 605: static __attribute__((inline)) void I2C1_MasterSendAck(void)
[v _I2C1_MasterSendAck `TF10342 ~T0 @X0 1 s ]
"606
[; ;mcc_generated_files/i2c1_master.c: 606: {
{
[e :U _I2C1_MasterSendAck ]
[f ]
"607
[; ;mcc_generated_files/i2c1_master.c: 607:     SSP1CON2bits.ACKDT = 0;
[e = . . _SSP1CON2bits 0 5 -> -> 0 `i `uc ]
"608
[; ;mcc_generated_files/i2c1_master.c: 608:     SSP1CON2bits.ACKEN = 1;
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
"609
[; ;mcc_generated_files/i2c1_master.c: 609: }
[e :UE 1540 ]
}
[v F10344 `(v ~T0 @X0 1 tf ]
"611
[; ;mcc_generated_files/i2c1_master.c: 611: static __attribute__((inline)) void I2C1_MasterSendNack(void)
[v _I2C1_MasterSendNack `TF10344 ~T0 @X0 1 s ]
"612
[; ;mcc_generated_files/i2c1_master.c: 612: {
{
[e :U _I2C1_MasterSendNack ]
[f ]
"613
[; ;mcc_generated_files/i2c1_master.c: 613:     SSP1CON2bits.ACKDT = 1;
[e = . . _SSP1CON2bits 0 5 -> -> 1 `i `uc ]
"614
[; ;mcc_generated_files/i2c1_master.c: 614:     SSP1CON2bits.ACKEN = 1;
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
"615
[; ;mcc_generated_files/i2c1_master.c: 615: }
[e :UE 1541 ]
}
[v F10346 `(v ~T0 @X0 1 tf ]
"617
[; ;mcc_generated_files/i2c1_master.c: 617: static __attribute__((inline)) void I2C1_MasterClearBusCollision(void)
[v _I2C1_MasterClearBusCollision `TF10346 ~T0 @X0 1 s ]
"618
[; ;mcc_generated_files/i2c1_master.c: 618: {
{
[e :U _I2C1_MasterClearBusCollision ]
[f ]
"619
[; ;mcc_generated_files/i2c1_master.c: 619:     PIR3bits.BCL1IF = 0;
[e = . . _PIR3bits 0 1 -> -> 0 `i `uc ]
"620
[; ;mcc_generated_files/i2c1_master.c: 620: }
[e :UE 1542 ]
}
[v F10348 `(a ~T0 @X0 1 tf ]
"622
[; ;mcc_generated_files/i2c1_master.c: 622: static __attribute__((inline)) _Bool I2C1_MasterIsRxBufFull(void)
[v _I2C1_MasterIsRxBufFull `TF10348 ~T0 @X0 1 s ]
"623
[; ;mcc_generated_files/i2c1_master.c: 623: {
{
[e :U _I2C1_MasterIsRxBufFull ]
[f ]
"624
[; ;mcc_generated_files/i2c1_master.c: 624:     return SSP1STATbits.BF;
[e ) -> . . _SSP1STATbits 2 0 `a ]
[e $UE 1543  ]
"625
[; ;mcc_generated_files/i2c1_master.c: 625: }
[e :UE 1543 ]
}
[v F10350 `(v ~T0 @X0 1 tf ]
"627
[; ;mcc_generated_files/i2c1_master.c: 627: static __attribute__((inline)) void I2C1_MasterEnableIrq(void)
[v _I2C1_MasterEnableIrq `TF10350 ~T0 @X0 1 s ]
"628
[; ;mcc_generated_files/i2c1_master.c: 628: {
{
[e :U _I2C1_MasterEnableIrq ]
[f ]
"629
[; ;mcc_generated_files/i2c1_master.c: 629:     PIE3bits.SSP1IE = 1;
[e = . . _PIE3bits 0 0 -> -> 1 `i `uc ]
"630
[; ;mcc_generated_files/i2c1_master.c: 630: }
[e :UE 1544 ]
}
[v F10352 `(a ~T0 @X0 1 tf ]
"632
[; ;mcc_generated_files/i2c1_master.c: 632: static __attribute__((inline)) _Bool I2C1_MasterIsIrqEnabled(void)
[v _I2C1_MasterIsIrqEnabled `TF10352 ~T0 @X0 1 s ]
"633
[; ;mcc_generated_files/i2c1_master.c: 633: {
{
[e :U _I2C1_MasterIsIrqEnabled ]
[f ]
"634
[; ;mcc_generated_files/i2c1_master.c: 634:     return PIE3bits.SSP1IE;
[e ) -> . . _PIE3bits 0 0 `a ]
[e $UE 1545  ]
"635
[; ;mcc_generated_files/i2c1_master.c: 635: }
[e :UE 1545 ]
}
[v F10354 `(v ~T0 @X0 1 tf ]
"637
[; ;mcc_generated_files/i2c1_master.c: 637: static __attribute__((inline)) void I2C1_MasterDisableIrq(void)
[v _I2C1_MasterDisableIrq `TF10354 ~T0 @X0 1 s ]
"638
[; ;mcc_generated_files/i2c1_master.c: 638: {
{
[e :U _I2C1_MasterDisableIrq ]
[f ]
"639
[; ;mcc_generated_files/i2c1_master.c: 639:     PIE3bits.SSP1IE = 0;
[e = . . _PIE3bits 0 0 -> -> 0 `i `uc ]
"640
[; ;mcc_generated_files/i2c1_master.c: 640: }
[e :UE 1546 ]
}
[v F10356 `(v ~T0 @X0 1 tf ]
"642
[; ;mcc_generated_files/i2c1_master.c: 642: static __attribute__((inline)) void I2C1_MasterClearIrq(void)
[v _I2C1_MasterClearIrq `TF10356 ~T0 @X0 1 s ]
"643
[; ;mcc_generated_files/i2c1_master.c: 643: {
{
[e :U _I2C1_MasterClearIrq ]
[f ]
"644
[; ;mcc_generated_files/i2c1_master.c: 644:     PIR3bits.SSP1IF = 0;
[e = . . _PIR3bits 0 0 -> -> 0 `i `uc ]
"645
[; ;mcc_generated_files/i2c1_master.c: 645: }
[e :UE 1547 ]
}
[v F10358 `(v ~T0 @X0 1 tf ]
"647
[; ;mcc_generated_files/i2c1_master.c: 647: static __attribute__((inline)) void I2C1_MasterSetIrq(void)
[v _I2C1_MasterSetIrq `TF10358 ~T0 @X0 1 s ]
"648
[; ;mcc_generated_files/i2c1_master.c: 648: {
{
[e :U _I2C1_MasterSetIrq ]
[f ]
"649
[; ;mcc_generated_files/i2c1_master.c: 649:     PIR3bits.SSP1IF = 1;
[e = . . _PIR3bits 0 0 -> -> 1 `i `uc ]
"650
[; ;mcc_generated_files/i2c1_master.c: 650: }
[e :UE 1548 ]
}
[v F10360 `(v ~T0 @X0 1 tf ]
"652
[; ;mcc_generated_files/i2c1_master.c: 652: static __attribute__((inline)) void I2C1_MasterWaitForEvent(void)
[v _I2C1_MasterWaitForEvent `TF10360 ~T0 @X0 1 s ]
"653
[; ;mcc_generated_files/i2c1_master.c: 653: {
{
[e :U _I2C1_MasterWaitForEvent ]
[f ]
"654
[; ;mcc_generated_files/i2c1_master.c: 654:     while(1)
[e :U 1551 ]
"655
[; ;mcc_generated_files/i2c1_master.c: 655:     {
{
"656
[; ;mcc_generated_files/i2c1_master.c: 656:         if(PIR3bits.SSP1IF)
[e $ ! != -> . . _PIR3bits 0 0 `i -> 0 `i 1553  ]
"657
[; ;mcc_generated_files/i2c1_master.c: 657:         {
{
"658
[; ;mcc_generated_files/i2c1_master.c: 658:             break;
[e $U 1552  ]
"659
[; ;mcc_generated_files/i2c1_master.c: 659:         }
}
[e :U 1553 ]
"660
[; ;mcc_generated_files/i2c1_master.c: 660:     }
}
[e :U 1550 ]
[e $U 1551  ]
[e :U 1552 ]
"661
[; ;mcc_generated_files/i2c1_master.c: 661: }
[e :UE 1549 ]
}
