// Seed: 3082088222
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire module_0
);
  wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7
);
  tri0 [1 : ""] id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_5
  );
  parameter id_10 = -1 == 1;
  wire id_11;
  static logic id_12;
  assign id_9 = -1;
  wire id_13;
  ;
  assign id_7 = id_0;
endmodule
