{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716993506271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993506276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 22:38:26 2024 " "Processing started: Wed May 29 22:38:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993506276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993506276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MuseDash -c MuseDash " "Command: quartus_map --read_settings_files=on --write_settings_files=off MuseDash -c MuseDash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993506276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716993506522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716993506522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../verilog/LFSR.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/musedash.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/musedash.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuseDash " "Found entity 1: MuseDash" {  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/totalscore7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/totalscore7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TotalScore7Seg " "Found entity 1: TotalScore7Seg" {  } { { "../verilog/TotalScore7Seg.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TotalScore7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/textlcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/textlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TextLCD " "Found entity 1: TextLCD" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/scoreconversion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/scoreconversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreConversion " "Found entity 1: ScoreConversion" {  } { { "../verilog/ScoreConversion.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ScoreConversion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../verilog/Queue.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512041 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TAP ../verilog/TextLCD.v 17 Judgement.v(24) " "Verilog HDL macro warning at Judgement.v(24): overriding existing definition for macro \"TAP\", which was defined in \"../verilog/TextLCD.v\", line 17" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993512041 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "HOLD_START ../verilog/TextLCD.v 18 Judgement.v(25) " "Verilog HDL macro warning at Judgement.v(25): overriding existing definition for macro \"HOLD_START\", which was defined in \"../verilog/TextLCD.v\", line 18" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993512041 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "HOLD_MIDDLE ../verilog/TextLCD.v 19 Judgement.v(26) " "Verilog HDL macro warning at Judgement.v(26): overriding existing definition for macro \"HOLD_MIDDLE\", which was defined in \"../verilog/TextLCD.v\", line 19" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993512041 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel ../verilog/Judgement.v(119) " "Unrecognized synthesis attribute \"parallel\" at ../verilog/Judgement.v(119)" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512042 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "case ../verilog/Judgement.v(119) " "Unrecognized synthesis attribute \"case\" at ../verilog/Judgement.v(119)" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/judgement.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/judgement.v" { { "Info" "ISGN_ENTITY_NAME" "1 Judgement " "Found entity 1: Judgement" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../verilog/Debouncer.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/currentjudge7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/currentjudge7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CurrentJudge7Seg " "Found entity 1: CurrentJudge7Seg" {  } { { "../verilog/CurrentJudge7Seg.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/CurrentJudge7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../verilog/Controller.v " "Can't analyze file -- file ../verilog/Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716993512045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/bcd_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Adder " "Found entity 1: BCD_Adder" {  } { { "../verilog/BCD_Adder.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/BCD_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "../verilog/Address_Generator.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Address_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../verilog/Accumulator.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993512049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993512049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MuseDash " "Elaborating entity \"MuseDash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716993512112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Div Clk_Div:clock_divider " "Elaborating entity \"Clk_Div\" for hierarchy \"Clk_Div:clock_divider\"" {  } { { "../verilog/MuseDash.v" "clock_divider" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clk_Div.v(23) " "Verilog HDL assignment warning at Clk_Div.v(23): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993512122 "|MuseDash|Clk_Div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:addr_gen " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:addr_gen\"" {  } { { "../verilog/MuseDash.v" "addr_gen" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CurrentJudge7Seg CurrentJudge7Seg:cur_judgeup_7seg " "Elaborating entity \"CurrentJudge7Seg\" for hierarchy \"CurrentJudge7Seg:cur_judgeup_7seg\"" {  } { { "../verilog/MuseDash.v" "cur_judgeup_7seg" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TotalScore7Seg TotalScore7Seg:total_score_7seg " "Elaborating entity \"TotalScore7Seg\" for hierarchy \"TotalScore7Seg:total_score_7seg\"" {  } { { "../verilog/MuseDash.v" "total_score_7seg" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TextLCD TextLCD:textlcd " "Elaborating entity \"TextLCD\" for hierarchy \"TextLCD:textlcd\"" {  } { { "../verilog/MuseDash.v" "textlcd" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TextLCD.v(47) " "Verilog HDL assignment warning at TextLCD.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993512142 "|MuseDash|TextLCD:textlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TextLCD.v(67) " "Verilog HDL assignment warning at TextLCD.v(67): truncated value with size 32 to match size of target (8)" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993512145 "|MuseDash|TextLCD:textlcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:restart_debouncer " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:restart_debouncer\"" {  } { { "../verilog/MuseDash.v" "restart_debouncer" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Judgement Judgement:judge " "Elaborating entity \"Judgement\" for hierarchy \"Judgement:judge\"" {  } { { "../verilog/MuseDash.v" "judge" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2_delay2 Judgement.v(42) " "Verilog HDL or VHDL warning at Judgement.v(42): object \"count2_delay2\" assigned a value but never read" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716993512173 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(237) " "Verilog HDL warning at Judgement.v(237): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 237 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(238) " "Verilog HDL warning at Judgement.v(238): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 238 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(239) " "Verilog HDL warning at Judgement.v(239): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 239 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(240) " "Verilog HDL warning at Judgement.v(240): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 240 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(241) " "Verilog HDL warning at Judgement.v(241): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 241 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(242) " "Verilog HDL warning at Judgement.v(242): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 242 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(243) " "Verilog HDL warning at Judgement.v(243): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 243 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(244) " "Verilog HDL warning at Judgement.v(244): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 244 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(245) " "Verilog HDL warning at Judgement.v(245): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 245 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(246) " "Verilog HDL warning at Judgement.v(246): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 246 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993512175 "|MuseDash|Judgement:judge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Judgement:judge\|LFSR:random_gen " "Elaborating entity \"LFSR\" for hierarchy \"Judgement:judge\|LFSR:random_gen\"" {  } { { "../verilog/Judgement.v" "random_gen" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreConversion ScoreConversion:score_convesion " "Elaborating entity \"ScoreConversion\" for hierarchy \"ScoreConversion:score_convesion\"" {  } { { "../verilog/MuseDash.v" "score_convesion" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:accum " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:accum\"" {  } { { "../verilog/MuseDash.v" "accum" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Adder Accumulator:accum\|BCD_Adder:one_adder " "Elaborating entity \"BCD_Adder\" for hierarchy \"Accumulator:accum\|BCD_Adder:one_adder\"" {  } { { "../verilog/Accumulator.v" "one_adder" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue Queue:note_queue " "Elaborating entity \"Queue\" for hierarchy \"Queue:note_queue\"" {  } { { "../verilog/MuseDash.v" "note_queue" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:chart " "Elaborating entity \"ROM\" for hierarchy \"ROM:chart\"" {  } { { "../verilog/MuseDash.v" "chart" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993512208 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(7) " "Net \"ROM.data_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993514100 "|MuseDash|ROM:chart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(7) " "Net \"ROM.waddr_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993514100 "|MuseDash|ROM:chart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(7) " "Net \"ROM.we_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993514100 "|MuseDash|ROM:chart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_hoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_hoo " "Found entity 1: sld_ela_trigger_hoo" {  } { { "db/sld_ela_trigger_hoo.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_ela_trigger_hoo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993514990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993514990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_musedash_auto_signaltap_0_1_7373.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_MuseDash_auto_signaltap_0_1_7373 " "Found entity 1: sld_reserved_MuseDash_auto_signaltap_0_1_7373" {  } { { "db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkk " "Found entity 1: cmpr_mkk" {  } { { "db/cmpr_mkk.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_mkk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkk " "Found entity 1: cmpr_nkk" {  } { { "db/cmpr_nkk.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_nkk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa24 " "Found entity 1: altsyncram_sa24" {  } { { "db/altsyncram_sa24.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_sa24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6tc " "Found entity 1: mux_6tc" {  } { { "db/mux_6tc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/mux_6tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/decode_lvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993515998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993515998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993516042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993516042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993516098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993516098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993516131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993516131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b3j " "Found entity 1: cntr_b3j" {  } { { "db/cntr_b3j.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_b3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993516177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993516177 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993516511 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716993516599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.29.22:38:38 Progress: Loading sld6f7e198c/alt_sld_fab_wrapper_hw.tcl " "2024.05.29.22:38:38 Progress: Loading sld6f7e198c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993518785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993520874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993520937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993524494 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716993525174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6f7e198c/alt_sld_fab.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993525569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993525569 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:chart\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:chart\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MuseDash.ram0_ROM_16bd8.hdl.mif " "Parameter INIT_FILE set to db/MuseDash.ram0_ROM_16bd8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993526544 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716993526544 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716993526544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:chart\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"ROM:chart\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993526568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:chart\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"ROM:chart\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MuseDash.ram0_ROM_16bd8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MuseDash.ram0_ROM_16bd8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993526568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993526568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh61 " "Found entity 1: altsyncram_gh61" {  } { { "db/altsyncram_gh61.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_gh61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993526600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993526600 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716993526817 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 84 -1 0 } } { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716993526876 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716993526877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716993526945 "|MuseDash|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716993526945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993527020 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[0\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[0\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[1\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[1\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[2\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[2\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[3\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[3\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[4\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[4\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[5\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[5\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[6\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[6\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[7\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[7\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993527123 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716993527123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716993527673 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 53 61 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 53 of its 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1716993528590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716993528608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993528608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1648 " "Implemented 1648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716993528733 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716993528733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Implemented 1552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716993528733 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716993528733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716993528733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993528762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 22:38:48 2024 " "Processing ended: Wed May 29 22:38:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993528762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993528762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993528762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993528762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716993529790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993529796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 22:38:49 2024 " "Processing started: Wed May 29 22:38:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993529796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716993529796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MuseDash -c MuseDash " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MuseDash -c MuseDash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716993529796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716993529860 ""}
{ "Info" "0" "" "Project  = MuseDash" {  } {  } 0 0 "Project  = MuseDash" 0 0 "Fitter" 0 0 1716993529860 ""}
{ "Info" "0" "" "Revision = MuseDash" {  } {  } 0 0 "Revision = MuseDash" 0 0 "Fitter" 0 0 1716993529861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716993529925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716993529926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MuseDash EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"MuseDash\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716993529936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716993529978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716993529978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716993530216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716993530219 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716993530289 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716993530289 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716993530293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716993530293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716993530293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716993530293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716993530293 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716993530293 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716993530294 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716993530491 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716993531284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716993531284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716993531284 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716993531284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MuseDash.sdc " "Synopsys Design Constraints File file not found: 'MuseDash.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716993531290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div2 " "Node: TextLCD:textlcd\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|count1\[4\] TextLCD:textlcd\|clk_div2 " "Register TextLCD:textlcd\|count1\[4\] is being clocked by TextLCD:textlcd\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993531293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716993531293 "|MuseDash|TextLCD:textlcd|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div1 " "Node: TextLCD:textlcd\|clk_div1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div2 TextLCD:textlcd\|clk_div1 " "Register TextLCD:textlcd\|clk_div2 is being clocked by TextLCD:textlcd\|clk_div1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993531293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716993531293 "|MuseDash|TextLCD:textlcd|clk_div1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div1 clk " "Register TextLCD:textlcd\|clk_div1 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993531293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716993531293 "|MuseDash|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_buf " "Node: TextLCD:textlcd\|clk_buf was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|address\[4\] TextLCD:textlcd\|clk_buf " "Register TextLCD:textlcd\|address\[4\] is being clocked by TextLCD:textlcd\|clk_buf" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993531293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716993531293 "|MuseDash|TextLCD:textlcd|clk_buf"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Div:clock_divider\|clk_div " "Node: Clk_Div:clock_divider\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Judgement:judge\|count2 Clk_Div:clock_divider\|clk_div " "Register Judgement:judge\|count2 is being clocked by Clk_Div:clock_divider\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993531293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716993531293 "|MuseDash|Clk_Div:clock_divider|clk_div"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993531301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993531301 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1716993531301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716993531301 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716993531301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716993531301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716993531301 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716993531301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Div:clock_divider\|clk_div  " "Automatically promoted node Clk_Div:clock_divider\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|accum_now~0 " "Destination node Judgement:judge\|accum_now~0" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Div:clock_divider\|clk_div~0 " "Destination node Clk_Div:clock_divider\|clk_div~0" {  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|clk_div_delay " "Destination node Judgement:judge\|clk_div_delay" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|cur_notedown~0 " "Destination node Judgement:judge\|cur_notedown~0" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TextLCD:textlcd\|clk_buf  " "Automatically promoted node TextLCD:textlcd\|clk_buf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TextLCD:textlcd\|clk_buf~1 " "Destination node TextLCD:textlcd\|clk_buf~1" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_E~output " "Destination node LCD_E~output" {  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 3546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TextLCD:textlcd\|clk_div2  " "Automatically promoted node TextLCD:textlcd\|clk_div2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TextLCD:textlcd\|clk_div2~0 " "Destination node TextLCD:textlcd\|clk_div2~0" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "restart_and_rst_n_debounced  " "Automatically promoted node restart_and_rst_n_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|LFSR:random_gen\|lfsr_reg\[0\] " "Destination node Judgement:judge\|LFSR:random_gen\|lfsr_reg\[0\]" {  } { { "../verilog/LFSR.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|notedown_judged " "Destination node Judgement:judge\|notedown_judged" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Judgement:judge\|noteup_judged " "Destination node Judgement:judge\|noteup_judged" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TextLCD:textlcd\|clk_div1 " "Destination node TextLCD:textlcd\|clk_div1" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartusprimelite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 2932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartusprimelite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartusprimelite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716993531399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716993531399 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartusprimelite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 0 { 0 ""} 0 2380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716993531399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716993531653 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716993531655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716993531655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716993531657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716993531661 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716993531664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716993531664 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716993531665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716993531704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716993531706 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716993531706 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716993531943 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716993531949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716993533291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716993533479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716993533514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716993534360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716993534360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716993534661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716993536994 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716993536994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716993537276 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1716993537276 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716993537276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716993537278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716993537386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716993537401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716993537637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716993537637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716993537866 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716993538291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/output_files/MuseDash.fit.smsg " "Generated suppressed messages file E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/output_files/MuseDash.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716993538854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6726 " "Peak virtual memory: 6726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993539276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 22:38:59 2024 " "Processing ended: Wed May 29 22:38:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993539276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993539276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993539276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716993539276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716993540231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993540237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 22:39:00 2024 " "Processing started: Wed May 29 22:39:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993540237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716993540237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MuseDash -c MuseDash " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MuseDash -c MuseDash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716993540237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716993540458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716993542566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716993542634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993542861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 22:39:02 2024 " "Processing ended: Wed May 29 22:39:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993542861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993542861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993542861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716993542861 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716993543467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716993543877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993543883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 22:39:03 2024 " "Processing started: Wed May 29 22:39:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993543883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716993543883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MuseDash -c MuseDash " "Command: quartus_sta MuseDash -c MuseDash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716993543883 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716993543949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716993544057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716993544057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544100 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716993544457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716993544457 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716993544457 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1716993544457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MuseDash.sdc " "Synopsys Design Constraints File file not found: 'MuseDash.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716993544463 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div2 " "Node: TextLCD:textlcd\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|count1\[4\] TextLCD:textlcd\|clk_div2 " "Register TextLCD:textlcd\|count1\[4\] is being clocked by TextLCD:textlcd\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544466 "|MuseDash|TextLCD:textlcd|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div1 " "Node: TextLCD:textlcd\|clk_div1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div2 TextLCD:textlcd\|clk_div1 " "Register TextLCD:textlcd\|clk_div2 is being clocked by TextLCD:textlcd\|clk_div1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544466 "|MuseDash|TextLCD:textlcd|clk_div1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div1 clk " "Register TextLCD:textlcd\|clk_div1 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544466 "|MuseDash|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_buf " "Node: TextLCD:textlcd\|clk_buf was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|address\[4\] TextLCD:textlcd\|clk_buf " "Register TextLCD:textlcd\|address\[4\] is being clocked by TextLCD:textlcd\|clk_buf" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544466 "|MuseDash|TextLCD:textlcd|clk_buf"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Div:clock_divider\|clk_div " "Node: Clk_Div:clock_divider\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Judgement:judge\|count2 Clk_Div:clock_divider\|clk_div " "Register Judgement:judge\|count2 is being clocked by Clk_Div:clock_divider\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544466 "|MuseDash|Clk_Div:clock_divider|clk_div"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993544470 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993544470 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716993544470 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716993544471 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1716993544479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.951 " "Worst-case setup slack is 43.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.951               0.000 altera_reserved_tck  " "   43.951               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.992 " "Worst-case recovery slack is 93.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.992               0.000 altera_reserved_tck  " "   93.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 altera_reserved_tck  " "    1.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.584 " "Worst-case minimum pulse width slack is 49.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.584               0.000 altera_reserved_tck  " "   49.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544504 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.301 ns " "Worst Case Available Settling Time: 342.301 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716993544531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1716993544534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716993544553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716993544795 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div2 " "Node: TextLCD:textlcd\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|count1\[4\] TextLCD:textlcd\|clk_div2 " "Register TextLCD:textlcd\|count1\[4\] is being clocked by TextLCD:textlcd\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544868 "|MuseDash|TextLCD:textlcd|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div1 " "Node: TextLCD:textlcd\|clk_div1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div2 TextLCD:textlcd\|clk_div1 " "Register TextLCD:textlcd\|clk_div2 is being clocked by TextLCD:textlcd\|clk_div1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544868 "|MuseDash|TextLCD:textlcd|clk_div1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div1 clk " "Register TextLCD:textlcd\|clk_div1 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544868 "|MuseDash|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_buf " "Node: TextLCD:textlcd\|clk_buf was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|address\[4\] TextLCD:textlcd\|clk_buf " "Register TextLCD:textlcd\|address\[4\] is being clocked by TextLCD:textlcd\|clk_buf" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544868 "|MuseDash|TextLCD:textlcd|clk_buf"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Div:clock_divider\|clk_div " "Node: Clk_Div:clock_divider\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Judgement:judge\|count2 Clk_Div:clock_divider\|clk_div " "Register Judgement:judge\|count2 is being clocked by Clk_Div:clock_divider\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993544868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993544868 "|MuseDash|Clk_Div:clock_divider|clk_div"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993544870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993544870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716993544870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.742 " "Worst-case setup slack is 44.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.742               0.000 altera_reserved_tck  " "   44.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 altera_reserved_tck  " "    0.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.723 " "Worst-case recovery slack is 94.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.723               0.000 altera_reserved_tck  " "   94.723               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.881 " "Worst-case removal slack is 0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 altera_reserved_tck  " "    0.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993544893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993544893 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.334 ns " "Worst Case Available Settling Time: 343.334 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993544927 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716993544927 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1716993544931 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div2 " "Node: TextLCD:textlcd\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|count1\[4\] TextLCD:textlcd\|clk_div2 " "Register TextLCD:textlcd\|count1\[4\] is being clocked by TextLCD:textlcd\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993545006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993545006 "|MuseDash|TextLCD:textlcd|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_div1 " "Node: TextLCD:textlcd\|clk_div1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div2 TextLCD:textlcd\|clk_div1 " "Register TextLCD:textlcd\|clk_div2 is being clocked by TextLCD:textlcd\|clk_div1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993545007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993545007 "|MuseDash|TextLCD:textlcd|clk_div1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|clk_div1 clk " "Register TextLCD:textlcd\|clk_div1 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993545007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993545007 "|MuseDash|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TextLCD:textlcd\|clk_buf " "Node: TextLCD:textlcd\|clk_buf was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TextLCD:textlcd\|address\[4\] TextLCD:textlcd\|clk_buf " "Register TextLCD:textlcd\|address\[4\] is being clocked by TextLCD:textlcd\|clk_buf" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993545007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993545007 "|MuseDash|TextLCD:textlcd|clk_buf"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Div:clock_divider\|clk_div " "Node: Clk_Div:clock_divider\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Judgement:judge\|count2 Clk_Div:clock_divider\|clk_div " "Register Judgement:judge\|count2 is being clocked by Clk_Div:clock_divider\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716993545007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716993545007 "|MuseDash|Clk_Div:clock_divider|clk_div"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993545008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716993545008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716993545008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.297 " "Worst-case setup slack is 47.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.297               0.000 altera_reserved_tck  " "   47.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993545013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 altera_reserved_tck  " "    0.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993545018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.919 " "Worst-case recovery slack is 96.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.919               0.000 altera_reserved_tck  " "   96.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993545021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 altera_reserved_tck  " "    0.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993545024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716993545027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716993545027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.680 ns " "Worst Case Available Settling Time: 346.680 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716993545060 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716993545060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716993545354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716993545356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993545417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 22:39:05 2024 " "Processing ended: Wed May 29 22:39:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993545417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993545417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993545417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716993545417 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716993546098 ""}
