/*
 * Copyright (C) 2015 Intel
 *
 * Configuration settings for the Axxia AXM5500
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __CONFIG_H
#define __CONFIG_H

#ifdef CONFIG_TARGET_SIMULATION

/*
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
  Simulation Specific Stuff
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
*/

#define CONFIG_AXXIA_XLF_SIM
#define CONFIG_AXXIA_SIM
#define ARM64

/*#define CONFIG_AXXIA_AXM_I2C*/

/*
  ==============================================================================
  ==============================================================================
  Constants
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_BOOTDELAY   0
#define COUNTER_FREQUENCY  128000000
#define CONFIG_BAUDRATE    9600

/********** FEMAC PHY ADDRESS *************/
#define CONFIG_AXXIA_PHY_ADDRESS 0x3

#define SYSCACHE_SIZE (24 * SZ_1M)

/* HACK: Define it until cache coherency is figured out */
/* #define USE_CACHE_SYNC */

/*
  ==============================================================================
  ==============================================================================
  I2C
  ==============================================================================
  ==============================================================================
*/

#if 0
#ifndef __ASSEMBLY__
#define CONFIG_CMD_I2C
#define CONFIG_CMD_SDRAM
#define CONFIG_AXXIA_I2C
#define CONFIG_I2C_MULTI_BUS
#define CONFIG_SYS_MAX_I2C_BUS 4
#define CONFIG_SYS_I2C_SPEED 100000


#define AI2C_REG_I2C_X7_GLOBAL_CONTROL     (0x0000)   /*!< Offset to reg
                                                        Global Control */
#define AI2C_REG_I2C_X7_INTERRUPT_STATUS   (0x0004)   /*!< Offset to reg
                                                        Interrupt Status */
#define AI2C_REG_I2C_X7_INTERRUPT_ENABLE   (0x0008)   /*!< Offset to reg
                                                        Interrupt Enable */
#define AI2C_REG_I2C_X7_WAIT_TIMER_CONTROL (0x000C)   /*!< Offset to reg
                                                        Wait Timer Control */
#define AI2C_REG_I2C_X7_IBML_TIMEOUT       (0x0010)   /*!< Offset to reg
                                                        IBML Timeout */
#define AI2C_REG_I2C_X7_IBML_LOW_MEXT      (0x0014)   /*!< Offset to reg
                                                        IBML Low MEXT */
#define AI2C_REG_I2C_X7_IBML_LOW_SEXT      (0x0018)   /*!< Offset to reg
                                                        IBML Low SEXT */
#define AI2C_REG_I2C_X7_TIMER_CLOCK_DIV    (0x001C)   /*!< Offset to reg
                                                        Timer Clock Division */
#define AI2C_REG_I2C_X7_I2C_BUS_MONITOR    (0x0020)   /*!< Offset to reg I2C
                                                        Bus Monitor */
#define AI2C_REG_I2C_X7_SOFT_RESET         (0x0024)   /*!< Offset to reg Soft
                                                        Reset */
#define AI2C_REG_I2C_X7_MST_COMMAND        (0x0028)   /*!< Offset to reg
                                                        Master Command */
#define AI2C_REG_I2C_X7_MST_RX_XFER        (0x002C)   /*!< Offset to reg
                                                        Master Receive
                                                        Transfer */
#define AI2C_REG_I2C_X7_MST_TX_XFER        (0x0030)   /*!< Offset to reg
                                                        Master Transmit
                                                        Transfer */
#define AI2C_REG_I2C_X7_MST_ADDR_1         (0x0034)   /*!< Offset to reg
                                                        Master Address 1 */
#define AI2C_REG_I2C_X7_MST_ADDR_2         (0x0038)   /*!< Offset to reg
                                                        Master Address 2 */
#define AI2C_REG_I2C_X7_MST_DATA           (0x003C)   /*!< Offset to reg
                                                        Master Data */
#define AI2C_REG_I2C_X7_MST_TX_FIFO        (0x0040)   /*!< Offset to reg
                                                        Master Transmit FIFO */
#define AI2C_REG_I2C_X7_MST_RX_FIFO        (0x0044)   /*!< Offset to reg
                                                        Master Receive FIFO */
#define AI2C_REG_I2C_X7_MST_INT_ENABLE     (0x0048)   /*!< Offset to reg
                                                        Master Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_MST_INT_STATUS     (0x004C)   /*!< Offset to reg
                                                        Master Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_MST_TX_BYTES_XFRD  (0x0050)   /*!< Offset to reg
                                                        Master TX Bytes
                                                        Transferred */
#define AI2C_REG_I2C_X7_MST_RX_BYTES_XFRD  (0x0054)   /*!< Offset to reg
                                                        Master RX Bytes
                                                        Transferred */
#define AI2C_REG_I2C_X7_SLV_ADDR_DEC_CTL   (0x0058)   /*!< Offset to reg
                                                        Slave Address
                                                        Decrement Ctl */
#define AI2C_REG_I2C_X7_SLV_ADDR_1         (0x005C)   /*!< Offset to reg
                                                        Slave Address 1 */
#define AI2C_REG_I2C_X7_SLV_ADDR_2         (0x0060)   /*!< Offset to reg
                                                        Slave Address 2 */
#define AI2C_REG_I2C_X7_SLV_RX_CTL         (0x0064)   /*!< Offset to reg
                                                        Slave Receive Control */
#define AI2C_REG_I2C_X7_SLV_DATA           (0x0068)   /*!< Offset to reg
                                                        Slave Data */
#define AI2C_REG_I2C_X7_SLV_RX_FIFO        (0x006C)   /*!< Offset to reg
                                                        Slave Receive FIFO */
#define AI2C_REG_I2C_X7_SLV_INT_ENABLE     (0x0070)   /*!< Offset to reg
                                                        Slave Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_SLV_INT_STATUS     (0x0074)   /*!< Offset to reg
                                                        Slave Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_SLV_READ_DUMMY     (0x0078)   /*!< Offset to reg
                                                        Slave Read Dummy */
#define AI2C_REG_I2C_X7_SCL_HIGH_PERIOD    (0x0080)   /*!< Offset to reg
                                                        SCL High Period */
#define AI2C_REG_I2C_X7_SCL_LOW_PERIOD     (0x0084)   /*!< Offset to reg
                                                        SCL Low Period */
#define AI2C_REG_I2C_X7_SPIKE_FLTR_LEN     (0x0088)   /*!< Offset to reg
                                                        Spike Filter Length */
#define AI2C_REG_I2C_X7_SDA_SETUP_TIME     (0x008C)   /*!< Offset to reg
                                                        SDA Setup Time */
#define AI2C_REG_I2C_X7_SDA_HOLD_TIME      (0x0090)   /*!< Offset to reg
                                                        SDA Hold Time */
#define AI2C_REG_I2C_X7_SMB_ALERT          (0x0094)   /*!< Offset to reg
                                                        SMB Alert */
#define AI2C_REG_I2C_X7_UDID_W7            (0x0098)   /*!< Offset to reg
                                                        UDID W7 */
#define AI2C_REG_I2C_X7_UDID_W7_DEFAULT    (0x00000008) /*!< Def value reg
                                                        UDID W7 */
#define AI2C_REG_I2C_X7_UDID_W6            (0x009C)   /*!< Offset to reg
                                                        UDID W6 */
#define AI2C_REG_I2C_X7_UDID_W5            (0x00A0)   /*!< Offset to reg
                                                        UDID W5 */
#define AI2C_REG_I2C_X7_UDID_W4            (0x00A4)   /*!< Offset to reg
                                                        UDID W4 */
#define AI2C_REG_I2C_X7_UDID_W4_DEFAULT    (0x00000004) /*!< Def value reg
                                                        UDID W4 */
#define AI2C_REG_I2C_X7_UDID_W3            (0x00A8)   /*!< Offset to reg
                                                        UDID W3 */
#define AI2C_REG_I2C_X7_UDID_W2            (0x00AC)   /*!< Offset to reg
                                                        UDID W2 */
#define AI2C_REG_I2C_X7_UDID_W1            (0x00B0)   /*!< Offset to reg
                                                        UDID W1 */
#define AI2C_REG_I2C_X7_UDID_W0            (0x00B4)   /*!< Offset to reg
                                                        UDID W0 */
#define AI2C_REG_I2C_X7_ARPPEC_CFG_STAT    (0x00B8)   /*!< Offset to reg
                                                        ARPPEC Cfg Status */
#define AI2C_REG_I2C_X7_SLV_ARP_INT_ENABLE (0x00BC)   /*!< Offset to reg
                                                        Slave ARP Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_SLV_ARP_INT_STATUS (0x00C0)   /*!< Offset to reg
                                                        Slave ARP Interrupt
                                                        Slave ARP Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_MST_ARP_INT_ENABLE (0x00C4)   /*!< Offset to reg
                                                        Master ARP Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_MST_ARP_INT_STATUS (0x00C8)   /*!< Offset to reg
                                                        Master ARP Interrupt
                                                        Status */
/*
** Unused                                  0x00CC - 0x00FC
*/

#endif	/* __ASSEMBLY__ */
#endif

/*
  ==============================================================================
  ==============================================================================
  Features.
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_REDUNDANT_UBOOT
#define CONFIG_REDUNDANT_UBOOT_AUTO

#define CONFIG_AXXIA_MDIO
#define CONFIG_AXXIA_NEMAC
/*#define CONFIG_AXXIA_EIOA*/

#define CONFIG_SYS_CNTR_FREQ 62500000

#define CONFIG_EXTRA_ENV_SETTINGS		\
	"loadaddr=0x80100000\0"			\
	"kernel_addr=0x100000\0"		\
	"ramdisk_addr=0x800000\0"		\
	"ramdisk_size=0x2000000\0"		\
	"fdt_high=0xffffffffffffffff\0"		\
	"initrd_high=0xffffffffffffffff\0"	\
	"kernel_start=0x581200000\0"		\
	"kernel_load=0x806f0000\0"		\
	"kernel_size=0x1000000\0"		\
	"console=ttyAMA0,115200n8\0"

#define CONFIG_BOOTARGS		"root=/dev/vda console=ttyAMA0,115200 " \
				"earlycon=pl011,0x8080000000 " \
				"mem=2G"
#define CONFIG_BOOTCOMMAND	"bootm 4010000 - 4000000"

/*#define CONFIG_MEMORY_RETENTION*/

#define SSP_DEFAULT_CLOCK  1000000

/*#define CONFIG_AXXIA_PCI*/
/*#define CONFIG_SPL_PCI_SUPPORT*/

/*#define CONFIG_AXXIA_FEMAC*/
/*#define CONFIG_AXXIA_EIOA*/

#define CONFIG_CMD_SBB

#endif	/* CONFIG_TARGET_SIMULATION */

#ifdef CONFIG_TARGET_EMULATION

/*
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
  Emulation Specific Stuff
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
*/

/*#define CONFIG_AXXIA_XLF_EMU_V_1_0*/
#define CONFIG_AXXIA_XLF_EMU
#define CONFIG_AXXIA_EMU
#define ARM64

/*
  ==============================================================================
  ==============================================================================
  Constants
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_BOOTDELAY 3
#define COUNTER_FREQUENCY_MULTIPLIER
#define COUNTER_FREQUENCY  5000000
#define CONFIG_BAUDRATE    9600

/********** FEMAC PHY ADDRESS *************/
#define CONFIG_AXXIA_PHY_ADDRESS 0x3

#define SYSCACHE_SIZE (16 * SZ_1M)

/* HACK: Define it until cache coherency is figured out */
/* #define USE_CACHE_SYNC */

/* #define CONFIG_AXXIA_PCI */

/*
  ==============================================================================
  ==============================================================================
  Features.
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_REDUNDANT_UBOOT
#define CONFIG_REDUNDANT_UBOOT_AUTO

#define CONFIG_BOOTP_ID_CACHE_SIZE 32

/*#define CONFIG_SYS_DCACHE_OFF*/

#define CONFIG_SYS_CNTR_FREQ 4000000

/*#define CONFIG_MEMORY_RETENTION*/

#define SSP_DEFAULT_CLOCK  1000000

#define CONFIG_AXXIA_MDIO
#define CONFIG_AXXIA_NEMAC
/*#define CONFIG_AXXIA_EIOA*/

#define CONFIG_BOOTDELAY 3

#define CONFIG_EXTRA_ENV_SETTINGS \
	"baudrate=9600\0" \
	"bootargs=console=ttyAMA0 mem=1024M ip=dhcp root=/dev/nfs rw\0" \
	"bootdelay=5\0" \
	"ethact=NEMAC\0" \
	"fdt_high=0x20000000\0" \
	"initrd_high=0x20000000\0" \
	"loadaddr=4000000\0" \
	"stderr=serial\0" \
	"stdin=serial\0" \
	"stdout=serial\0"

#define CONFIG_BOOTCOMMAND "setenv autoload ; dhcp ; bootm"

#endif	/* CONFIG_TARGET_EMULATION */

#ifdef CONFIG_TARGET_HARDWARE

/*
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
  Hardware Specific Stuff
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
*/

#define CONFIG_AXXIA_XLF
#define ARM64

/*
  ==============================================================================
  ==============================================================================
  Constants
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_BOOTDELAY   3
#define COUNTER_FREQUENCY  256000000
#define DEFAULT_SDCR_VALUE 0x00080a02
#define CONFIG_BAUDRATE    9600

#define CONFIG_LSI_CLOCKS

#define SYSCACHE_SIZE (24 * SZ_1M)

/*
  ==============================================================================
  ==============================================================================
  Features.
  ==============================================================================
  ==============================================================================
*/

/*#define SYSCACHE_ONLY_MODE*/
#define CONFIG_ANY_XLF

/*
  Switch to normal mode on v1.0 silicon.  Note that v1.0 silicon does
  not fully support normal mode.  Linux boots, but coherent IO is not
  possible.
*/

/*#define AXXIA_FORCE_NORMAL_MODE*/

/*
  Switch to secure mode on v1.1 silicon.
*/

/*#define AXXIA_FORCE_SECURE_MODE*/

/*
  OR in the fuse force register's pv and cnpv fields when initializing
  pfuse.
*/

#define AXXIA_OR_IN_FUSE_FORCE

/*
  Start the secondary cores in U-Boot.

  This is a work-around required if using Linux releases before
  8.8.1.21 It only applies in NORMAL mode.  It is NOT required for
  Linux 3.4 (7.8.x.x).
*/

/*#define AXXIA_START_SECONDARY_CORES*/

#define CONFIG_REDUNDANT_UBOOT

#define CONFIG_SYS_CNTR_FREQ 4000000

#define CONFIG_MEMORY_RETENTION

#define CONFIG_CMD_SBB

#define SSP_DEFAULT_CLOCK  4000000

#define CONFIG_AXXIA_PCI
/*#define CONFIG_SPL_PCI_SUPPORT*/

#define CONFIG_AXXIA_EIOA
#ifdef CONFIG_AXXIA_EIOA
#define EIOA_SYSTEM_MEMORY ((phys_size_t) 1 << 32)
#endif

/********** NEMAC PHY ADDRESS *************/
#define CONFIG_AXXIA_PHY_ADDRESS 0x7

#define CONFIG_AXXIA_MDIO
#define CONFIG_AXXIA_NEMAC

#define CONFIG_BOOTDELAY 3

#define CONFIG_EXTRA_ENV_SETTINGS \
	"baudrate=9600\0" \
	"bootargs=console=ttyAMA0 mem=2G ip=dhcp root=/dev/nfs rw\0" \
	"ethact=NEMAC\0" \
	"fdt_high=0x20000000\0" \
	"initrd_high=0x20000000\0" \
	"loadaddr=4000000\0" \
	"stderr=serial\0" \
	"stdin=serial\0" \
	"stdout=serial\0"

#define CONFIG_BOOTCOMMAND "setenv autoload ; dhcp ; bootm"

#define CONFIG_CMD_SBB

#define CONFIG_AXXIA_AXM_I2C
#define CONFIG_CMD_I2C
#define CONFIG_CMD_SDRAM
#define CONFIG_AXXIA_I2C
#define CONFIG_I2C_MULTI_BUS
#define CONFIG_SYS_MAX_I2C_BUS 13
#define CONFIG_SYS_I2C_SPEED 100000


#define AI2C_REG_I2C_X7_GLOBAL_CONTROL     (0x0000)   /*!< Offset to reg
                                                        Global Control */
#define AI2C_REG_I2C_X7_INTERRUPT_STATUS   (0x0004)   /*!< Offset to reg
                                                        Interrupt Status */
#define AI2C_REG_I2C_X7_INTERRUPT_ENABLE   (0x0008)   /*!< Offset to reg
                                                        Interrupt Enable */
#define AI2C_REG_I2C_X7_WAIT_TIMER_CONTROL (0x000C)   /*!< Offset to reg
                                                        Wait Timer Control */
#define AI2C_REG_I2C_X7_IBML_TIMEOUT       (0x0010)   /*!< Offset to reg
                                                        IBML Timeout */
#define AI2C_REG_I2C_X7_IBML_LOW_MEXT      (0x0014)   /*!< Offset to reg
                                                        IBML Low MEXT */
#define AI2C_REG_I2C_X7_IBML_LOW_SEXT      (0x0018)   /*!< Offset to reg
                                                        IBML Low SEXT */
#define AI2C_REG_I2C_X7_TIMER_CLOCK_DIV    (0x001C)   /*!< Offset to reg
                                                        Timer Clock Division */
#define AI2C_REG_I2C_X7_I2C_BUS_MONITOR    (0x0020)   /*!< Offset to reg I2C
                                                        Bus Monitor */
#define AI2C_REG_I2C_X7_SOFT_RESET         (0x0024)   /*!< Offset to reg Soft
                                                        Reset */
#define AI2C_REG_I2C_X7_MST_COMMAND        (0x0028)   /*!< Offset to reg
                                                        Master Command */
#define AI2C_REG_I2C_X7_MST_RX_XFER        (0x002C)   /*!< Offset to reg
                                                        Master Receive
                                                        Transfer */
#define AI2C_REG_I2C_X7_MST_TX_XFER        (0x0030)   /*!< Offset to reg
                                                        Master Transmit
                                                        Transfer */
#define AI2C_REG_I2C_X7_MST_ADDR_1         (0x0034)   /*!< Offset to reg
                                                        Master Address 1 */
#define AI2C_REG_I2C_X7_MST_ADDR_2         (0x0038)   /*!< Offset to reg
                                                        Master Address 2 */
#define AI2C_REG_I2C_X7_MST_DATA           (0x003C)   /*!< Offset to reg
                                                        Master Data */
#define AI2C_REG_I2C_X7_MST_TX_FIFO        (0x0040)   /*!< Offset to reg
                                                        Master Transmit FIFO */
#define AI2C_REG_I2C_X7_MST_RX_FIFO        (0x0044)   /*!< Offset to reg
                                                        Master Receive FIFO */
#define AI2C_REG_I2C_X7_MST_INT_ENABLE     (0x0048)   /*!< Offset to reg
                                                        Master Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_MST_INT_STATUS     (0x004C)   /*!< Offset to reg
                                                        Master Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_MST_TX_BYTES_XFRD  (0x0050)   /*!< Offset to reg
                                                        Master TX Bytes
                                                        Transferred */
#define AI2C_REG_I2C_X7_MST_RX_BYTES_XFRD  (0x0054)   /*!< Offset to reg
                                                        Master RX Bytes
                                                        Transferred */
#define AI2C_REG_I2C_X7_SLV_ADDR_DEC_CTL   (0x0058)   /*!< Offset to reg
                                                        Slave Address
                                                        Decrement Ctl */
#define AI2C_REG_I2C_X7_SLV_ADDR_1         (0x005C)   /*!< Offset to reg
                                                        Slave Address 1 */
#define AI2C_REG_I2C_X7_SLV_ADDR_2         (0x0060)   /*!< Offset to reg
                                                        Slave Address 2 */
#define AI2C_REG_I2C_X7_SLV_RX_CTL         (0x0064)   /*!< Offset to reg
                                                        Slave Receive Control */
#define AI2C_REG_I2C_X7_SLV_DATA           (0x0068)   /*!< Offset to reg
                                                        Slave Data */
#define AI2C_REG_I2C_X7_SLV_RX_FIFO        (0x006C)   /*!< Offset to reg
                                                        Slave Receive FIFO */
#define AI2C_REG_I2C_X7_SLV_INT_ENABLE     (0x0070)   /*!< Offset to reg
                                                        Slave Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_SLV_INT_STATUS     (0x0074)   /*!< Offset to reg
                                                        Slave Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_SLV_READ_DUMMY     (0x0078)   /*!< Offset to reg
                                                        Slave Read Dummy */
#define AI2C_REG_I2C_X7_SCL_HIGH_PERIOD    (0x0080)   /*!< Offset to reg
                                                        SCL High Period */
#define AI2C_REG_I2C_X7_SCL_LOW_PERIOD     (0x0084)   /*!< Offset to reg
                                                        SCL Low Period */
#define AI2C_REG_I2C_X7_SPIKE_FLTR_LEN     (0x0088)   /*!< Offset to reg
                                                        Spike Filter Length */
#define AI2C_REG_I2C_X7_SDA_SETUP_TIME     (0x008C)   /*!< Offset to reg
                                                        SDA Setup Time */
#define AI2C_REG_I2C_X7_SDA_HOLD_TIME      (0x0090)   /*!< Offset to reg
                                                        SDA Hold Time */
#define AI2C_REG_I2C_X7_SMB_ALERT          (0x0094)   /*!< Offset to reg
                                                        SMB Alert */
#define AI2C_REG_I2C_X7_UDID_W7            (0x0098)   /*!< Offset to reg
                                                        UDID W7 */
#define AI2C_REG_I2C_X7_UDID_W7_DEFAULT    (0x00000008) /*!< Def value reg
                                                        UDID W7 */
#define AI2C_REG_I2C_X7_UDID_W6            (0x009C)   /*!< Offset to reg
                                                        UDID W6 */
#define AI2C_REG_I2C_X7_UDID_W5            (0x00A0)   /*!< Offset to reg
                                                        UDID W5 */
#define AI2C_REG_I2C_X7_UDID_W4            (0x00A4)   /*!< Offset to reg
                                                        UDID W4 */
#define AI2C_REG_I2C_X7_UDID_W4_DEFAULT    (0x00000004) /*!< Def value reg
                                                        UDID W4 */
#define AI2C_REG_I2C_X7_UDID_W3            (0x00A8)   /*!< Offset to reg
                                                        UDID W3 */
#define AI2C_REG_I2C_X7_UDID_W2            (0x00AC)   /*!< Offset to reg
                                                        UDID W2 */
#define AI2C_REG_I2C_X7_UDID_W1            (0x00B0)   /*!< Offset to reg
                                                        UDID W1 */
#define AI2C_REG_I2C_X7_UDID_W0            (0x00B4)   /*!< Offset to reg
                                                        UDID W0 */
#define AI2C_REG_I2C_X7_ARPPEC_CFG_STAT    (0x00B8)   /*!< Offset to reg
                                                        ARPPEC Cfg Status */
#define AI2C_REG_I2C_X7_SLV_ARP_INT_ENABLE (0x00BC)   /*!< Offset to reg
                                                        Slave ARP Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_SLV_ARP_INT_STATUS (0x00C0)   /*!< Offset to reg
                                                        Slave ARP Interrupt
                                                        Slave ARP Interrupt
                                                        Status */
#define AI2C_REG_I2C_X7_MST_ARP_INT_ENABLE (0x00C4)   /*!< Offset to reg
                                                        Master ARP Interrupt
                                                        Enable */
#define AI2C_REG_I2C_X7_MST_ARP_INT_STATUS (0x00C8)   /*!< Offset to reg
                                                        Master ARP Interrupt
                                                        Status */

#define CONFIG_AXXIA_USB0
#define CONFIG_AXXIA_USB1
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2

#endif	/* CONFIG_TARGET_HARDWARE */

/*
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
  Common AXC6700 Stuff
  ------------------------------------------------------------------------------
  ------------------------------------------------------------------------------
*/

#define CONFIG_AXXIA_ARM

#ifndef __ASSEMBLY__
#include <linux/types.h>
#include <linux/sizes.h>
#endif

#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__
#define NCP_BIG_ENDIAN
#endif

#ifndef __ASSEMBLY__
void acp_failure(const char *, const char *, const int);
int axxia_initialize(void);
void display_va_attr(void *);
#endif	/* __ASSEMBLY__ */

/*
  AVS settings.

  Not yet supported (TBD for B0, not available on A0).
*/

#define V_SAFE  910

#define GPDMA0 0x8005020000ULL
#define GPDMA1 0x8005030000ULL

/*
  ==============================================================================
  ==============================================================================
*/

#ifdef SYSCACHE_ONLY_MODE
#ifndef __ASSEMBLY__
int gpdma_reset(void);
int gpdma_xfer(void *, void *, size_t, int);
int gpdma_fill(void *, unsigned char, size_t, int);
#endif
#endif

#define CONFIG_REDUNDANT_PARAMETERS

/*
  Parameter Redundant Method.

  There are two possibilities here.  One is the "golden version"
  method.  In this method, bank A will not be changed in the field,
  only bank B will be updated.  The other method is to update the bank
  not in use.

  In most cases, the application updating the image controls which
  method is used.  There is one exception.  When DDR retention is
  enabled, the SPL writes the DDR settings to the parameter file on
  the first boot.  As the U-Boot environment is not yet available, the
  choice of methods must be defined in this case.

  Note that the second method, updating the other bank, should be safe
  in all cases.  If writing to flash fails, the board will at least
  keep booting.  The "golden version" method could cause the board to
  only boot twice if writing to flash fails.  Usually, when using the
  "golden version" method, the first boot happens during the
  manufacturing process, and if the write to flash fails, the process
  can be restarted.
*/

#define CONFIG_REDUNDANT_PARAMETERS_GOLDEN

/*
  ==============================================================================
  ==============================================================================
  Version
  ==============================================================================
  ==============================================================================
*/

#ifndef __ASSEMBLY__
int is_asic( void );
#endif /* __ASSEMBLY__ */

/*
 * High Level Configuration Options
 */
#define CONFIG_ARMV7	/* This is an ARM V7 CPU core */
#define CONFIG_AXXIA_ARM
#define CONFIG_AXXIA
#define CONFIG_ACP
/*#define CONFIG_AXXIA_USB*/

#define CONFIG_SYS_HZ           1000    /* decrementer freq: 1 ms ticks */

#if defined(CONFIG_AXXIA_SIM)
#define SYSTIMER_RATE		4096000
#elif defined(CONFIG_AXXIA_EMU)
#define SYSTIMER_RATE		4096000
#else
#define SYSTIMER_RATE		256000000
#endif

#define CONFIG_SYS_UBOOT_START       0
#define CONFIG_SYS_SPI_U_BOOT_OFFS   SZ_1M
#define CONFIG_SYS_MONITOR_LEN       SZ_2M

/*
   Flash
 */

#define CONFIG_SPI_FLASH
#define CONFIG_SPI_FLASH_SPANSION
#define CONFIG_SPI_FLASH_ATMEL
#define CONFIG_SPI_FLASH_STMICRO

/*
  ==============================================================================
  ==============================================================================
  GPIO
  ==============================================================================
  ==============================================================================
*/

#ifndef __ASSEMBLY__
#define CONFIG_CMD_GPIO

typedef enum {
	AXXIA_FAILSAFE0,
	AXXIA_FAILSAFE1,
	AXXIA_INTERRUPT,
	AXXIA_MISCTIMER0,
	AXXIA_MISCTIMER1,
	AXXIA_SFP0,
	AXXIA_SFP1,
	AXXIA_SFP2,
	AXXIA_SFP3,
	AXXIA_SFP4,
	AXXIA_SFP5,
	AXXIA_SFP6
} axxia_gpio_t;

int axxia_gpio_get_direction(axxia_gpio_t gpio, int pin);
int axxia_gpio_set_direction(axxia_gpio_t gpio, int pin, int direction);
int axxia_gpio_get(axxia_gpio_t gpio, int pin);
int axxia_gpio_set(axxia_gpio_t gpio, int pin, int value);
#endif	/* __ASSEMBLY__ */

/*
  ==============================================================================
  ==============================================================================
  IO (Peripheral Mapping)
  ==============================================================================
  ==============================================================================
*/

#define DICKENS   (0x4000000000)
#define IO        (0x8080000000)
#define AXI2SER0  (0x8002000000)
#define AXI2SER1  (0x8002400000)
#define AXI2SER2  (0x8002800000)
#define AXI2SER3  (0x8002c00000)
#define AXI2SER4  (0x8003000000)
#define AXI2SER5  (0x8003400000)
#define AXI2SER6  (0x8003800000)
#define AXI2SER7  (0x8003c00000)
#define AXI2SER8  (0x8004000000ULL)
#define AXI2SER9  (0x8004400000)
#define AXI2SER10 (0x8004800000)

#define UART0_ADDRESS (0x8080000000)
#define UART1_ADDRESS (0x8080010000)
#define UART2_ADDRESS (0x8080020000)
#define UART3_ADDRESS (0x8080030000)

#define SCB (IO + 0x96000)

#define MME_POKE (IO + 0x10040000)
#define NCA 0x8020000000ULL

#define ELM0 0x8003c00000
#define ELM1 0x8003c10000
#define ELM2 0x8003c20000
#define ELM3 0x8003c30000

#define SYSCON 0x8002c00000

#define I2C0_ADDRESS 0x8080600000
#define I2C1_ADDRESS 0x8080610000
#define I2C2_ADDRESS 0x8080620000
#define I2C3_ADDRESS 0x8080630000
#define I2C4_ADDRESS 0x8080640000
#define I2C5_ADDRESS 0x8080650000
#define I2C6_ADDRESS 0x8080660000
#define I2C7_ADDRESS 0x8080670000
#define I2C8_ADDRESS 0x8080680000
#define I2C9_ADDRESS 0x8080690000
#define I2C10_ADDRESS 0x80806A0000
#define I2C11_ADDRESS 0x80806B0000
#define I2C12_ADDRESS 0x80806C0000

#define I2C0	I2C0_ADDRESS
#define I2C1	I2C1_ADDRESS
#define I2C2	I2C2_ADDRESS
#define I2C3	I2C3_ADDRESS
#define I2C4    I2C4_ADDRESS
#define I2C5    I2C5_ADDRESS
#define I2C6    I2C6_ADDRESS
#define I2C7    I2C7_ADDRESS
#define I2C8    I2C8_ADDRESS
#define I2C9    I2C9_ADDRESS
#define I2C10   I2C10_ADDRESS
#define I2C11   I2C11_ADDRESS
#define I2C12   I2C12_ADDRESS

#define GPIO_BASE_ADDRESS   (IO + 0x700000)
#define GPIO_GROUP_OFFSET   (0x10000)
#define GPIO_GROUPS         (12)
#define GPIO_PINS_PER_GROUP (8)

#define GPIO_FAILSAFE0_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 0)
#define GPIO_FAILSAFE1_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 1)
#define GPIO_INTERRUPT_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 2)
#define GPIO_MISCTIMER0_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 3)
#define GPIO_MISCTIMER1_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 4)
#define GPIO_SFP0_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 5)
#define GPIO_SFP1_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 6)
#define GPIO_SFP2_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 7)
#define GPIO_SFP3_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 8)
#define GPIO_SFP4_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 9)
#define GPIO_SFP5_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 10)
#define GPIO_SFP6_ADDRESS (GPIO_BASE_ADDRESS + GPIO_GROUP_OFFSET * 11)

#define GPREG        (0x8032900000)
#define GPREG_GPDMA  (GPREG + 0x00)
#define GPREG_MAC    (GPREG + 0x04)
#define GPREG_USB    (GPREG + 0x08)
#define GPREG_STATUS (GPREG + 0x0c)

#define GPREG        (0x8032900000)
#define GPREG_GPDMA  (GPREG + 0x00)
#define GPREG_MAC    (GPREG + 0x04)
#define GPREG_USB    (GPREG + 0x08)
#define GPREG_STATUS (GPREG + 0x0c)

#define APB2_SER0_BASE (0x8002000000)
#define APB2_SER3_BASE (IO + 0x30000)
#define NCP_APB2SER_INDIRECT_COMMAND_0      (0x00000000)
#define NCP_APB2SER_INDIRECT_COMMAND_1      (0x00000004)
#define NCP_APB2SER_INDIRECT_READ_DATA_0    (0x00000008)
#define NCP_APB2SER_INDIRECT_READ_DATA_1    (0x0000000c)

#define MMAP_GPREG   0x8032900000
#define MMAP_SCB     0x8032000000
#define PERIPH_GPREG 0x8080230000
#define PERIPH_SCB   0x8080400000
#define TZC          0x8005040000

/*
  ==============================================================================
  ==============================================================================
  PCI
  ==============================================================================
  ==============================================================================
*/

#ifdef CONFIG_AXXIA_PCI
#define CONFIG_PCI_DW 1
#define CONFIG_PCI 1
#define CONFIG_PCI_PNP 1                          /* do pci plug-and-play*/
#define CONFIG_CMD_PCI 1
#define CONFIG_PCI_SCAN_SHOW 1

#define ACP_PEI0 1

#define CONFIG_SYS_PCIE_NR_PORTS 1

#define PCIE0_DBI_BASE 0xA002000000

#define PCIE0_AXI_GPREG_BASE 0xA003000000

#define PCIE0_CC_GPREG_BASE 0xA003008000

#define CONFIG_SYS_PCIE0_MEMBASE 0xc000000000

#define CONFIG_SYS_PCIE0_MEMSIZE 0x40000000

#define CONFIG_PCIE0_PHY_START   0xc000000000

#define CONFIG_SYS_PCIE0_CFG0BASE 0xc040000000
#define CONFIG_SYS_PCIE0_CFG0SIZE 0x8000000
#define CONFIG_SYS_PCIE0_CFG1BASE CONFIG_SYS_PCIE0_CFG0BASE \
	+ CONFIG_SYS_PCIE0_CFG0SIZE
#define CONFIG_SYS_PCIE0_CFG1SIZE 0x8000000

#define CONFIG_SYS_PCIE_MEMSIZE 0x100000

#define CONFIG_PCIE0_BUS_START 0x00000000

#endif

/*
  ==============================================================================
  ==============================================================================
  Memory
  ==============================================================================
  ==============================================================================
*/

#define SYSMEM  0x00000000

#ifndef __ASSEMBLY__
int sysmem_init(void);
int cmem_init(void);
#endif

#define LSM     0x8031000000

#define CONFIG_NET_RETRY_COUNT 20
#define CONFIG_FIT

#define CONFIG_BOARD_EARLY_INIT_F
#define CONFIG_ARCH_EARLY_INIT_R
#define CONFIG_OF_BOARD_SETUP

/*#define LDSSCRIPT "board/lsi/axxia-arm/u-boot.lds"*/

#define PAGE_TABLE_SIZE 0x5000
#ifndef __ASSEMBLY__
extern unsigned long spin_loop_release_offset;
extern char spin_table[];
extern char secure_page_table[];
extern char page_table[];
#endif

#if 0

#ifndef __ASSEMBLY__
#include <common.h>
#include <asm/io.h>

extern int lsi_logio_enable;

#ifdef LSI_LOGIO
#define LSI_LOGIO_ENABLE() {lsi_logio_enable = 1;}
#define LSI_LOGIO_DISABLE() {lsi_logio_enable = 0;}
#define LSI_LOGIO_ENABLED() (1 == lsi_logio_enable)
static inline unsigned long _READL(const char *, int, unsigned long);
static inline unsigned long
_READL(const char *file, int line, unsigned long address)
{
        unsigned long value;
        value = readl(address);

        if (0 != lsi_logio_enable)

                printf("%s:%d - Read 0x%08lx from 0x%08lx\n",
                       file, line, value, address);

        return value;
}
#define READL(address) _READL(__FILE__, __LINE__, (address))
static inline void _WRITEL(const char *, int, unsigned long, unsigned long);
static inline void
_WRITEL(const char *file, int line, unsigned long value, unsigned long address)
{
        writel(value, address);

        if (0 != lsi_logio_enable)
                printf( "%s:%d - Wrote 0x%08lx to 0x%08lx\n",
                        file, line, value, address);

        return;
}
#define WRITEL(value, address) _WRITEL(__FILE__, __LINE__, (value), (address))
#else  /* LSI_LOGIO */
#define LSI_LOGIO_ENABLE() {}
#define LSI_LOGIO_DISABLE() {}
#define LSI_LOGIO_ENABLED() 0
#define READL(address) readl((address))
#define WRITEL(value, address) writel((value), (address))
#endif /* LSI_LOGIO */
#endif
#endif

/* Clock Defines */
#define V_OSCK			19200000	/* Clock output from T2 */
#define V_SCLK	V_OSCK

#define CONFIG_MISC_INIT_F
#define CONFIG_MISC_INIT_R

#define CONFIG_OF_LIBFDT

#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
#define CONFIG_SETUP_MEMORY_TAGS
#define CONFIG_INITRD_TAG
/*
 * Size of malloc() pool
 * Total Size Environment - 128k
 * Malloc - add 256k
 */
/* Vector Base */
#define CONFIG_SYS_CA9_VECTOR_BASE	SRAM_ROM_VECT_BASE

/*
 * Hardware drivers
 */

#if 0
/*
 * serial port - NS16550 compatible
 */
#define V_NS16550_CLK			48000000

#define CONFIG_SYS_NS16550
#define CONFIG_SYS_NS16550_SERIAL
#define CONFIG_SYS_NS16550_REG_SIZE	(-4)
#define CONFIG_SYS_NS16550_CLK		V_NS16550_CLK
#define CONFIG_CONS_INDEX		3
#define CONFIG_SYS_NS16550_COM3		UART3_BASE

#endif

#define CONFIG_SYS_PROMPT       "=> "
#define CFG_CBSIZE              4096
#define CFG_MAXARGS             64
#define CFG_BARGSIZE            CFG_CBSIZE


#define UART_CLOCK_SPEED	2000000
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}

#ifndef __ASSEMBLY__
int serial_early_init(void);
#endif


#define UART011_DR              0x0000
#define UART011_ECR             0x0004
#define UART011_FR              0x0018
#define UART011_ILPR            0x0020
#define UART011_IBRD            0x0024
#define UART011_FBRD            0x0028
#define UART011_LCR_H           0x002C
#define UART011_CR              0x0030
#define UART011_IFLS            0x0034
#define UART011_IMSC            0x0038
#define UART011_RIS             0x003C
#define UART011_MIS             0x0040
#define UART011_ICR             0x0044
#define UART011_DMACR           0x0048
#define FCR_FIFO_EN             0x01            /* Fifo enable */
#define FCR_RXSR                0x02            /* Receiver soft reset */
#define FCR_TXSR                0x04            /* Transmitter soft reset */

#define MCR_DTR                 0x01
#define MCR_RTS                 0x02

#define MCR_DMA_EN              0x04
#define MCR_TX_DFR              0x08

#define LCR_WLS_MSK     0x03            /* character length slect mask */
#define LCR_WLS_5       0x00            /* 5 bit character length */
#define LCR_WLS_6       0x01            /* 6 bit character length */
#define LCR_WLS_7       0x02            /* 7 bit character length */
#define LCR_WLS_8       0x03            /* 8 bit character length */
#define LCR_STB         0x04 /* Number of stop Bits, off = 1, on = 1.5 or 2) */
#define LCR_PEN         0x08            /* Parity eneble */
#define LCR_EPS         0x10            /* Even Parity Select */
#define LCR_STKP        0x20            /* Stick Parity */
#define LCR_SBRK        0x40            /* Set Break */
#define LCR_BKSE        0x80            /* Bank select enable */
#define FR_RXFE     0x10
#define FR_TXFF     0x20
#define FR_RXFF     0x40
#define FR_TXFE     0x80
#define LCR_8N1         0x0070

#define LCRVAL LCR_8N1          /* 8 data, 1 stop, no parity */
#define MCRVAL (MCR_DTR | MCR_RTS) /* RTS/DTR */
#define FCRVAL (FCR_FIFO_EN | FCR_RXSR | FCR_TXSR) /* Clear & enable FIFOs */

#define CONFIG_LSI_SSP 1
#define CONFIG_SYS_MAX_FLASH_SECT    1024

#define TIMER0 (IO+0x220000)
#define TIMER1 (IO+0x220020)
#define TIMER2 (IO+0x220040)
#define TIMER3 (IO+0x220060)
#define TIMER4 (IO+0x220080)
#define TIMER5 (IO+0x2200a0)	/* Watchdog 0 */
#define TIMER6 (IO+0x2200c0)	/* Watchdog 1 */
#define TIMER7 (IO+0x2200e0)

/*
  ==============================================================================
  ==============================================================================
  APB (AMBA) Dual Input Timers
  ==============================================================================
  ==============================================================================
*/

#define TIMER_LOAD                     0x00
#define TIMER_VALUE                    0x04
#define TIMER_CONTROL                  0x08
#define TIMER_CONTROL_ENABLE           0x80
#define TIMER_CONTROL_MODE             0x40
#define TIMER_CONTROL_INTERRUPT_ENABLE 0x20
#define TIMER_CONTROL_OUTPUT_MODE      0x10
#define TIMER_CONTROL_PRESCALER        0x0c
#define TIMER_CONTROL_SIZE             0x02
#define TIMER_CONTROL_ONE_SHOT         0x01
#define TIMER_INTCLR                   0x0C
#define TIMER_RIS                      0x10
#define TIMER_MIS                      0x14
#define TIMER_BGLOAD                   0x18

#define SSP 0x8080100000

/* Flash */
#define CONFIG_SYS_NO_FLASH

/* Cache */
#define CONFIG_SYS_CACHELINE_SIZE	64
#define CONFIG_SYS_CACHELINE_SHIFT	6

#define CONFIG_CMDLINE_EDITING

/* Enabled commands */
#if 0
#define CONFIG_CMD_MMC		/* MMC support                  */
#endif
/*#define CONFIG_CMD_I2C*/		/* I2C serial bus support	*/
#define CONFIG_CMD_SPI		/* I2C serial bus support	*/
#define CONFIG_CMD_SF 		/* Serial flash commands        */

/* Disabled commands */
#undef CONFIG_CMD_NET
#undef CONFIG_CMD_NFS
#undef CONFIG_CMD_FPGA		/* FPGA configuration Support   */
#undef CONFIG_CMD_IMLS		/* List all found images        */

/*
 * Environment setup
 */

#define CONFIG_ENV_OVERWRITE
#define CONFIG_AUTO_COMPLETE 1

/*
 * Miscellaneous configurable options
 */

#define CONFIG_SYS_LONGHELP	/* undef to save memory */
/* #define CONFIG_SYS_HUSH_PARSER */	/* use "hush" command parser */ 
#define CONFIG_SYS_CBSIZE		2048
/* Print Buffer Size */
#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
					sizeof(CONFIG_SYS_PROMPT) + 16)
#define CONFIG_SYS_MAXARGS		16
/* Boot Argument Buffer Size */
#define CONFIG_SYS_BARGSIZE		(CONFIG_SYS_CBSIZE)

/*
 * memtest setup
 */
#define CONFIG_SYS_MEMTEST_START	0x80000000
#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + (32 << 20))

/* Default load address */
#define CONFIG_SYS_LOAD_ADDR		0x80000000

/* Use General purpose timer 1 */
#define CONFIG_SYS_TIMERBASE		GPT2_BASE
#define CONFIG_SYS_PTV			2	/* Divisor: 2^(PTV+1) => 8 */
#define CONFIG_SYS_HZ			1000

/*
 * SDRAM Memory Map
 * Even though we use two CS all the memory
 * is mapped to one contiguous block
 */
#define CONFIG_NR_DRAM_BANKS	1

#define CONFIG_SYS_SDRAM_BASE		0x00000000

/*#define CONFIG_SYS_INIT_SP_ADDR         (NON_SECURE_SRAM_END - GENERATED_GBL_DATA_SIZE) */
#define CONFIG_SYS_INIT_SP_ADDR         0x280000
#define CONFIG_SYS_MALLOC_BASE		CONFIG_SYS_INIT_SP_ADDR
#define CONFIG_SYS_MALLOC_SIZE \
	(0x400000 - CONFIG_SYS_MALLOC_BASE - CONFIG_ENV_SIZE)
#define CONFIG_SYS_MALLOC_LEN		(CONFIG_SYS_MALLOC_SIZE)

#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS

/* Defines for SDRAM init */
#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
#endif

/*
  ==============================================================================
  ==============================================================================
  MDIO
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_AXXIA_MDIO0_BASE 0x8080260000
#define CONFIG_AXXIA_MDIO1_BASE 0x8080270000

/*
  SPI
*/

#define CONFIG_AXXIA_PL022_SPI
#define CONFIG_SYS_SPI_CLK  spi_get_per_clk()
#define CONFIG_SYS_SPI_BASE (SSP)

/*
  ==============================================================================
  ==============================================================================
  Network
  ==============================================================================
  ==============================================================================
*/

#ifndef __ASSEMBLY__
extern unsigned char ethernet_address[6];
#endif

#define APP3XXNIC_RX_BASE  (0x8080600000)
#define APP3XXNIC_TX_BASE  (0x8080601000)
#define APP3XXNIC_DMA_BASE (0x8080602000)

#define NEMAC_BASE         (0x8080240000)
#define CONFIG_SYS_RX_ETH_BUFFER 64 /* Must be multiple of 64 */

/*
  ==============================================================================
  ==============================================================================
  Networking
  ==============================================================================
  ==============================================================================
*/
#ifndef __ASSEMBLY__

/*
  Standard PHY Registers
*/

/* -- control -- */

#define PHY_CONTROL 0x00

typedef union {
  unsigned short raw;


  struct {
#if 0
    unsigned short soft_reset      : 1;
    unsigned short loop_back       : 1;
    unsigned short force100        : 1; /* speedBit0 */
    unsigned short autoneg_enable  : 1;
    unsigned short power_down      : 1;
    unsigned short isolate         : 1;
    unsigned short restart_autoneg : 1;
    unsigned short full_duplex     : 1; /* duplex */
    unsigned short collision_test  : 1;
    unsigned short unused          : 7;
#else  /* __BIG_ENDIAN */
    unsigned short                 : 7;
    unsigned short collision_test  : 1;
    unsigned short full_duplex     : 1; /* duplex */
    unsigned short restart_autoneg : 1;
    unsigned short isolate         : 1;
    unsigned short power_down      : 1;
    unsigned short autoneg_enable  : 1;
    unsigned short force100        : 1; /* speedBit0 */
    unsigned short loop_back       : 1;
    unsigned short soft_reset      : 1;
#endif /* __BIG_ENDIAN */
  } __attribute__ ( ( packed ) ) bits;
} __attribute__ ( ( packed ) ) phy_control_t;

/* -- status -- */

#define PHY_STATUS 0x01

typedef union {
  unsigned short raw;

  struct {
#if 0
    unsigned short t4_capable        : 1;
    unsigned short tx_fdx_capable    : 1;
    unsigned short tx_capable        : 1;
    unsigned short bt_fdx_capable    : 1;
    unsigned short tenbt_capable     : 1;
    unsigned short unused            : 4;
    unsigned short mf_pream_suppress : 1;
    unsigned short autoneg_comp      : 1; /* autoNegDone */
    unsigned short remote_fault      : 1; /* remoutFault */
    unsigned short autoneg_capable   : 1;
    unsigned short link_status       : 1; /* linkStatus */
    unsigned short jabber_detect     : 1;
    unsigned short extd_reg_capable  : 1;
#else
    unsigned short extd_reg_capable  : 1;
    unsigned short jabber_detect     : 1;
    unsigned short link_status       : 1; /* linkStatus */
    unsigned short autoneg_capable   : 1;
    unsigned short remote_fault      : 1; /* remoutFault */
    unsigned short autoneg_comp      : 1; /* autoNegDone */
    unsigned short mf_pream_suppress : 1;
    unsigned short                   : 4;
    unsigned short tenbt_capable     : 1;
    unsigned short bt_fdx_capable    : 1;
    unsigned short tx_capable        : 1;
    unsigned short tx_fdx_capable    : 1;
    unsigned short t4_capable        : 1;
#endif /* __BIG_ENDIAN */
  } __attribute__ ( ( packed ) ) bits;
} __attribute__ ( ( packed ) ) phy_status_t;

/* -- id_high -- */

#define PHY_ID_HIGH 0x02

typedef union {
  unsigned short raw;

  struct {
    unsigned short id : 16;
  } __attribute__ ( ( packed ) ) bits;
} __attribute__ ( ( packed ) ) phy_id_high_t;

/* -- id_low -- */

#define PHY_ID_LOW  0x03

typedef union {
  unsigned short raw;

  struct {
#if 0
    unsigned short id       : 6;
    unsigned short model    : 6;
    unsigned short revision : 4;
#else  /* __BIG_ENDIAN */
    unsigned short revision : 4;
    unsigned short model    : 6;
    unsigned short id       : 6;
#endif /* __BIG_ENDIAN */
  } __attribute__ ( ( packed ) ) bits;
} __attribute__ ( ( packed ) ) phy_id_low_t;

/* -- autoneg_advertise  -- */

#define PHY_AUTONEG_ADVERTISE 0x04

/* -- link_partner_ability -- */

#define PHY_LINK_PARTNER_ABILITY 0x05
#define PHY_AUXILIARY_MODE3 0x1d
#define PHY_BCM_TEST_REG 0x1f

/*
  Auto-negotiation Advertisement Values.
*/

#define PHY_AUTONEG_ADVERTISE_100FULL 0x101
#define PHY_AUTONEG_ADVERTISE_100     0x081
#define PHY_AUTONEG_ADVERTISE_10FULL  0x041
#define PHY_AUTONEG_ADVERTISE_10      0x021
#if 0
int axxia_phy_duplex( int );
int axxia_phy_link( int );
int axxia_phy_renegotiate( int, int );
int axxia_phy_reset( int );
int axxia_phy_speed( int );
void dump_packet(const char *, void *, int);
#endif

#endif /* __ASSEMBLY__ */

#if 0
#define FALSE 0
#define TRUE (!FALSE)
#endif

#ifndef __ASSEMBLY__
#include <asm/types.h>
#include <asm/u-boot.h>

struct eth_device;

int lsi_femac_eth_init(struct eth_device *, bd_t *);
int lsi_eioa_eth_init(struct eth_device *, bd_t *);

void lsi_femac_eth_halt(struct eth_device *);
void lsi_eioa_eth_halt(struct eth_device *);

int lsi_femac_eth_send(struct eth_device *, void *, int);
int lsi_eioa_eth_send(struct eth_device *, void *, int);

int lsi_femac_eth_rx(struct eth_device *);
int lsi_eioa_eth_rx(struct eth_device *);

void lsi_net_receive_test(struct eth_device *);
void lsi_net_loopback_test(struct eth_device *, int);

void lsi_femac_receive_test(struct eth_device *);
void lsi_eioa_receive_test(struct eth_device *);

void lsi_femac_loopback_test(struct eth_device *, int);
void lsi_eioa_loopback_test(struct eth_device *);

int lsi_femac_write_hwaddr(struct eth_device *);

#if 0
int axxia_eth_init(bd_t *);
void axxia_eth_halt(void);
int axxia_eth_send(volatile void *, int);
int axxia_eth_rx(void);
#endif

void axxia_dump_packet(const char *header, void *packet, int length);
void axxia_dump_packet_rx(const char *header, void *packet, int length);
void axxia_dump_packet_tx(const char *header, void *packet, int length);

int phy_duplex( int );
int phy_link( int );
int phy_set( int, int, int );
int phy_renegotiate( int, int );
int phy_loopback( int, int );
int axxia_phy_reset( int );
int phy_speed( int );
void dump_packet(const char *, void *, int);

#endif /* __ASSEMBLY__ */

/*
  Normally, U-Boot is built in ARM mode.  Uncomment the following to
  build in THUMB mode.
*/

/*#define CONFIG_SYS_THUMB_BUILD*/

/*
  ==============================================================================
  ==============================================================================
  SPL
  ==============================================================================
  ==============================================================================
*/

/* Defines for SPL */
#define CONFIG_SPL_FRAMEWORK
#define CONFIG_SPL_BOARD_INIT
#define CONFIG_SPL_TEXT_BASE		0x8031000000
#define CONFIG_SPL_MAX_SIZE		0x30000
#define CONFIG_SPL_STACK		(LSM + (256 * 1024) - (8 * 1024))
#define CONFIG_SPL_DISPLAY_PRINT

#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300 /* address 0x60000 */
#define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION	1
#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS	0x200 /* 256 KB */
#define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME	"u-boot.img"

#define CONFIG_SPL_SPI_BUS		0
#define CONFIG_SPL_SPI_CS		0
#define CONFIG_SF_DEFAULT_SPEED         5000000
#define CONFIG_SF_DEFAULT_MODE          SPI_MODE_0

#define CONFIG_SPL_SPI_LOAD
#define CONFIG_SPL_SPI_SUPPORT
#define CONFIG_SPL_SPI_FLASH_SUPPORT
#define CONFIG_SPL_LIBCOMMON_SUPPORT
#define CONFIG_SPL_LIBDISK_SUPPORT
#define CONFIG_SPL_I2C_SUPPORT
#define CONFIG_SPL_GPIO_SUPPORT
/* #define CONFIG_SPL_MMC_SUPPORT */
#define CONFIG_SPL_FAT_SUPPORT
#define CONFIG_SPL_LIBGENERIC_SUPPORT
#define CONFIG_SPL_SERIAL_SUPPORT
#define CONFIG_SPL_ENV_SUPPORT
#define CONFIG_SPL_CRC32_SUPPORT

/*
 * 64 bytes before this address should be set aside for u-boot.img's
 * header. That is 80E7FFC0--0x80E80000 should not be used for any
 * other needs.
 */

#ifdef CONFIG_SYSCACHE_ONLY
#define CONFIG_SYS_TEXT_BASE		0x40000000
#else
#define CONFIG_SYS_TEXT_BASE		0x00000000
#endif


/*
 * BSS and malloc area 64MB into memory to allow enough
 * space for the kernel at the beginning of memory
 */
#define CONFIG_SPL_BSS_START_ADDR	0x84000000

#define CONFIG_AXXIA_SERIAL_FLASH_ENV
#define CONFIG_ENV_OFFSET_REDUND         (CONFIG_ENV_OFFSET + CONFIG_ENV_RANGE)
#define CONFIG_ENV_SIZE_REDUND            CONFIG_ENV_SIZE

/*
  ==============================================================================
  ==============================================================================
  Locations and Offsets
  ==============================================================================
  ==============================================================================
*/

/*
  For SPL,

  stack starts at 0xc000 - <spl heap size> from the end of LSM and
  grows downward.  <spl heap size> is 16k.  The last 3Kb of LSM are
  for parameter headers and the parameters.
 */

#define CONFIG_SYS_SPL_MALLOC_START	(LSM + SZ_256K - 0xc00 - SZ_16K)
#define CONFIG_SYS_SPL_MALLOC_SIZE	SZ_16K

/*
  ==============================================================================
  ==============================================================================
  Errata
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_CMD_EXTMEMMPR

/* If defined, leave the L3 in "Snoop Filter Only" mode. */
/*#define LEAVE_L3_IN_SFONLY*/

#define OSMEMORY_DEFAULT SZ_1G

#define CONFIG_CMD_MEMTEST

#define CONFIG_LSI_TEST

#ifndef __ASSEMBLY__
extern volatile unsigned long *crumbs;
extern volatile unsigned long long *scratch;
#endif

#define CPU_RELEASE_ADDR 0x400000

#define CONFIG_SYS_GENERIC_BOARD

#ifndef __ASSEMBLY__
void axxia_display_clocks(void);
int clocks_init(int);
int voltage_init(void);
int is_sbb_enabled(int);
int sbb_verify_image(void *, void *, int, int, int);
extern unsigned int pfuse;
void enter_ns(void);
void enter_hyp(void);
void setup_page_tables(void *);
int set_vat_reset(void);
int set_vat_mission(void);
#endif

#ifndef __ASSEMBLY__
extern unsigned long _page_table_start;
extern unsigned long _page_table_end;
#ifndef CONFIG_SPL_BUILD
extern unsigned long _spin_table_start_ofs;
extern unsigned long _spin_table_end_ofs;
extern unsigned long _secure_page_table_start;
extern unsigned long _secure_page_table_end;
#endif /* CONFIG_SPL_BUILD */
#endif

/*
  Normally, U-Boot is built in ARM mode.  Uncomment the following to
  build in THUMB mode.
*/

/*#define CONFIG_SYS_THUMB_BUILD*/

#ifndef __ASSEMBLY__
#ifdef CONFIG_MEMORY_RETENTION
extern void *retention;
extern unsigned *phyRegs;
#define DDR_PHY_REGS_TAG_SAVE 0x53415645
#define DDR_PHY_REGS_TAG_PROM 0x50524f4d
#define DDR_PHY_REGS_SIZE     128
#endif
#endif

#define CONFIG_SYS_BOOTM_LEN SZ_128M

#define SPIN_LOOP_SIZE 0x40

#define CONFIG_AXXIA_SERIAL

/*
  ==============================================================================
  ==============================================================================
  Non-Volatile Storage
  ==============================================================================
  ==============================================================================
*/

#define CONFIG_AXXIA_SERIAL_FLASH /* Include support for SPI flash. */

#define CONFIG_AXXIA_SERIAL_FLASH_ENV
#define CONFIG_ENV_IS_IN_SPI_FLASH

#define CONFIG_PARAMETER_OFFSET          (512 * 1024)
#define CONFIG_PARAMETER_SIZE            (64 * 1024)
#define CONFIG_PARAMETER_RANGE           (64 * 1024)
#define CONFIG_PARAMETER_OFFSET_REDUND \
	(CONFIG_PARAMETER_OFFSET + CONFIG_PARAMETER_RANGE)
#define CONFIG_PARAMETER_SIZE_REDUND     CONFIG_PARAMETER_SIZE
#define CONFIG_PARAMETER_RANGE_REDUND    CONFIG_PARAMETER_RANGE

#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
#define CONFIG_ENV_OFFSET \
	(CONFIG_PARAMETER_OFFSET_REDUND + CONFIG_PARAMETER_RANGE_REDUND)
#define CONFIG_ENV_SECT_SIZE             (64 * 1024)
#define CONFIG_ENV_SIZE                  (64 * 1024)
#define CONFIG_ENV_SECT_SIZE             (64 * 1024)
#define CONFIG_ENV_RANGE                 (64 * 1024)
#define CONFIG_ENV_OFFSET_REDUND         (CONFIG_ENV_OFFSET + CONFIG_ENV_RANGE)
#define CONFIG_ENV_SIZE_REDUND            CONFIG_ENV_SIZE
#define CONFIG_ENV_RANGE_REDUND           CONFIG_ENV_RANGE

#define CONFIG_UBOOT_OFFSET              (1 * 1024 * 1024)
#define CONFIG_UBOOT_SIZE                (2 * 1024 * 1024)
#define CONFIG_UBOOT_OFFSET_REDUND       (3 * 1024 * 1024)
#define CONFIG_UBOOT_SIZE_REDUND         CONFIG_UBOOT_SIZE

#define CONFIG_GICV3
#define GICD_BASE (0x8010000000)
#define GICR_BASE (0x8010400000)

/*
  ==============================================================================
  ==============================================================================
  Include the common Axxia header.
  ==============================================================================
  ==============================================================================
*/

#include <configs/axxia.h>


#endif /* __CONFIG_H */
