

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_49_1'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.963 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [userdma.cpp:40]   --->   Operation 5 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 11 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness"   --->   Operation 12 'read' 'endianness_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_len_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_len_load"   --->   Operation 13 'read' 'in_len_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_len_load_read, i32 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 0, i32 %count" [userdma.cpp:40]   --->   Operation 15 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body_ifconv"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%count_4 = load i32 %count" [userdma.cpp:68]   --->   Operation 17 'load' 'count_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [userdma.cpp:69]   --->   Operation 18 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [userdma.cpp:50]   --->   Operation 19 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [userdma.cpp:49]   --->   Operation 20 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%empty_55 = read i48 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V" [userdma.cpp:51]   --->   Operation 21 'read' 'empty_55' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_val_data = extractvalue i48 %empty_55" [userdma.cpp:51]   --->   Operation 22 'extractvalue' 'in_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_val_last = extractvalue i48 %empty_55" [userdma.cpp:51]   --->   Operation 23 'extractvalue' 'in_val_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_val_data, i32 24, i32 31" [userdma.cpp:54]   --->   Operation 24 'partselect' 'tmp1' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_val_data, i32 16, i32 23" [userdma.cpp:54]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_val_data, i32 8, i32 15" [userdma.cpp:54]   --->   Operation 26 'partselect' 'tmp_s' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %in_val_data" [userdma.cpp:54]   --->   Operation 27 'trunc' 'trunc_ln54' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i8.i8.i8, i1 %in_val_last, i8 %trunc_ln54, i8 %tmp_s, i8 %tmp_3, i8 %tmp1" [userdma.cpp:51]   --->   Operation 28 'bitconcatenate' 'tmp_5' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %in_val_last, i32 %in_val_data" [userdma.cpp:51]   --->   Operation 29 'bitconcatenate' 'tmp_6' <Predicate = (!endianness_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln39 = select i1 %endianness_read, i33 %tmp_5, i33 %tmp_6" [userdma.cpp:39]   --->   Operation 30 'select' 'select_ln39' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.56ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %inbuf, i33 %select_ln39" [userdma.cpp:58]   --->   Operation 31 'write' 'write_ln58' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%count_5 = add i32 %count_4, i32 1" [userdma.cpp:68]   --->   Operation 32 'add' 'count_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %p_load, i32 1" [userdma.cpp:69]   --->   Operation 33 'add' 'add_ln69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_5, i32 4, i32 31" [userdma.cpp:71]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln71 = icmp_sgt  i28 %tmp, i28 0" [userdma.cpp:71]   --->   Operation 35 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln71 = or i1 %in_val_last, i1 %icmp_ln71" [userdma.cpp:71]   --->   Operation 36 'or' 'or_ln71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %or_ln71, void %do.body_ifconv.do.cond_crit_edge, void %if.then41" [userdma.cpp:71]   --->   Operation 37 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln75 = icmp_ult  i32 %add_ln69, i32 %in_s2m_len_read" [userdma.cpp:75]   --->   Operation 38 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln69 = store i32 %add_ln69, i32 %empty" [userdma.cpp:69]   --->   Operation 39 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %do.end.exitStub, void %do.body_ifconv" [userdma.cpp:75]   --->   Operation 40 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %count_5, i32 %count" [userdma.cpp:40]   --->   Operation 41 'store' 'store_ln40' <Predicate = (!or_ln71)> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln71 = br void %do.cond" [userdma.cpp:71]   --->   Operation 42 'br' 'br_ln71' <Predicate = (!or_ln71)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %incount, i32 %count_5" [userdma.cpp:72]   --->   Operation 43 'write' 'write_ln72' <Predicate = (or_ln71)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 0, i32 %count" [userdma.cpp:40]   --->   Operation 44 'store' 'store_ln40' <Predicate = (or_ln71)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln74 = br void %do.cond" [userdma.cpp:74]   --->   Operation 45 'br' 'br_ln74' <Predicate = (or_ln71)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %in_val_last_out, i1 %in_val_last" [userdma.cpp:51]   --->   Operation 46 'write' 'write_ln51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_len_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ endianness]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_val_last_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                   (alloca             ) [ 0111]
empty                   (alloca             ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
in_s2m_len_read         (read               ) [ 0110]
endianness_read         (read               ) [ 0110]
in_len_load_read        (read               ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln40              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
count_4                 (load               ) [ 0000]
p_load                  (load               ) [ 0000]
specpipeline_ln50       (specpipeline       ) [ 0000]
specloopname_ln49       (specloopname       ) [ 0000]
empty_55                (read               ) [ 0000]
in_val_data             (extractvalue       ) [ 0000]
in_val_last             (extractvalue       ) [ 0101]
tmp1                    (partselect         ) [ 0000]
tmp_3                   (partselect         ) [ 0000]
tmp_s                   (partselect         ) [ 0000]
trunc_ln54              (trunc              ) [ 0000]
tmp_5                   (bitconcatenate     ) [ 0000]
tmp_6                   (bitconcatenate     ) [ 0000]
select_ln39             (select             ) [ 0000]
write_ln58              (write              ) [ 0000]
count_5                 (add                ) [ 0101]
add_ln69                (add                ) [ 0000]
tmp                     (partselect         ) [ 0000]
icmp_ln71               (icmp               ) [ 0000]
or_ln71                 (or                 ) [ 0101]
br_ln71                 (br                 ) [ 0000]
icmp_ln75               (icmp               ) [ 0101]
store_ln69              (store              ) [ 0000]
br_ln75                 (br                 ) [ 0000]
store_ln40              (store              ) [ 0000]
br_ln71                 (br                 ) [ 0000]
write_ln72              (write              ) [ 0000]
store_ln40              (store              ) [ 0000]
br_ln74                 (br                 ) [ 0000]
write_ln51              (write              ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_len_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="endianness">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endianness"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inbuf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_s2m_len">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="incount">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_val_last_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val_last_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="in_s2m_len_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="endianness_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="endianness_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_len_load_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_len_load_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_55_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="48" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="7" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_55/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln58_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="33" slack="0"/>
<pin id="129" dir="0" index="2" bw="33" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln72_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln51_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln40_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="count_4_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="in_val_data_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="48" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_val_data/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="in_val_last_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="48" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_val_last/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="5" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln54_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="33" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="0" index="3" bw="8" slack="0"/>
<pin id="210" dir="0" index="4" bw="8" slack="0"/>
<pin id="211" dir="0" index="5" bw="8" slack="0"/>
<pin id="212" dir="1" index="6" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="33" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln39_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="33" slack="0"/>
<pin id="230" dir="0" index="2" bw="33" slack="0"/>
<pin id="231" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="count_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_5/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln69_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="28" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln71_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="28" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln71_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln75_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln69_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln40_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="2"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln40_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="count_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="296" class="1005" name="empty_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="303" class="1005" name="in_s2m_len_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="endianness_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="endianness_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="in_val_last_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_val_last "/>
</bind>
</comp>

<comp id="318" class="1005" name="count_5_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_5 "/>
</bind>
</comp>

<comp id="324" class="1005" name="or_ln71_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln71 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln75_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="84" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="106" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="112" pin="6"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="112" pin="6"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="163" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="163" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="163" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="167" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="191" pin="4"/><net_sink comp="205" pin=3"/></net>

<net id="217"><net_src comp="181" pin="4"/><net_sink comp="205" pin=4"/></net>

<net id="218"><net_src comp="171" pin="4"/><net_sink comp="205" pin=5"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="167" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="163" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="205" pin="6"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="219" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="239"><net_src comp="157" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="160" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="80" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="167" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="241" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="241" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="86" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="299"><net_src comp="90" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="306"><net_src comp="94" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="311"><net_src comp="100" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="316"><net_src comp="167" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="321"><net_src comp="235" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="327"><net_src comp="263" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="269" pin="2"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inbuf | {2 }
	Port: incount | {3 }
	Port: in_val_last_out | {3 }
 - Input state : 
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : in_len_load | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : inStreamTop_V_data_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : inStreamTop_V_keep_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : inStreamTop_V_strb_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : inStreamTop_V_user_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : inStreamTop_V_last_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : endianness | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_49_1 : in_s2m_len | {1 }
  - Chain level:
	State 1
		store_ln40 : 1
	State 2
		tmp1 : 1
		tmp_3 : 1
		tmp_s : 1
		trunc_ln54 : 1
		tmp_5 : 2
		tmp_6 : 1
		select_ln39 : 3
		write_ln58 : 4
		count_5 : 1
		add_ln69 : 1
		tmp : 2
		icmp_ln71 : 3
		or_ln71 : 4
		br_ln71 : 4
		icmp_ln75 : 2
		store_ln69 : 2
		br_ln75 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        count_5_fu_235        |    0    |    39   |
|          |        add_ln69_fu_241       |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln71_fu_257       |    0    |    35   |
|          |       icmp_ln75_fu_269       |    0    |    39   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln39_fu_227      |    0    |    33   |
|----------|------------------------------|---------|---------|
|    or    |        or_ln71_fu_263        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  in_s2m_len_read_read_fu_94  |    0    |    0    |
|   read   |  endianness_read_read_fu_100 |    0    |    0    |
|          | in_len_load_read_read_fu_106 |    0    |    0    |
|          |     empty_55_read_fu_112     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln58_write_fu_126   |    0    |    0    |
|   write  |    write_ln72_write_fu_133   |    0    |    0    |
|          |    write_ln51_write_fu_140   |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|      in_val_data_fu_163      |    0    |    0    |
|          |      in_val_last_fu_167      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp1_fu_171         |    0    |    0    |
|partselect|         tmp_3_fu_181         |    0    |    0    |
|          |         tmp_s_fu_191         |    0    |    0    |
|          |          tmp_fu_247          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln54_fu_201      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_5_fu_205         |    0    |    0    |
|          |         tmp_6_fu_219         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   187   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    count_5_reg_318    |   32   |
|     count_reg_288     |   32   |
|     empty_reg_296     |   32   |
|endianness_read_reg_308|    1   |
|   icmp_ln75_reg_328   |    1   |
|in_s2m_len_read_reg_303|   32   |
|  in_val_last_reg_313  |    1   |
|    or_ln71_reg_324    |    1   |
+-----------------------+--------+
|         Total         |   132  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   187  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   132  |    -   |
+-----------+--------+--------+
|   Total   |   132  |   187  |
+-----------+--------+--------+
