ARM GAS  /tmp/ccekPcat.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccekPcat.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 89B0     		sub	sp, sp, #36
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 45 3 view .LVU1
  45              		.loc 1 45 20 is_stmt 0 view .LVU2
  46 0004 0024     		movs	r4, #0
  47 0006 0394     		str	r4, [sp, #12]
  48 0008 0494     		str	r4, [sp, #16]
  49 000a 0594     		str	r4, [sp, #20]
  50 000c 0694     		str	r4, [sp, #24]
  51 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  52              		.loc 1 48 3 is_stmt 1 view .LVU3
  53              	.LBB2:
  54              		.loc 1 48 3 view .LVU4
  55 0010 0094     		str	r4, [sp]
  56              		.loc 1 48 3 view .LVU5
  57 0012 294B     		ldr	r3, .L3
  58 0014 1A6B     		ldr	r2, [r3, #48]
  59 0016 42F08002 		orr	r2, r2, #128
  60 001a 1A63     		str	r2, [r3, #48]
  61              		.loc 1 48 3 view .LVU6
  62 001c 1A6B     		ldr	r2, [r3, #48]
  63 001e 02F08002 		and	r2, r2, #128
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 48 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE2:
ARM GAS  /tmp/ccekPcat.s 			page 3


  68              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  69              		.loc 1 49 3 view .LVU9
  70              	.LBB3:
  71              		.loc 1 49 3 view .LVU10
  72 0026 0194     		str	r4, [sp, #4]
  73              		.loc 1 49 3 view .LVU11
  74 0028 1A6B     		ldr	r2, [r3, #48]
  75 002a 42F00102 		orr	r2, r2, #1
  76 002e 1A63     		str	r2, [r3, #48]
  77              		.loc 1 49 3 view .LVU12
  78 0030 1A6B     		ldr	r2, [r3, #48]
  79 0032 02F00102 		and	r2, r2, #1
  80 0036 0192     		str	r2, [sp, #4]
  81              		.loc 1 49 3 view .LVU13
  82 0038 019A     		ldr	r2, [sp, #4]
  83              	.LBE3:
  84              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  85              		.loc 1 50 3 view .LVU15
  86              	.LBB4:
  87              		.loc 1 50 3 view .LVU16
  88 003a 0294     		str	r4, [sp, #8]
  89              		.loc 1 50 3 view .LVU17
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F00202 		orr	r2, r2, #2
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 50 3 view .LVU18
  94 0044 1B6B     		ldr	r3, [r3, #48]
  95 0046 03F00203 		and	r3, r3, #2
  96 004a 0293     		str	r3, [sp, #8]
  97              		.loc 1 50 3 view .LVU19
  98 004c 029B     		ldr	r3, [sp, #8]
  99              	.LBE4:
 100              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, RFM_CS_Pin|RFM_SDN_Pin, GPIO_PIN_RESET);
 101              		.loc 1 53 3 view .LVU21
 102 004e 1B4F     		ldr	r7, .L3+4
 103 0050 2246     		mov	r2, r4
 104 0052 4FF40161 		mov	r1, #2064
 105 0056 3846     		mov	r0, r7
 106 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 107              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIO_MORSE_GPIO_Port, GPIO_MORSE_Pin, GPIO_PIN_RESET);
 108              		.loc 1 56 3 view .LVU22
 109 005c 184E     		ldr	r6, .L3+8
 110 005e 2246     		mov	r2, r4
 111 0060 0121     		movs	r1, #1
 112 0062 3046     		mov	r0, r6
 113 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL1:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin */
ARM GAS  /tmp/ccekPcat.s 			page 4


  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RFM_CS_Pin|RFM_SDN_Pin;
 115              		.loc 1 59 3 view .LVU23
 116              		.loc 1 59 23 is_stmt 0 view .LVU24
 117 0068 4FF40163 		mov	r3, #2064
 118 006c 0393     		str	r3, [sp, #12]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 119              		.loc 1 60 3 is_stmt 1 view .LVU25
 120              		.loc 1 60 24 is_stmt 0 view .LVU26
 121 006e 0125     		movs	r5, #1
 122 0070 0495     		str	r5, [sp, #16]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 61 3 is_stmt 1 view .LVU27
 124              		.loc 1 61 24 is_stmt 0 view .LVU28
 125 0072 0594     		str	r4, [sp, #20]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126              		.loc 1 62 3 is_stmt 1 view .LVU29
 127              		.loc 1 62 25 is_stmt 0 view .LVU30
 128 0074 0694     		str	r4, [sp, #24]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129              		.loc 1 63 3 is_stmt 1 view .LVU31
 130 0076 03A9     		add	r1, sp, #12
 131 0078 3846     		mov	r0, r7
 132 007a FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_MORSE_Pin;
 134              		.loc 1 66 3 view .LVU32
 135              		.loc 1 66 23 is_stmt 0 view .LVU33
 136 007e 0395     		str	r5, [sp, #12]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 137              		.loc 1 67 3 is_stmt 1 view .LVU34
 138              		.loc 1 67 24 is_stmt 0 view .LVU35
 139 0080 0495     		str	r5, [sp, #16]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 68 3 is_stmt 1 view .LVU36
 141              		.loc 1 68 24 is_stmt 0 view .LVU37
 142 0082 0594     		str	r4, [sp, #20]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143              		.loc 1 69 3 is_stmt 1 view .LVU38
 144              		.loc 1 69 25 is_stmt 0 view .LVU39
 145 0084 0694     		str	r4, [sp, #24]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIO_MORSE_GPIO_Port, &GPIO_InitStruct);
 146              		.loc 1 70 3 is_stmt 1 view .LVU40
 147 0086 03A9     		add	r1, sp, #12
 148 0088 3046     		mov	r0, r6
 149 008a FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RFM_nIRQ_Pin;
 151              		.loc 1 73 3 view .LVU41
 152              		.loc 1 73 23 is_stmt 0 view .LVU42
 153 008e 0223     		movs	r3, #2
 154 0090 0393     		str	r3, [sp, #12]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 155              		.loc 1 74 3 is_stmt 1 view .LVU43
ARM GAS  /tmp/ccekPcat.s 			page 5


 156              		.loc 1 74 24 is_stmt 0 view .LVU44
 157 0092 4FF40413 		mov	r3, #2162688
 158 0096 0493     		str	r3, [sp, #16]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 159              		.loc 1 75 3 is_stmt 1 view .LVU45
 160              		.loc 1 75 24 is_stmt 0 view .LVU46
 161 0098 0595     		str	r5, [sp, #20]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(RFM_nIRQ_GPIO_Port, &GPIO_InitStruct);
 162              		.loc 1 76 3 is_stmt 1 view .LVU47
 163 009a 03A9     		add	r1, sp, #12
 164 009c 3046     		mov	r0, r6
 165 009e FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL4:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  79:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 167              		.loc 1 79 3 view .LVU48
 168 00a2 2246     		mov	r2, r4
 169 00a4 2146     		mov	r1, r4
 170 00a6 0720     		movs	r0, #7
 171 00a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 172              	.LVL5:
  80:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 173              		.loc 1 80 3 view .LVU49
 174 00ac 0720     		movs	r0, #7
 175 00ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 176              	.LVL6:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c **** }
 177              		.loc 1 82 1 is_stmt 0 view .LVU50
 178 00b2 09B0     		add	sp, sp, #36
 179              	.LCFI2:
 180              		.cfi_def_cfa_offset 20
 181              		@ sp needed
 182 00b4 F0BD     		pop	{r4, r5, r6, r7, pc}
 183              	.L4:
 184 00b6 00BF     		.align	2
 185              	.L3:
 186 00b8 00380240 		.word	1073887232
 187 00bc 00000240 		.word	1073872896
 188 00c0 00040240 		.word	1073873920
 189              		.cfi_endproc
 190              	.LFE134:
 192              		.text
 193              	.Letext0:
 194              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 195              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 196              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 197              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccekPcat.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccekPcat.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccekPcat.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccekPcat.s:186    .text.MX_GPIO_Init:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
