# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do led2025_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Etudiant/Desktop/DBIBIH_OUSSAMA/CodesignCESI/compteur09_1s.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:07 on Dec 16,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Etudiant/Desktop/DBIBIH_OUSSAMA/CodesignCESI/compteur09_1s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity compteur09_1s
# -- Compiling architecture rtl of compteur09_1s
# End time: 08:19:07 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Etudiant/Desktop/DBIBIH_OUSSAMA/CodesignCESI/simulation/modelsim/TB_compteur09.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:20:22 on Dec 16,2025
# vcom -reportprogress 300 -work work C:/Users/Etudiant/Desktop/DBIBIH_OUSSAMA/CodesignCESI/simulation/modelsim/TB_compteur09.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_compteur09
# -- Compiling architecture behav of TB_compteur09
# End time: 08:20:22 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_compteur09
# vsim -gui -l msim_transcript work.tb_compteur09 
# Start time: 08:20:38 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_compteur09(behav)
# Loading ieee.numeric_std(body)
# Loading work.compteur09_1s(rtl)
add wave -position insertpoint sim:/tb_compteur09/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dbibi  Hostname: OUSSAMA  ProcessID: 41688
#           Attempting to use alternate WLF file "./wlftjvhrgt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjvhrgt
run
# Error attempted to pushdown all children on .main_pane.cs.7 mode is tabbed children are paneframes 1
# End time: 08:43:28 on Dec 16,2025, Elapsed time: 0:22:50
# Errors: 0, Warnings: 2
