Analysis & Synthesis report for 385_acc
Wed Apr 20 23:38:49 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final385_top|gameFSM:state_machine|gameState
 12. State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_next
 13. State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_state
 14. State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|i_next
 15. State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|i_state
 16. State Machine - |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 30. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bmh1:auto_generated
 35. Source assignments for final_project_platform:u0|final_project_platform_sdram:sdram
 36. Source assignments for final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll
 37. Source assignments for final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3
 38. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux_001
 40. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_002
 43. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_004
 45. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_008
 49. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_009
 50. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_010
 51. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_011
 52. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_012
 53. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_013
 54. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_014
 55. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_015
 56. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller
 65. Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated
 70. Source assignments for color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0|altsyncram_3m61:auto_generated
 71. Source assignments for color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0|altsyncram_ab61:auto_generated
 72. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo
 73. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo
 74. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a
 75. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b
 77. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 79. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram
 80. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 82. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 83. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 84. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 85. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy
 86. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0
 87. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 89. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 90. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 95. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 96. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 97. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 98. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 99. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
100. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
101. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
102. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
103. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
104. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
105. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
106. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
107. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
108. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
112. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
115. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
118. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
121. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
124. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
128. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
131. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
134. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
137. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
140. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
143. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
146. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
149. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
152. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
155. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router_001|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_003|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_004|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_005|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_006|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_008|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_009|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_010|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_011|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_012|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_013|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_014|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_015|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_016|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_017|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
176. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
177. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
214. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
216. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
217. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
218. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
221. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
225. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
229. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
233. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
234. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
235. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
236. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
237. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
238. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
239. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
240. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
241. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
242. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
243. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
244. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
245. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
246. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
247. Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
248. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller
249. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
250. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
251. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001
252. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
253. Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
254. Parameter Settings for User Entity Instance: vga_controller:vga
255. Parameter Settings for User Entity Instance: ball_two:b
256. Parameter Settings for User Entity Instance: obstacle:obj
257. Parameter Settings for User Entity Instance: bullet:ammo
258. Parameter Settings for User Entity Instance: color_mapper:color0
259. Parameter Settings for Inferred Entity Instance: color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0
260. Parameter Settings for Inferred Entity Instance: color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0
261. Parameter Settings for Inferred Entity Instance: color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0
262. Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_divide:Mod0
263. Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_mult:Mult0
264. Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_mult:Mult1
265. scfifo Parameter Settings by Entity Instance
266. altsyncram Parameter Settings by Entity Instance
267. lpm_mult Parameter Settings by Entity Instance
268. Port Connectivity Checks: "color_mapper:color0|asteroid_ROM:asteroid"
269. Port Connectivity Checks: "color_mapper:color0|backgroundROM:background"
270. Port Connectivity Checks: "color_mapper:color0|spriteROM:spaceship"
271. Port Connectivity Checks: "color_mapper:color0"
272. Port Connectivity Checks: "bullet:ammo"
273. Port Connectivity Checks: "obstacle:obj"
274. Port Connectivity Checks: "ball_two:b"
275. Port Connectivity Checks: "vga_controller:vga"
276. Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
277. Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller_001"
278. Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
279. Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller"
280. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
281. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
282. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
283. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
284. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
285. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
286. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
287. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
288. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
289. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode"
290. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode"
291. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode"
292. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
293. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
294. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
295. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
296. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
297. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
298. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
299. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
300. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
301. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
302. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
303. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
304. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
305. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
306. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
307. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
308. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
310. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
311. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
312. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
313. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
314. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
315. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
316. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
317. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
318. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
319. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
320. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
321. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
322. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
323. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
324. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
325. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
326. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
327. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
328. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
329. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
330. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
331. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
332. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
333. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
334. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
335. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
336. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
337. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
338. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
339. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
340. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
341. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
342. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
343. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
344. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
345. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_spi_0:spi_0"
346. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_altpll_vg92:sd1"
347. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll"
348. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram:sdram|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module"
349. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0"
350. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy"
351. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
352. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
353. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib"
354. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
355. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
356. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace"
357. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk"
358. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk"
359. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug"
360. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci"
361. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench"
362. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0"
363. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic"
364. Port Connectivity Checks: "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0"
365. Port Connectivity Checks: "final_project_platform:u0"
366. Port Connectivity Checks: "HexDriver:hexs[5]"
367. Port Connectivity Checks: "HexDriver:hexs[4]"
368. Port Connectivity Checks: "HexDriver:hexs[3]"
369. Port Connectivity Checks: "HexDriver:hexs[2]"
370. Port Connectivity Checks: "HexDriver:hexs[1]"
371. Port Connectivity Checks: "HexDriver:hexs[0]"
372. Post-Synthesis Netlist Statistics for Top Partition
373. Elapsed Time Per Partition
374. Analysis & Synthesis Messages
375. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 20 23:38:49 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; 385_acc                                     ;
; Top-level Entity Name              ; final385_top                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,304                                       ;
;     Total combinational functions  ; 4,306                                       ;
;     Dedicated logic registers      ; 2,702                                       ;
; Total registers                    ; 2702                                        ;
; Total pins                         ; 143                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 326,812                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; final385_top       ; 385_acc            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; File Name with User-Entered Path                                                                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                      ; Library                ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/asteroid.txt                                                 ; yes             ; User File                                             ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/asteroid.txt                                                 ;                        ;
; ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv                                                             ;                        ;
; ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/background.txt                                               ; yes             ; User File                                             ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/background.txt                                               ;                        ;
; ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/spaceship.txt                                                ; yes             ; User File                                             ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/sprite_bytes/spaceship.txt                                                ;                        ;
; ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv                                                                    ;                        ;
; 385_code/corruptedl_ball.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv                                                                                                   ;                        ;
; 385_code/extra/ball.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/extra/ball.sv                                                                                                        ;                        ;
; final_project_platform/synthesis/final_project_platform.v                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v                                                                     ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_reset_controller.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v                                                         ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_reset_synchronizer.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v                                                       ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv                                              ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v                                        ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v                  ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v                      ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                        ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                  ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v                                                   ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv                                                    ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                               ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv                               ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv                                                       ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv                             ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv                               ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv                             ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv                                                    ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                             ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv                            ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv                            ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv                                ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v                                                           ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv                                                      ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv                                                     ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv                                                 ; final_project_platform ;
; final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv                                                ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v                                                  ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v                                                  ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_timer.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v                                                    ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v                                             ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_spi_0.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v                                                    ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v                                                ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_sdram.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v                                                    ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.hex                                       ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v                                         ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v                                             ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v                                         ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v                         ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v                              ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v                                                 ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_keycode.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v                                                  ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_key.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v                                                      ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v                                              ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v                                           ; final_project_platform ;
; final_project_platform/synthesis/submodules/final_project_platform_SW.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v                                                       ; final_project_platform ;
; 385_code/final385_top.sv                                                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv                                                                                                      ;                        ;
; 385_code/VGA_controller.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv                                                                                                    ;                        ;
; 385_code/Color_Mapper.sv                                                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv                                                                                                      ;                        ;
; HexDriver.sv                                                                                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv                                                                                                                  ;                        ;
; 385_code/obstacle.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv                                                                                                          ;                        ;
; 385_code/gameFSM.sv                                                                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/gameFSM.sv                                                                                                           ;                        ;
; 385_code/bullet.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv                                                                                                            ;                        ;
; scfifo.tdf                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                 ;                        ;
; a_regfifo.inc                                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                              ;                        ;
; a_dpfifo.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                               ;                        ;
; a_i2fifo.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                               ;                        ;
; a_fffifo.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                               ;                        ;
; a_f2fifo.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                               ;                        ;
; aglobal181.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                             ;                        ;
; db/scfifo_9621.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf                                                                                                            ;                        ;
; db/a_dpfifo_bb01.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf                                                                                                          ;                        ;
; db/a_fefifo_7cf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf                                                                                                           ;                        ;
; db/cntr_337.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_337.tdf                                                                                                               ;                        ;
; db/altsyncram_dtn1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_dtn1.tdf                                                                                                        ;                        ;
; db/cntr_n2b.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_n2b.tdf                                                                                                               ;                        ;
; alt_jtag_atlantic.v                                                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                        ;                        ;
; sld_jtag_endpoint_adapter.vhd                                                                                                 ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                              ;                        ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                          ;                        ;
; altsyncram.tdf                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                             ;                        ;
; stratix_ram_block.inc                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                      ;                        ;
; lpm_mux.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                ;                        ;
; lpm_decode.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                             ;                        ;
; a_rdenreg.inc                                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                              ;                        ;
; altrom.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                 ;                        ;
; altram.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                 ;                        ;
; altdpram.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                               ;                        ;
; db/altsyncram_s0c1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_s0c1.tdf                                                                                                        ;                        ;
; altera_std_synchronizer.v                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                  ;                        ;
; db/altsyncram_0n61.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_0n61.tdf                                                                                                        ;                        ;
; sld_virtual_jtag_basic.v                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                   ;                        ;
; db/altsyncram_bmh1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_bmh1.tdf                                                                                                        ;                        ;
; sld_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                ; altera_sld             ;
; db/ip/sld45395632/alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/alt_sld_fab.v                                                                                               ; alt_sld_fab            ;
; db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v                                                                        ; alt_sld_fab            ;
; db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                 ; alt_sld_fab            ;
; db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                              ; alt_sld_fab            ;
; db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                            ; alt_sld_fab            ;
; db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                              ; alt_sld_fab            ;
; sld_jtag_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                           ;                        ;
; sld_rom_sr.vhd                                                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                             ;                        ;
; db/altsyncram_go61.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_go61.tdf                                                                                                        ;                        ;
; db/385_acc.ram0_backgroundROM_75ad551.hdl.mif                                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/385_acc.ram0_backgroundROM_75ad551.hdl.mif                                                                                 ;                        ;
; db/decode_kk9.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/decode_kk9.tdf                                                                                                             ;                        ;
; db/mux_73b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mux_73b.tdf                                                                                                                ;                        ;
; db/altsyncram_3m61.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_3m61.tdf                                                                                                        ;                        ;
; db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif                                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif                                                                                 ;                        ;
; db/altsyncram_ab61.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_ab61.tdf                                                                                                        ;                        ;
; db/385_acc.ram0_spriteROM_11e110b3.hdl.mif                                                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/385_acc.ram0_spriteROM_11e110b3.hdl.mif                                                                                    ;                        ;
; lpm_divide.tdf                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                             ;                        ;
; abs_divider.inc                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                            ;                        ;
; sign_div_unsign.inc                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                        ;                        ;
; db/lpm_divide_pll.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/lpm_divide_pll.tdf                                                                                                         ;                        ;
; db/sign_div_unsign_olh.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/sign_div_unsign_olh.tdf                                                                                                    ;                        ;
; db/alt_u_div_qhe.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/alt_u_div_qhe.tdf                                                                                                          ;                        ;
; db/add_sub_t3c.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/add_sub_t3c.tdf                                                                                                            ;                        ;
; db/add_sub_u3c.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/add_sub_u3c.tdf                                                                                                            ;                        ;
; lpm_mult.tdf                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                               ;                        ;
; lpm_add_sub.inc                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                            ;                        ;
; multcore.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                               ;                        ;
; bypassff.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                               ;                        ;
; altshift.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                               ;                        ;
; db/mult_fgs.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mult_fgs.tdf                                                                                                               ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,304               ;
;                                             ;                     ;
; Total combinational functions               ; 4306                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2094                ;
;     -- 3 input functions                    ; 1190                ;
;     -- <=2 input functions                  ; 1022                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 3636                ;
;     -- arithmetic mode                      ; 670                 ;
;                                             ;                     ;
; Total registers                             ; 2702                ;
;     -- Dedicated logic registers            ; 2702                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 143                 ;
; Total memory bits                           ; 326812              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 4                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1785                ;
; Total fan-out                               ; 26126               ;
; Average fan-out                             ; 3.47                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Compilation Hierarchy Node                                                                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                                    ; Library Name           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; |final385_top                                                                                                                                 ; 4306 (1)            ; 2702 (0)                  ; 326812      ; 0          ; 4            ; 0       ; 2         ; 143  ; 0            ; 0          ; |final385_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final385_top                                                   ; work                   ;
;    |ball_two:b|                                                                                                                               ; 294 (294)           ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|ball_two:b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; ball_two                                                       ; work                   ;
;    |bullet:ammo|                                                                                                                              ; 91 (91)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|bullet:ammo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; bullet                                                         ; work                   ;
;    |color_mapper:color0|                                                                                                                      ; 455 (355)           ; 77 (73)                   ; 315420      ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; color_mapper                                                   ; work                   ;
;       |asteroid_ROM:asteroid|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 3600        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|asteroid_ROM:asteroid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asteroid_ROM                                                   ; work                   ;
;          |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 3600        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                                     ; work                   ;
;             |altsyncram_3m61:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 3600        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0|altsyncram_3m61:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_3m61                                                ; work                   ;
;       |backgroundROM:background|                                                                                                              ; 42 (0)              ; 4 (0)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|backgroundROM:background                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; backgroundROM                                                  ; work                   ;
;          |altsyncram:memory_rtl_0|                                                                                                            ; 42 (0)              ; 4 (0)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                     ; work                   ;
;             |altsyncram_go61:auto_generated|                                                                                                  ; 42 (0)              ; 4 (4)                     ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_go61                                                ; work                   ;
;                |decode_kk9:rden_decode|                                                                                                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated|decode_kk9:rden_decode                                                                                                                                                                                                                                                                                                                                                                                                                ; decode_kk9                                                     ; work                   ;
;                |mux_73b:mux2|                                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated|mux_73b:mux2                                                                                                                                                                                                                                                                                                                                                                                                                          ; mux_73b                                                        ; work                   ;
;       |lpm_divide:Mod0|                                                                                                                       ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                                     ; work                   ;
;          |lpm_divide_pll:auto_generated|                                                                                                      ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_pll                                                 ; work                   ;
;             |sign_div_unsign_olh:divider|                                                                                                     ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_olh                                            ; work                   ;
;                |alt_u_div_qhe:divider|                                                                                                        ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                                                                                                                                                                                                                                                                                                                                                                       ; alt_u_div_qhe                                                  ; work                   ;
;       |lpm_mult:Mult0|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                       ; work                   ;
;          |mult_fgs:auto_generated|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_mult:Mult0|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; mult_fgs                                                       ; work                   ;
;       |lpm_mult:Mult1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                       ; work                   ;
;          |mult_fgs:auto_generated|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|lpm_mult:Mult1|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; mult_fgs                                                       ; work                   ;
;       |spriteROM:spaceship|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 4620        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|spriteROM:spaceship                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; spriteROM                                                      ; work                   ;
;          |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 4620        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                     ; work                   ;
;             |altsyncram_ab61:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 4620        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0|altsyncram_ab61:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_ab61                                                ; work                   ;
;    |final_project_platform:u0|                                                                                                                ; 3123 (0)            ; 2420 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; final_project_platform                                         ; final_project_platform ;
;       |altera_reset_controller:rst_controller_001|                                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                        ; final_project_platform ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                      ; final_project_platform ;
;       |altera_reset_controller:rst_controller|                                                                                                ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                        ; final_project_platform ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                     ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                      ; final_project_platform ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                      ; final_project_platform ;
;       |final_project_platform_SW:sw|                                                                                                          ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_SW:sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; final_project_platform_SW                                      ; final_project_platform ;
;       |final_project_platform_hex_digits_pio:hex_digits_pio|                                                                                  ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; final_project_platform_hex_digits_pio                          ; final_project_platform ;
;       |final_project_platform_jtag_uart_0:jtag_uart_0|                                                                                        ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_platform_jtag_uart_0                             ; final_project_platform ;
;          |alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|                                                             ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                              ; work                   ;
;          |final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                                      ; final_project_platform_jtag_uart_0_scfifo_r                    ; final_project_platform ;
;             |scfifo:rfifo|                                                                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                         ; work                   ;
;                |scfifo_9621:auto_generated|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                              ; scfifo_9621                                                    ; work                   ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                         ; a_dpfifo_bb01                                                  ; work                   ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                                   ; work                   ;
;                         |cntr_337:count_usedw|                                                                                                ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                            ; cntr_337                                                       ; work                   ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                 ; altsyncram_dtn1                                                ; work                   ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                   ; cntr_n2b                                                       ; work                   ;
;                      |cntr_n2b:wr_ptr|                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                         ; cntr_n2b                                                       ; work                   ;
;          |final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                                      ; final_project_platform_jtag_uart_0_scfifo_w                    ; final_project_platform ;
;             |scfifo:wfifo|                                                                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                         ; work                   ;
;                |scfifo_9621:auto_generated|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                              ; scfifo_9621                                                    ; work                   ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                         ; a_dpfifo_bb01                                                  ; work                   ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                                   ; work                   ;
;                         |cntr_337:count_usedw|                                                                                                ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                            ; cntr_337                                                       ; work                   ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                 ; altsyncram_dtn1                                                ; work                   ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                   ; cntr_n2b                                                       ; work                   ;
;                      |cntr_n2b:wr_ptr|                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                         ; cntr_n2b                                                       ; work                   ;
;       |final_project_platform_key:key|                                                                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_key:key                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_platform_key                                     ; final_project_platform ;
;       |final_project_platform_keycode:keycode|                                                                                                ; 27 (27)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_platform_keycode                                 ; final_project_platform ;
;       |final_project_platform_leds_pio:leds_pio|                                                                                              ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_platform_leds_pio                                ; final_project_platform ;
;       |final_project_platform_mm_interconnect_0:mm_interconnect_0|                                                                            ; 1252 (0)            ; 1037 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_platform_mm_interconnect_0                       ; final_project_platform ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                                   ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                  ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                    ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                      ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                      ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; final_project_platform ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                               ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                       ; final_project_platform ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                        ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                 ; final_project_platform ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                               ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                       ; final_project_platform ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                        ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                 ; final_project_platform ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                               ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                       ; final_project_platform ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                        ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                 ; final_project_platform ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                   ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                       ; final_project_platform ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                        ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                 ; final_project_platform ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                  ; final_project_platform ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                                     ; final_project_platform ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                     ; final_project_platform ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                                ; final_project_platform ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                         ; 25 (25)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                ; final_project_platform ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                           ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                      ; final_project_platform ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                   ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                               ; final_project_platform ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; final_project_platform ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                        ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                            ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                                   ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                               ; 6 (6)               ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                              ; 6 (6)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                             ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                                   ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                                    ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                               ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                                 ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                               ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                               ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                               ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; final_project_platform ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                             ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                    ; final_project_platform ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                             ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                    ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                   ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_cmd_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                       ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                       ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                       ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                       ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                       ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                       ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                       ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                       ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                       ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                       ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|                                                                           ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_platform_mm_interconnect_0_cmd_mux               ; final_project_platform ;
;             |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                       ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_router:router_001|                                                                         ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_platform_mm_interconnect_0_router                ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_router:router|                                                                             ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_platform_mm_interconnect_0_router                ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_rsp_demux             ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                       ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_platform_mm_interconnect_0_rsp_mux               ; final_project_platform ;
;          |final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 141 (141)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_platform_mm_interconnect_0_rsp_mux               ; final_project_platform ;
;       |final_project_platform_nios2_gen2_0:nios2_gen2_0|                                                                                      ; 1030 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; final_project_platform_nios2_gen2_0                            ; final_project_platform ;
;          |final_project_platform_nios2_gen2_0_cpu:cpu|                                                                                        ; 1030 (737)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                    ; final_project_platform_nios2_gen2_0_cpu                        ; final_project_platform ;
;             |final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|                         ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                            ; final_project_platform_nios2_gen2_0_cpu_nios2_oci              ; final_project_platform ;
;                |final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                ; final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper    ; final_project_platform ;
;                   |final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk| ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk     ; final_project_platform ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                        ; work                   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                        ; work                   ;
;                   |final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|       ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck                                                            ; final_project_platform_nios2_gen2_0_cpu_debug_slave_tck        ; final_project_platform ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                        ; work                   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                        ; work                   ;
;                   |sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy|                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy                                                                                                 ; sld_virtual_jtag_basic                                         ; work                   ;
;                |final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                      ; final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg       ; final_project_platform ;
;                |final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|          ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                        ; final_project_platform_nios2_gen2_0_cpu_nios2_oci_break        ; final_project_platform ;
;                |final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|          ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                        ; final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug        ; final_project_platform ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ; altera_std_synchronizer                                        ; work                   ;
;                |final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                              ; final_project_platform_nios2_gen2_0_cpu_nios2_ocimem           ; final_project_platform ;
;                   |final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module   ; final_project_platform ;
;                      |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                     ; work                   ;
;                         |altsyncram_0n61:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                                ; work                   ;
;             |final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                             ; final_project_platform_nios2_gen2_0_cpu_register_bank_a_module ; final_project_platform ;
;                |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                     ; work                   ;
;                   |altsyncram_s0c1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_s0c1                                                ; work                   ;
;             |final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                             ; final_project_platform_nios2_gen2_0_cpu_register_bank_b_module ; final_project_platform ;
;                |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                     ; work                   ;
;                   |altsyncram_s0c1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_s0c1                                                ; work                   ;
;       |final_project_platform_onchip_memory2_0:onchip_memory2_0|                                                                              ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_platform_onchip_memory2_0                        ; final_project_platform ;
;          |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                     ; work                   ;
;             |altsyncram_bmh1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bmh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_bmh1                                                ; work                   ;
;       |final_project_platform_sdram:sdram|                                                                                                    ; 267 (214)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_platform_sdram                                   ; final_project_platform ;
;          |final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module|                                ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                          ; final_project_platform_sdram_input_efifo_module                ; final_project_platform ;
;       |final_project_platform_sdram_pll:sdram_pll|                                                                                            ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_platform_sdram_pll                               ; final_project_platform ;
;          |final_project_platform_sdram_pll_altpll_vg92:sd1|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_platform_sdram_pll_altpll_vg92                   ; final_project_platform ;
;          |final_project_platform_sdram_pll_stdsync_sv6:stdsync2|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                                ; final_project_platform_sdram_pll_stdsync_sv6                   ; final_project_platform ;
;             |final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3|                                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                                          ; final_project_platform_sdram_pll_dffpipe_l2c                   ; final_project_platform ;
;       |final_project_platform_spi_0:spi_0|                                                                                                    ; 116 (116)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_platform_spi_0                                   ; final_project_platform ;
;       |final_project_platform_timer:timer|                                                                                                    ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_platform_timer                                   ; final_project_platform ;
;       |final_project_platform_usb_gpx:usb_irq|                                                                                                ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_platform_usb_gpx                                 ; final_project_platform ;
;       |final_project_platform_usb_rst:usb_rst|                                                                                                ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|final_project_platform:u0|final_project_platform_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_platform_usb_rst                                 ; final_project_platform ;
;    |gameFSM:state_machine|                                                                                                                    ; 18 (18)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|gameFSM:state_machine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; gameFSM                                                        ; work                   ;
;    |obstacle:obj|                                                                                                                             ; 132 (132)           ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|obstacle:obj                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; obstacle                                                       ; work                   ;
;    |sld_hub:auto_hub|                                                                                                                         ; 149 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                                        ; altera_sld             ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|       ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                                    ; altera_sld             ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                 ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab                                                    ; alt_sld_fab            ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                             ; 148 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                                        ; alt_sld_fab            ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                  ; 147 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                              ; alt_sld_fab            ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                              ; 147 (105)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                          ; sld_jtag_hub                                                   ; work                   ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                  ; sld_rom_sr                                                     ; work                   ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                              ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                ; sld_shadow_jsm                                                 ; altera_sld             ;
;    |vga_controller:vga|                                                                                                                       ; 43 (43)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final385_top|vga_controller:vga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; vga_controller                                                 ; work                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0|altsyncram_3m61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 900          ; 4            ; --           ; --           ; 3600   ; db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif ;
; color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; db/385_acc.ram0_backgroundROM_75ad551.hdl.mif ;
; color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0|altsyncram_ab61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 1155         ; 4            ; --           ; --           ; 4620   ; db/385_acc.ram0_spriteROM_11e110b3.hdl.mif    ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                          ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                          ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                          ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                          ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                          ;
; final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bmh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; final_project_platform_onchip_memory2_0.hex   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File             ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                      ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                  ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit        ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric      ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final385_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter        ;                             ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0                                                                                                                                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_hex_digits_pio:hex_digits_pio                                                                                                                                                                                           ; final_project_platform.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_irq_mapper:irq_mapper                                                                                                                                                                                                   ; final_project_platform.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                 ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_key:key                                                                                                                                                                                                                 ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_keycode:keycode                                                                                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_leds_pio:leds_pio                                                                                                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                        ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                    ; final_project_platform.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                   ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                  ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                             ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                               ; final_project_platform.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                           ; final_project_platform.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                 ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                   ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                 ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router_001                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_003                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_004                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_005                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_006                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_008                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_009                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_010                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_011                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_012                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_013                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_014                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_015                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_016                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_017                                                                                                                      ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                        ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                 ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                  ; final_project_platform.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                  ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                              ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                    ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                               ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                            ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                  ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                          ; final_project_platform.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                ; final_project_platform.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                               ; final_project_platform.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu                                                                                                                                                   ; final_project_platform.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                       ; final_project_platform.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram                                                                                                                                                                                                             ; final_project_platform.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll                                                                                                                                                                                                     ; final_project_platform.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0                                                                                                                                                                                                             ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_SW:sw                                                                                                                                                                                                                   ; final_project_platform.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                               ; final_project_platform.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_timer:timer                                                                                                                                                                                                             ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx                                                                                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_usb_gpx:usb_irq                                                                                                                                                                                                         ; final_project_platform.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final385_top|final_project_platform:u0|final_project_platform_usb_rst:usb_rst                                                                                                                                                                                                         ; final_project_platform.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |final385_top|gameFSM:state_machine|gameState                 ;
+--------------------+-----------------+--------------------+-------------------+
; Name               ; gameState.START ; gameState.GAME_END ; gameState.IN_GAME ;
+--------------------+-----------------+--------------------+-------------------+
; gameState.START    ; 0               ; 0                  ; 0                 ;
; gameState.IN_GAME  ; 1               ; 0                  ; 1                 ;
; gameState.GAME_END ; 1               ; 1                  ; 0                 ;
+--------------------+-----------------+--------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+-----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001      ;
+------------------+------------------+------------------+------------------+-----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                     ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                     ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                     ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                     ;
+------------------+------------------+------------------+------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_state                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                    ;
+------------+------------+------------+------------+-----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                             ;
+------------+------------+------------+------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000    ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1              ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1              ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1              ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1              ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; obstacle:obj|obj_x_pos[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_x_pos[3][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_y_pos[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_y_pos[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_y_pos[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; obstacle:obj|obj_y_pos[3][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,6,9,11,14,16..18,21,23,24,26..28,31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[10..31]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                       ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                                                                                 ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3..5,7,8,10,12,13,15,19,20,22,25,29]                                                                                                                                                                                                                                                                            ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                   ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                     ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                      ; Merged with final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                      ;
; ball_two:b|Ball_X_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with ball_two:b|Ball_X_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ball_two:b|Ball_Y_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with ball_two:b|Ball_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; bullet:ammo|y_motion[4..9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with bullet:ammo|y_motion[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; bullet:ammo|y_motion[1,2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with bullet:ammo|y_motion[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                         ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                  ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                           ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                    ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                          ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                               ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                                                ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ;
; bullet:ammo|y_motion[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                                                                             ; Merged with final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|read_address[11..18]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][17]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[2][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][17]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[3][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][17]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[0][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][17]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; color_mapper:color0|one_asteroid[1][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1572                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                                                             ;
; obstacle:obj|obj_x_pos[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; color_mapper:color0|one_asteroid[0][10], color_mapper:color0|one_asteroid[0][11],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; color_mapper:color0|one_asteroid[0][12], color_mapper:color0|one_asteroid[0][13],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[0][14], color_mapper:color0|one_asteroid[0][15],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[0][16], color_mapper:color0|one_asteroid[0][17],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[0][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; obstacle:obj|obj_x_pos[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; color_mapper:color0|one_asteroid[1][10], color_mapper:color0|one_asteroid[1][11],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; color_mapper:color0|one_asteroid[1][12], color_mapper:color0|one_asteroid[1][13],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[1][14], color_mapper:color0|one_asteroid[1][15],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[1][16], color_mapper:color0|one_asteroid[1][17],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[1][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; obstacle:obj|obj_x_pos[2][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; color_mapper:color0|one_asteroid[2][10], color_mapper:color0|one_asteroid[2][11],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; color_mapper:color0|one_asteroid[2][12], color_mapper:color0|one_asteroid[2][13],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[2][14], color_mapper:color0|one_asteroid[2][15],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[2][16], color_mapper:color0|one_asteroid[2][17],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[2][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; obstacle:obj|obj_x_pos[3][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; color_mapper:color0|one_asteroid[3][10], color_mapper:color0|one_asteroid[3][11],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; color_mapper:color0|one_asteroid[3][12], color_mapper:color0|one_asteroid[3][13],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[3][14], color_mapper:color0|one_asteroid[3][15],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[3][16], color_mapper:color0|one_asteroid[3][17],                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; color_mapper:color0|one_asteroid[3][18]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                 ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                              ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                     ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                   ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                   ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                         ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                                                             ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                                                                                               ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                            ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                             ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; final_project_platform:u0|final_project_platform_SW:sw|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2702  ;
; Number of registers using Synchronous Clear  ; 135   ;
; Number of registers using Synchronous Load   ; 284   ;
; Number of registers using Asynchronous Clear ; 2005  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1503  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; obstacle:obj|obj_y_pos[3][4]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; obstacle:obj|obj_y_pos[3][3]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; obstacle:obj|obj_y_pos[1][3]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; obstacle:obj|obj_y_pos[2][4]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                    ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                   ; 3       ;
; final_project_platform:u0|final_project_platform_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                   ; 3       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                             ; 11      ;
; final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                             ; 472     ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; ball_two:b|Ball_X_Pos[8]                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; ball_two:b|Ball_X_Pos[6]                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; ball_two:b|Ball_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                            ; 14      ;
; obstacle:obj|obstacle_activate[3]                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; ball_two:b|Ball_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; ball_two:b|Ball_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; ball_two:b|Ball_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; obstacle:obj|obstacle_activate[1]                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; obstacle:obj|obstacle_activate[2]                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; obstacle:obj|obstacle_activate[0]                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; 1       ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 44      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 10      ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                     ; 4       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                    ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                    ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; final_project_platform:u0|final_project_platform_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                     ; 2       ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; final_project_platform:u0|final_project_platform_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                                ; 2       ;
; final_project_platform:u0|final_project_platform_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                              ; 1       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; 1       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                             ; 3       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                ; 1       ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 9       ;
; final_project_platform:u0|final_project_platform_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                        ; 1       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                             ; 1       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                             ; 4       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                ; 2       ;
; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                             ; 1       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                ; 1       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                             ; 1       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[0]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[1]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[3]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[2]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[14]                                                                                                                                                                                                                                                                         ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[15]                                                                                                                                                                                                                                                                         ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[9]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[8]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|final_project_platform_timer:timer|period_halfword_0_register[6]                                                                                                                                                                                                                                                                          ; 2       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                 ; 1       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; 1       ;
; final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                     ; 3       ;
; Total number of inverted registers = 93                                                                                                                                                                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                   ;
+-------------------------------------------------------------+-----------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                              ; Type ;
+-------------------------------------------------------------+-----------------------------------------------------------+------+
; color_mapper:color0|backgroundROM:background|data_Out[0..3] ; color_mapper:color0|backgroundROM:background|memory_rtl_0 ; RAM  ;
; color_mapper:color0|asteroid_ROM:asteroid|data_Out[0..3]    ; color_mapper:color0|asteroid_ROM:asteroid|mem_rtl_0       ; RAM  ;
; color_mapper:color0|spriteROM:spaceship|data_Out[0..3]      ; color_mapper:color0|spriteROM:spaceship|mem_rtl_0         ; RAM  ;
+-------------------------------------------------------------+-----------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0|shift_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |final385_top|color_mapper:color0|read_address[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |final385_top|color_mapper:color0|one_asteroid[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |final385_top|color_mapper:color0|one_asteroid[1][14]                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |final385_top|color_mapper:color0|one_asteroid[2][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |final385_top|color_mapper:color0|one_asteroid[3][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0|data_to_cpu[13]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |final385_top|color_mapper:color0|asteroid_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |final385_top|ball_two:b|Ball_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|active_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |final385_top|ball_two:b|Ball_X_Motion[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |final385_top|ball_two:b|Ball_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |final385_top|color_mapper:color0|Red[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 15:1               ; 9 bits    ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; Yes        ; |final385_top|color_mapper:color0|Red[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |final385_top|bullet:ammo|bullet_y_pos[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |final385_top|ball_two:b|Ball_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final385_top|final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |final385_top|gameFSM:state_machine|gameState                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router_001|src_channel[5]                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final385_top|final_project_platform:u0|final_project_platform_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bmh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_sdram:sdram ;
+-----------------------------+-------+------+----------------------------------------+
; Assignment                  ; Value ; From ; To                                     ;
+-----------------------------+-------+------+----------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                        ;
+-----------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                          ;
+----------------+-------+------+-------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                  ;
+----------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0|altsyncram_go61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0|altsyncram_3m61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0|altsyncram_ab61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------------------+------------------------------------------------------------------+
; Parameter Name ; Value                                       ; Type                                                             ;
+----------------+---------------------------------------------+------------------------------------------------------------------+
; INIT_FILE      ; final_project_platform_onchip_memory2_0.hex ; String                                                           ;
+----------------+---------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                   ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                                 ; Untyped                                                                ;
; WIDTH_A                            ; 32                                          ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                                           ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                                           ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                ;
; WIDTH_B                            ; 1                                           ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                                           ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                                           ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                           ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                           ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                ;
; INIT_FILE                          ; final_project_platform_onchip_memory2_0.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 4                                           ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10                                      ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bmh1                             ; Untyped                                                                ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                         ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                                 ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router_001|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_003|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_004|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_005|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_006|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_008|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_009|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_010|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_011|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_012|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_013|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_014|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_015|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_016|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_017|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                   ;
; vlines         ; 1000001100 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_two:b ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; Ball_X_Center  ; 0101000000 ; Unsigned Binary           ;
; Ball_Y_Center  ; 0011110000 ; Unsigned Binary           ;
; Ball_X_Min     ; 0000000110 ; Unsigned Binary           ;
; Ball_X_Max     ; 1001111001 ; Unsigned Binary           ;
; Ball_Y_Min     ; 0000000110 ; Unsigned Binary           ;
; Ball_Y_Max     ; 0111011001 ; Unsigned Binary           ;
; Ball_X_Step    ; 0000000001 ; Unsigned Binary           ;
; Ball_Y_Step    ; 0000000001 ; Unsigned Binary           ;
; Ball_Y_bot     ; 0111000010 ; Unsigned Binary           ;
; Ball_Width     ; 0000010001 ; Unsigned Binary           ;
; Ball_Height    ; 0000010000 ; Unsigned Binary           ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:obj ;
+-----------------+------------+----------------------------+
; Parameter Name  ; Value      ; Type                       ;
+-----------------+------------+----------------------------+
; Obj_X_Min       ; 0000000101 ; Unsigned Binary            ;
; Obj_X_Max       ; 1001111100 ; Unsigned Binary            ;
; Obj_X_disappear ; 1010111100 ; Unsigned Binary            ;
; Obj_Y_Min       ; 0000000011 ; Unsigned Binary            ;
; Obj_Y_Max       ; 0111011100 ; Unsigned Binary            ;
; Obj_X_Step      ; 0000000001 ; Unsigned Binary            ;
; Obj_Y_Step      ; 0000000001 ; Unsigned Binary            ;
; speed           ; 2          ; Signed Integer             ;
; object_num      ; 4          ; Signed Integer             ;
+-----------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bullet:ammo ;
+----------------+------------+----------------------------+
; Parameter Name ; Value      ; Type                       ;
+----------------+------------+----------------------------+
; bullet_X_Min   ; 0000000011 ; Unsigned Binary            ;
; bullet_Y_Min   ; 0000001111 ; Unsigned Binary            ;
; bullet_S       ; 0000000011 ; Unsigned Binary            ;
; bullet_speed   ; 0000001000 ; Unsigned Binary            ;
+----------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color0                                                   ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 13                                                                               ; Signed Integer ;
; BACK_WIDTH     ; 16                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 24                                                                               ; Signed Integer ;
; ROM            ; (111111110000000011111111,000000000000000000000000,111111111111111111111111,0011 ; Array/Record   ;
; ROM            ; 00010011000100101001,010110100101101001010010,100001001000110001110011,100001000 ;                ;
; ROM            ; 000000000000000,111111110000000000000000,100001001000010000000000,11111111111111 ;                ;
; ROM            ; 1100000000,101001011010110110010100,000000001000010011111111,0000000001000010101 ;                ;
;                ; 11101)                                                                           ;                ;
; Back_ROM       ; (010101111101001111111111,011010101101001111111111,001101100110110110110110,0010 ; Array/Record   ;
; Back_ROM       ; 11110111101010111101,011001111100010011111111,011110010100001010110000,000010010 ;                ;
; Back_ROM       ; 001111101110011,110100111001011111111111,000111010000000001100011,10010001010110 ;                ;
; Back_ROM       ; 0011000111,101010101000010111101101,001010110001001001110110,0001001100010101011 ;                ;
; Back_ROM       ; 10000,010010000001000001111111,111000001011101111111111,000000000001100001101010 ;                ;
;                ; )                                                                                ;                ;
; asteroid_Rom   ; (111111110000000011111111,001100010011000100101001,010110100101101001010010,1000 ; Array/Record   ;
;                ; 01001000110001110011,101001011010110110010100)                                   ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                         ; Type                             ;
+------------------------------------+-----------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                          ;
; WIDTH_A                            ; 4                                             ; Untyped                          ;
; WIDTHAD_A                          ; 17                                            ; Untyped                          ;
; NUMWORDS_A                         ; 76800                                         ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                          ;
; WIDTH_B                            ; 1                                             ; Untyped                          ;
; WIDTHAD_B                          ; 1                                             ; Untyped                          ;
; NUMWORDS_B                         ; 1                                             ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                          ;
; BYTE_SIZE                          ; 8                                             ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                          ;
; INIT_FILE                          ; db/385_acc.ram0_backgroundROM_75ad551.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_go61                               ; Untyped                          ;
+------------------------------------+-----------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                         ; Type                       ;
+------------------------------------+-----------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                    ;
; WIDTH_A                            ; 4                                             ; Untyped                    ;
; WIDTHAD_A                          ; 10                                            ; Untyped                    ;
; NUMWORDS_A                         ; 900                                           ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                    ;
; WIDTH_B                            ; 1                                             ; Untyped                    ;
; WIDTHAD_B                          ; 1                                             ; Untyped                    ;
; NUMWORDS_B                         ; 1                                             ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                    ;
; BYTE_SIZE                          ; 8                                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                    ;
; INIT_FILE                          ; db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_3m61                               ; Untyped                    ;
+------------------------------------+-----------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                      ; Type                        ;
+------------------------------------+--------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                     ;
; WIDTH_A                            ; 4                                          ; Untyped                     ;
; WIDTHAD_A                          ; 11                                         ; Untyped                     ;
; NUMWORDS_A                         ; 1155                                       ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WIDTH_B                            ; 1                                          ; Untyped                     ;
; WIDTHAD_B                          ; 1                                          ; Untyped                     ;
; NUMWORDS_B                         ; 1                                          ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                     ;
; BYTE_SIZE                          ; 8                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; INIT_FILE                          ; db/385_acc.ram0_spriteROM_11e110b3.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10                                     ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ab61                            ; Untyped                     ;
+------------------------------------+--------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11       ; Untyped                 ;
; LPM_WIDTHB                                     ; 11       ; Untyped                 ;
; LPM_WIDTHP                                     ; 22       ; Untyped                 ;
; LPM_WIDTHR                                     ; 22       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 11       ; Untyped                 ;
; LPM_WIDTHB                                     ; 11       ; Untyped                 ;
; LPM_WIDTHP                                     ; 22       ; Untyped                 ;
; LPM_WIDTHR                                     ; 22       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                 ;
; Entity Instance            ; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 2                                  ;
; Entity Instance                       ; color_mapper:color0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                 ;
;     -- LPM_WIDTHB                     ; 11                                 ;
;     -- LPM_WIDTHP                     ; 22                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; color_mapper:color0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                 ;
;     -- LPM_WIDTHB                     ; 11                                 ;
;     -- LPM_WIDTHP                     ; 22                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color0|asteroid_ROM:asteroid"                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we            ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data_In       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_address ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color0|backgroundROM:background"                                                                                                        ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we            ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data_In       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_address ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color0|spriteROM:spaceship"                                                                                                             ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we            ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data_In       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_address ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color0"                                                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Red[3..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Green[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Blue[3..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ball_activate ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "bullet:ammo"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; space_key[24] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:obj"                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; set_postion_x  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; set_position_y ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ball_two:b"                                                                                                                                        ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; keycode[24] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data_x      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_y      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                        ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_spi_0:spi_0"                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                 ;
+--------------------+--------+----------+---------------------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                                  ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                  ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                  ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                  ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                  ;
; areset             ; Input  ; Info     ; Stuck at GND                                            ;
; locked             ; Output ; Info     ; Explicitly unconnected                                  ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                  ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                            ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                            ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                            ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                            ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                            ;
; scandata           ; Input  ; Info     ; Stuck at GND                                            ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                            ;
+--------------------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_sdram:sdram|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                             ;
+---------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic"       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0"                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_platform:u0"                                                                                                                     ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                  ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                             ;
; hex_digits_export                 ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; leds_export                       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[5]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[4]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[3]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[2]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[1]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexs[0]" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND   ;
; In0[0]    ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 2617                        ;
;     CLR               ; 830                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 124                         ;
;     ENA               ; 415                         ;
;     ENA CLR           ; 867                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 51                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 10                          ;
;     plain             ; 155                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 4162                        ;
;     arith             ; 662                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 320                         ;
;         3 data inputs ; 341                         ;
;     normal            ; 3500                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 98                          ;
;         2 data inputs ; 552                         ;
;         3 data inputs ; 816                         ;
;         4 data inputs ; 2021                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 4.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 20 23:37:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/background.sv
    Info (12023): Found entity 1: backgroundROM File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/color_rom.sv
    Info (12023): Found entity 1: color_rom File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/color_rom.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/ram.sv
    Info (12023): Found entity 1: spriteROM File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv Line: 7
    Info (12023): Found entity 2: asteroid_ROM File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv
    Info (12023): Found entity 1: ball_two File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/extra/ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/extra/ball.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v
    Info (12023): Found entity 1: final_project_platform File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv
    Info (12023): Found entity 1: final_project_platform_irq_mapper File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: final_project_platform_mm_interconnect_0_router_007 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_project_platform_mm_interconnect_0_router_002 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_project_platform_mm_interconnect_0_router File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v
    Info (12023): Found entity 1: final_project_platform_usb_rst File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v
    Info (12023): Found entity 1: final_project_platform_usb_gpx File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v
    Info (12023): Found entity 1: final_project_platform_timer File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_platform_sysid_qsys_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v
    Info (12023): Found entity 1: final_project_platform_spi_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v
    Info (12023): Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 37
    Info (12023): Found entity 2: final_project_platform_sdram_pll_stdsync_sv6 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 98
    Info (12023): Found entity 3: final_project_platform_sdram_pll_altpll_vg92 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 130
    Info (12023): Found entity 4: final_project_platform_sdram_pll File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v
    Info (12023): Found entity 1: final_project_platform_sdram_input_efifo_module File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 21
    Info (12023): Found entity 2: final_project_platform_sdram File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_platform_onchip_memory2_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: final_project_platform_nios2_gen2_0_cpu File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v
    Info (12023): Found entity 1: final_project_platform_leds_pio File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v
    Info (12023): Found entity 1: final_project_platform_keycode File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v
    Info (12023): Found entity 1: final_project_platform_key File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: final_project_platform_jtag_uart_0_scfifo_w File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: final_project_platform_jtag_uart_0_scfifo_r File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: final_project_platform_jtag_uart_0 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v
    Info (12023): Found entity 1: final_project_platform_hex_digits_pio File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v
    Info (12023): Found entity 1: final_project_platform_SW File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv
    Info (12023): Found entity 1: final385_top File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv
    Info (12023): Found entity 1: obstacle File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv
    Info (12023): Found entity 1: gameFSM File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/gameFSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/bullet.sv
    Info (12023): Found entity 1: bullet File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/random_generator.sv
    Info (12023): Found entity 1: random_generater File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/random_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 385_code/counter_rand.sv
    Info (12023): Found entity 1: counter_rand File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/counter_rand.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v Line: 402
Info (12127): Elaborating entity "final385_top" for the top level hierarchy
Warning (10034): Output port "HEX0[7]" at final385_top.sv(50) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
Warning (10034): Output port "HEX1[7]" at final385_top.sv(51) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
Warning (10034): Output port "HEX2[7]" at final385_top.sv(52) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
Warning (10034): Output port "HEX3[7]" at final385_top.sv(53) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
Warning (10034): Output port "HEX4[7]" at final385_top.sv(54) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
Warning (10034): Output port "HEX5[7]" at final385_top.sv(55) has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hexs[0]" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 172
Info (12128): Elaborating entity "final_project_platform" for hierarchy "final_project_platform:u0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 213
Info (12128): Elaborating entity "final_project_platform_SW" for hierarchy "final_project_platform:u0|final_project_platform_SW:sw" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 138
Info (12128): Elaborating entity "final_project_platform_hex_digits_pio" for hierarchy "final_project_platform:u0|final_project_platform_hex_digits_pio:hex_digits_pio" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 149
Info (12128): Elaborating entity "final_project_platform_jtag_uart_0" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 162
Info (12128): Elaborating entity "final_project_platform_jtag_uart_0_scfifo_w" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "final_project_platform_jtag_uart_0_scfifo_r" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project_platform:u0|final_project_platform_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_platform_key" for hierarchy "final_project_platform:u0|final_project_platform_key:key" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 170
Info (12128): Elaborating entity "final_project_platform_keycode" for hierarchy "final_project_platform:u0|final_project_platform_keycode:keycode" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 181
Info (12128): Elaborating entity "final_project_platform_leds_pio" for hierarchy "final_project_platform:u0|final_project_platform_leds_pio:leds_pio" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 192
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 221
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_test_bench" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project_platform:u0|final_project_platform_nios2_gen2_0:nios2_gen2_0|final_project_platform_nios2_gen2_0_cpu:cpu|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_platform_onchip_memory2_0" for hierarchy "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_platform_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf
    Info (12023): Found entity 1: altsyncram_bmh1 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_bmh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bmh1" for hierarchy "final_project_platform:u0|final_project_platform_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bmh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_platform_sdram" for hierarchy "final_project_platform:u0|final_project_platform_sdram:sdram" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 258
Info (12128): Elaborating entity "final_project_platform_sdram_input_efifo_module" for hierarchy "final_project_platform:u0|final_project_platform_sdram:sdram|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 298
Info (12128): Elaborating entity "final_project_platform_sdram_pll" for hierarchy "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 285
Info (12128): Elaborating entity "final_project_platform_sdram_pll_stdsync_sv6" for hierarchy "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 288
Info (12128): Elaborating entity "final_project_platform_sdram_pll_dffpipe_l2c" for hierarchy "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_stdsync_sv6:stdsync2|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 116
Info (12128): Elaborating entity "final_project_platform_sdram_pll_altpll_vg92" for hierarchy "final_project_platform:u0|final_project_platform_sdram_pll:sdram_pll|final_project_platform_sdram_pll_altpll_vg92:sd1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v Line: 294
Info (12128): Elaborating entity "final_project_platform_spi_0" for hierarchy "final_project_platform:u0|final_project_platform_spi_0:spi_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 301
Info (12128): Elaborating entity "final_project_platform_sysid_qsys_0" for hierarchy "final_project_platform:u0|final_project_platform_sysid_qsys_0:sysid_qsys_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 308
Info (12128): Elaborating entity "final_project_platform_timer" for hierarchy "final_project_platform:u0|final_project_platform_timer:timer" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 319
Info (12128): Elaborating entity "final_project_platform_usb_gpx" for hierarchy "final_project_platform:u0|final_project_platform_usb_gpx:usb_gpx" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 327
Info (12128): Elaborating entity "final_project_platform_usb_rst" for hierarchy "final_project_platform:u0|final_project_platform_usb_rst:usb_rst" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 346
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 442
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1369
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1429
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1493
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1557
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1621
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1685
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1749
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 1877
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2325
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2453
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2534
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2615
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2699
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 2740
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 3324
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 3365
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 3406
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 4672
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router_default_decode" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router:router|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router_002" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 4704
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_002:router_002|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router_007" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 4784
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_router_007_default_decode" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_router_007:router_007|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 4994
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_cmd_demux" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 5101
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_cmd_mux" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 5231
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_rsp_demux" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 5599
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_rsp_mux" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6051
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6224
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6290
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6324
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6455
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v Line: 6600
Info (12128): Elaborating entity "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "final_project_platform_irq_mapper" for hierarchy "final_project_platform:u0|final_project_platform_irq_mapper:irq_mapper" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 451
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_platform:u0|altera_reset_controller:rst_controller" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 514
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_platform:u0|altera_reset_controller:rst_controller_001" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v Line: 577
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 254
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "gameFSM" for hierarchy "gameFSM:state_machine" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 268
Info (12128): Elaborating entity "ball_two" for hierarchy "ball_two:b" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 293
Warning (10230): Verilog HDL assignment warning at corruptedl_ball.sv(78): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv Line: 78
Warning (10230): Verilog HDL assignment warning at corruptedl_ball.sv(101): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv Line: 101
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:obj" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 313
Warning (10036): Verilog HDL or VHDL warning at obstacle.sv(26): object "all_die" assigned a value but never read File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 26
Warning (10230): Verilog HDL assignment warning at obstacle.sv(50): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 50
Warning (10230): Verilog HDL assignment warning at obstacle.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 51
Warning (10230): Verilog HDL assignment warning at obstacle.sv(107): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 107
Warning (10230): Verilog HDL assignment warning at obstacle.sv(113): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 113
Warning (10230): Verilog HDL assignment warning at obstacle.sv(114): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv Line: 114
Info (12128): Elaborating entity "bullet" for hierarchy "bullet:ammo" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 333
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 372
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(175): truncated value with size 32 to match size of target (10) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 175
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(176): truncated value with size 32 to match size of target (19) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 176
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(247): truncated value with size 32 to match size of target (19) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 247
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(277): truncated value with size 32 to match size of target (19) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 277
Info (12128): Elaborating entity "spriteROM" for hierarchy "color_mapper:color0|spriteROM:spaceship" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 116
Warning (10230): Verilog HDL assignment warning at ram.sv(29): truncated value with size 5 to match size of target (4) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv Line: 29
Info (12128): Elaborating entity "backgroundROM" for hierarchy "color_mapper:color0|backgroundROM:background" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 127
Warning (10230): Verilog HDL assignment warning at background.sv(24): truncated value with size 5 to match size of target (4) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv Line: 24
Info (12128): Elaborating entity "asteroid_ROM" for hierarchy "color_mapper:color0|asteroid_ROM:asteroid" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 138
Warning (10230): Verilog HDL assignment warning at ram.sv(58): truncated value with size 5 to match size of target (4) File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv Line: 58
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.20.23:38:21 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld45395632/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color0|backgroundROM:background|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/385_acc.ram0_backgroundROM_75ad551.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color0|asteroid_ROM:asteroid|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 900
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color0|spriteROM:spaceship|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1155
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/385_acc.ram0_spriteROM_11e110b3.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color0|Mod0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 175
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color0|Mult0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 157
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color0|Mult1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 157
Info (12130): Elaborated megafunction instantiation "color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color0|backgroundROM:background|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/385_acc.ram0_backgroundROM_75ad551.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_go61.tdf
    Info (12023): Found entity 1: altsyncram_go61 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_go61.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf
    Info (12023): Found entity 1: decode_kk9 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/decode_kk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_73b.tdf
    Info (12023): Found entity 1: mux_73b File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mux_73b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color0|asteroid_ROM:asteroid|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "900"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3m61.tdf
    Info (12023): Found entity 1: altsyncram_3m61 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_3m61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color0|spriteROM:spaceship|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1155"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/385_acc.ram0_spriteROM_11e110b3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab61.tdf
    Info (12023): Found entity 1: altsyncram_ab61 File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_ab61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color0|lpm_divide:Mod0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 175
Info (12133): Instantiated megafunction "color_mapper:color0|lpm_divide:Mod0" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/lpm_divide_pll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/alt_u_div_qhe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color0|lpm_mult:Mult0" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 157
Info (12133): Instantiated megafunction "color_mapper:color0|lpm_mult:Mult0" with the following parameter: File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv Line: 157
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mult_fgs.tdf Line: 28
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 98
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
Info (13000): Registers with preset signals will power-up high File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bullet:ammo|bullet_x_pos[9]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[9]~_emulated" and latch "bullet:ammo|bullet_x_pos[9]~1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[8]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[8]~_emulated" and latch "bullet:ammo|bullet_x_pos[8]~5" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[7]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[7]~_emulated" and latch "bullet:ammo|bullet_x_pos[7]~9" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[6]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[6]~_emulated" and latch "bullet:ammo|bullet_x_pos[6]~13" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[5]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[5]~_emulated" and latch "bullet:ammo|bullet_x_pos[5]~17" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[4]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[4]~_emulated" and latch "bullet:ammo|bullet_x_pos[4]~21" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[3]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[3]~_emulated" and latch "bullet:ammo|bullet_x_pos[3]~25" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[2]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[2]~_emulated" and latch "bullet:ammo|bullet_x_pos[2]~29" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[1]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[1]~_emulated" and latch "bullet:ammo|bullet_x_pos[1]~33" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_x_pos[0]" is converted into an equivalent circuit using register "bullet:ammo|bullet_x_pos[0]~_emulated" and latch "bullet:ammo|bullet_x_pos[0]~37" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[9]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[9]~_emulated" and latch "bullet:ammo|bullet_y_pos[9]~1" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[8]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[8]~_emulated" and latch "bullet:ammo|bullet_y_pos[8]~5" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[7]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[7]~_emulated" and latch "bullet:ammo|bullet_y_pos[7]~9" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[6]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[6]~_emulated" and latch "bullet:ammo|bullet_y_pos[6]~13" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[5]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[5]~_emulated" and latch "bullet:ammo|bullet_y_pos[5]~17" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[4]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[4]~_emulated" and latch "bullet:ammo|bullet_y_pos[4]~21" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[3]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[3]~_emulated" and latch "bullet:ammo|bullet_y_pos[3]~25" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[2]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[2]~_emulated" and latch "bullet:ammo|bullet_y_pos[2]~29" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[1]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[1]~_emulated" and latch "bullet:ammo|bullet_y_pos[1]~33" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
    Warning (13310): Register "bullet:ammo|bullet_y_pos[0]" is converted into an equivalent circuit using register "bullet:ammo|bullet_y_pos[0]~_emulated" and latch "bullet:ammo|bullet_y_pos[0]~37" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 96
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 98
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 50
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 51
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 52
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 53
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 54
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 55
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 61
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 74
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 355 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 45
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv Line: 47
Info (21057): Implemented 5955 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 5610 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 5063 megabytes
    Info: Processing ended: Wed Apr 20 23:38:49 2022
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg.


