{"sha": "5556bc5b8b126842172de8c6eb68a407be12a7d3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTU1NmJjNWI4YjEyNjg0MjE3MmRlOGM2ZWI2OGE0MDdiZTEyYTdkMw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1996-06-18T11:37:17Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1996-06-18T11:37:17Z"}, "message": "When not involving named pattern, update condition to include alpha_tp != ALPHA_TP_INSN.\n\nWhen not involving named pattern, update condition to\ninclude alpha_tp != ALPHA_TP_INSN.\nDon't do float_extend as part of other pattern when ALPHA_TP_INSN.\n(extendsfsd2): Split into two patterns, depending on value of alpha_tp.\n\nFrom-SVN: r12302", "tree": {"sha": "2cbe8bec7de2841adb5310d921cf29730f0a4c1a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2cbe8bec7de2841adb5310d921cf29730f0a4c1a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5556bc5b8b126842172de8c6eb68a407be12a7d3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5556bc5b8b126842172de8c6eb68a407be12a7d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5556bc5b8b126842172de8c6eb68a407be12a7d3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5556bc5b8b126842172de8c6eb68a407be12a7d3/comments", "author": null, "committer": null, "parents": [{"sha": "c01b547053895b90637355d5750ea32fa000f14d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c01b547053895b90637355d5750ea32fa000f14d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c01b547053895b90637355d5750ea32fa000f14d"}], "stats": {"total": 301, "additions": 56, "deletions": 245}, "files": [{"sha": "826ffb1334d41ff16d006d24c2d0bf98a6520df5", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 56, "deletions": 245, "changes": 301, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5556bc5b8b126842172de8c6eb68a407be12a7d3/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5556bc5b8b126842172de8c6eb68a407be12a7d3/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=5556bc5b8b126842172de8c6eb68a407be12a7d3", "patch": "@@ -1313,7 +1313,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(plus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"adds%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1331,7 +1331,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(plus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"addt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1345,33 +1345,12 @@\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(plus:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"addt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(plus:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n-  \"addt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(plus:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n-\t\t (float_extend:DF\n-\t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"addt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1382,7 +1361,7 @@\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"addt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1402,14 +1381,6 @@\n   \"cvttqc %R1,%0\"\n   [(set_attr \"type\" \"fadd\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n-\t(float:SF (match_operand:DI 1 \"register_operand\" \"f\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"cvtqs%+%& %1,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n (define_insn \"floatdisf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float:SF (match_operand:DI 1 \"register_operand\" \"f\")))]\n@@ -1421,7 +1392,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(float:DF (match_operand:DI 1 \"register_operand\" \"f\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"cvtqt%+%& %1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1434,20 +1405,33 @@\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n-\t(float_extend:DF (match_operand:SF 1 \"nonimmediate_operand\" \"f,m\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"@\n-   addt%)%& $f31,%1,%0\n-   lds %0,%1\"\n-  [(set_attr \"type\" \"fadd,ld\")\n+(define_expand \"extendsfdf2\"\n+  [(use (match_operand:DF 0 \"register_operand\" \"\"))\n+   (use (match_operand:SF 1 \"nonimmediate_operand\" \"\"))]\n+  \"TARGET_FP\"\n+\"\n+{\n+  if (alpha_tp == ALPHA_TP_INSN)\n+    emit_insn (gen_extendsfdf2_tp (operands[0],\n+\t\t\t\t   force_reg (SFmode, operands[1])));\n+  else\n+    emit_insn (gen_extendsfdf2_no_tp (operands[0], operands[1]));\n+\n+  DONE;\n+}\")\n+\n+(define_insn \"extendsfdf2_tp\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(float_extend:DF (match_operand:SF 1 \"register_operand\" \"f\")))]\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"cvtsts %1,%0\"\n+  [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"extendsfdf2\"\n+(define_insn \"extendsfdf2_no_tp\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n \t(float_extend:DF (match_operand:SF 1 \"nonimmediate_operand\" \"f,m\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    addt%)%& $f31,%1,%0\n    lds %0,%1\"\n@@ -1457,7 +1441,7 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(float_truncate:SF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"cvtts%)%& %R1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1474,7 +1458,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(div:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"divs%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdivs\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1492,7 +1476,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"divt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdivt\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1506,30 +1490,11 @@\n   [(set_attr \"type\" \"fdivt\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"divt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")\n-   (set_attr \"trap\" \"yes\")])\n-\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n-  \"divt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n-\t\t(float_extend:DF\n-\t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"divt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdivt\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1539,16 +1504,7 @@\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(float_extend:DF\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n-  \"divt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t(float_extend:DF (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"divt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdivt\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1557,7 +1513,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(float_extend:DF (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"divt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdivt\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1566,7 +1522,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"muls%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1584,7 +1540,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"mult%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1598,33 +1554,12 @@\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(mult:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"mult%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fmul\")\n-   (set_attr \"trap\" \"yes\")])\n-\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(mult:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n-  \"mult%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fmul\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(mult:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n-\t\t (float_extend:DF\n-\t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"mult%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1635,7 +1570,7 @@\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"mult%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1644,7 +1579,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"subs%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1662,7 +1597,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"subt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1676,32 +1611,12 @@\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(minus:DF (float_extend:DF\n-\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"subt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (float_extend:DF\n \t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n-  \"subt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n-\t\t  (float_extend:DF\n-\t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"subt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1711,18 +1626,7 @@\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n-  \"subt%)%& %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(minus:DF (float_extend:DF\n-\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t  (float_extend:DF\n-\t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"subt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1733,7 +1637,7 @@\n \t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"subt%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2157,7 +2061,7 @@\n \t(match_operator:DF 1 \"alpha_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"cmpt%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2167,18 +2071,7 @@\n \t(match_operator:DF 1 \"alpha_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP\"\n-  \"cmpt%C1%' %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_comparison_operator\"\n-\t\t\t   [(float_extend:DF\n-\t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"cmpt%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2189,18 +2082,7 @@\n \t\t\t   [(float_extend:DF\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP\"\n-  \"cmpt%C1%' %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_comparison_operator\"\n-\t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n-\t\t\t    (float_extend:DF\n-\t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"cmpt%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2211,19 +2093,7 @@\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP\"\n-  \"cmpt%C1%' %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_comparison_operator\"\n-\t\t\t   [(float_extend:DF\n-\t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n-\t\t\t    (float_extend:DF\n-\t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"cmpt%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2235,7 +2105,7 @@\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"cmpt%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2248,7 +2118,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2262,7 +2132,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2276,7 +2146,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2290,36 +2160,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n-  \"@\n-   fcmov%C3 %R4,%R1,%0\n-   fcmov%D3 %R4,%R5,%0\"\n-  [(set_attr \"type\" \"fadd\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n-\t(if_then_else:DF \n-\t (match_operator 3 \"signed_comparison_operator\"\n-\t\t\t [(match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,fG\")\n-\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n-\t (float_extend:DF (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,0\"))\n-\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n-  \"@\n-   fcmov%C3 %R4,%R1,%0\n-   fcmov%D3 %R4,%R5,%0\"\n-  [(set_attr \"type\" \"fadd\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n-\t(if_then_else:DF \n-\t (match_operator 3 \"signed_comparison_operator\"\n-\t\t\t [(float_extend:DF \n-\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n-\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n-\t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n-\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2333,7 +2174,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (float_extend:DF (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,0\"))\n \t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2348,22 +2189,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n-  \"@\n-   fcmov%C3 %R4,%R1,%0\n-   fcmov%D3 %R4,%R5,%0\"\n-  [(set_attr \"type\" \"fadd\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:SF 0 \"register_operand\" \"=&f,f\")\n-\t(if_then_else:SF \n-\t (match_operator 3 \"signed_comparison_operator\"\n-\t\t\t [(float_extend:DF\n-\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n-\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n-\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n-\t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2378,22 +2204,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n \t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n-  \"@\n-   fcmov%C3 %R4,%R1,%0\n-   fcmov%D3 %R4,%R5,%0\"\n-  [(set_attr \"type\" \"fadd\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n-\t(if_then_else:DF \n-\t (match_operator 3 \"signed_comparison_operator\"\n-\t\t\t [(float_extend:DF\n-\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n-\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n-\t (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\"))\n-\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -2408,7 +2219,7 @@\n \t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n \t (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\"))\n \t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\""}]}