

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Thu Jul 18 17:18:00 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_patch6_fu_624                     |add_patch6                     |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_makeSuperPoint_alignedToLine8_fu_645  |makeSuperPoint_alignedToLine8  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_wedgePatch_init_fu_672                |wedgePatch_init                |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3  |      160|      160|         1|          1|          1|   160|       yes|
        |- makeSuperpoint_loop                                    |        ?|        ?|         ?|          -|          -|     5|        no|
        |- VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6  |      160|      160|         1|          1|          1|   160|       yes|
        |- VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      421|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    33|    12722|    19142|    -|
|Memory               |        0|     -|      420|      435|    -|
|Multiplexer          |        -|     -|        -|     1495|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    33|    13275|    21493|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_add_patch6_fu_624                     |add_patch6                     |        0|  16|  7821|  7642|    0|
    |grp_makeSuperPoint_alignedToLine8_fu_645  |makeSuperPoint_alignedToLine8  |        0|   5|  2183|  4996|    0|
    |grp_wedgePatch_init_fu_672                |wedgePatch_init                |        0|  12|  2718|  6504|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|  33| 12722| 19142|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_0_U   |makePatch_alignedToLine_NPpatches_parameters_V_0   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_parameters_V_4_U   |makePatch_alignedToLine_NPpatches_parameters_V_0   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_parameters_V_1_U   |makePatch_alignedToLine_NPpatches_parameters_V_1   |        0|   2|   3|    0|    24|    1|     1|           24|
    |NPpatches_parameters_V_3_U   |makePatch_alignedToLine_NPpatches_parameters_V_1   |        0|   2|   3|    0|    24|    1|     1|           24|
    |NPpatches_parameters_V_2_U   |makePatch_alignedToLine_NPpatches_parameters_V_2   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_superpoints_0_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_1_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_2_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_3_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |NPpatches_superpoints_4_V_U  |makePatch_alignedToLine_NPpatches_superpoints_0_V  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_0_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_1_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_2_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_3_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    |init_patch_V_4_U             |makePatch_alignedToLine_init_patch_V_0             |        0|  32|  33|    0|    32|   32|     1|         1024|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                   |        0| 420| 435|    0|   440|  418|    15|        12592|
    +-----------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_2_fu_696_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln1116_fu_708_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1118_2_fu_839_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln1118_fu_754_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln1120_fu_833_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln1122_fu_818_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln1134_fu_853_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1141_2_fu_873_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln1141_fu_885_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln1143_2_fu_1016_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1143_fu_931_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln1145_fu_1010_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1147_fu_995_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln1153_2_fu_1030_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1153_fu_1042_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1155_2_fu_1171_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1155_fu_1088_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1157_fu_1165_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1159_fu_1150_p2       |         +|   0|  0|  10|           5|           5|
    |sub_ln1159_fu_1140_p2       |         -|   0|  0|  10|           5|           5|
    |and_ln1116_fu_740_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1141_fu_917_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1153_fu_1074_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1116_fu_702_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1118_fu_714_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1120_fu_734_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1134_fu_859_p2       |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1141_fu_879_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1143_fu_891_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1145_fu_911_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1153_fu_1036_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1155_fu_1048_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1157_fu_1068_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1118_fu_760_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1143_fu_937_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1155_fu_1094_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1116_3_fu_746_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln1116_4_fu_782_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln1116_fu_720_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln1118_4_fu_790_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln1118_5_fu_806_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln1118_6_fu_845_p3   |    select|   0|  0|   7|           1|           1|
    |select_ln1118_fu_766_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln1141_3_fu_923_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln1141_4_fu_959_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln1141_fu_897_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln1143_4_fu_967_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln1143_5_fu_983_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln1143_6_fu_1022_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1143_fu_943_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln1153_2_fu_1080_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1153_fu_1054_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1155_3_fu_1108_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1155_4_fu_1177_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1155_fu_1100_p3    |    select|   0|  0|   3|           1|           1|
    |xor_ln1116_fu_728_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1141_fu_905_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1153_fu_1062_p2       |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 421|         176|         139|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_0_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_0_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_0_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_0_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_0_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_0_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_1_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_1_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_1_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_1_d0         |  14|          3|    1|          3|
    |NPpatches_parameters_V_1_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_1_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_2_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_2_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_2_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_2_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_2_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_2_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_3_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_3_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_3_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_3_d0         |  14|          3|    1|          3|
    |NPpatches_parameters_V_3_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_3_we1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_4_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_4_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_4_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_4_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_4_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_4_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_0_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_0_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_0_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_0_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_0_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_0_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_1_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_1_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_1_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_1_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_1_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_1_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_2_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_2_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_2_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_2_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_2_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_2_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_3_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_3_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_3_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_3_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_3_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_3_V_we0       |  14|          3|    1|          3|
    |NPpatches_superpoints_4_V_address0  |  20|          4|    5|         20|
    |NPpatches_superpoints_4_V_address1  |  14|          3|    5|         15|
    |NPpatches_superpoints_4_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_4_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_4_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_4_V_we0       |  14|          3|    1|          3|
    |a_reg_436                           |   9|          2|    3|          6|
    |ap_NS_fsm                           |  65|         13|    1|         13|
    |b_5_reg_525                         |   9|          2|    3|          6|
    |b_6_reg_580                         |   9|          2|    3|          6|
    |b_reg_458                           |   9|          2|    5|         10|
    |c_4_reg_547                         |   9|          2|    5|         10|
    |c_5_reg_602                         |   9|          2|    3|          6|
    |c_reg_469                           |   9|          2|    2|          4|
    |d_2_reg_613                         |   9|          2|    3|          6|
    |d_reg_558                           |   9|          2|    2|          4|
    |i_reg_502                           |   9|          2|    3|          6|
    |indvar_flatten13_reg_425            |   9|          2|    8|         16|
    |indvar_flatten21_reg_536            |   9|          2|    7|         14|
    |indvar_flatten35_reg_514            |   9|          2|    8|         16|
    |indvar_flatten43_reg_591            |   9|          2|    6|         12|
    |indvar_flatten57_reg_569            |   9|          2|    7|         14|
    |indvar_flatten_reg_447              |   9|          2|    7|         14|
    |init_patch_V_0_address0             |  20|          4|    5|         20|
    |init_patch_V_0_ce0                  |  20|          4|    1|          4|
    |init_patch_V_0_d0                   |  14|          3|   32|         96|
    |init_patch_V_0_we0                  |  14|          3|    1|          3|
    |init_patch_V_1_address0             |  20|          4|    5|         20|
    |init_patch_V_1_ce0                  |  20|          4|    1|          4|
    |init_patch_V_1_d0                   |  14|          3|   32|         96|
    |init_patch_V_1_we0                  |  14|          3|    1|          3|
    |init_patch_V_2_address0             |  20|          4|    5|         20|
    |init_patch_V_2_ce0                  |  20|          4|    1|          4|
    |init_patch_V_2_d0                   |  14|          3|   32|         96|
    |init_patch_V_2_we0                  |  14|          3|    1|          3|
    |init_patch_V_3_address0             |  20|          4|    5|         20|
    |init_patch_V_3_ce0                  |  20|          4|    1|          4|
    |init_patch_V_3_d0                   |  14|          3|   32|         96|
    |init_patch_V_3_we0                  |  14|          3|    1|          3|
    |init_patch_V_4_address0             |  20|          4|    5|         20|
    |init_patch_V_4_ce0                  |  20|          4|    1|          4|
    |init_patch_V_4_d0                   |  14|          3|   32|         96|
    |init_patch_V_4_we0                  |  14|          3|    1|          3|
    |init_patch_size_0_reg_480           |   9|          2|    8|         16|
    |n_patches_o                         |   9|          2|    8|         16|
    |n_patches_o_ap_vld                  |   9|          2|    1|          2|
    |ppl_0_reg_492                       |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |1495|        313|  688|       2030|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |a_reg_436                                              |   3|   0|    3|          0|
    |add_ln1134_reg_1235                                    |   3|   0|    3|          0|
    |ap_CS_fsm                                              |  12|   0|   12|          0|
    |b_5_reg_525                                            |   3|   0|    3|          0|
    |b_6_reg_580                                            |   3|   0|    3|          0|
    |b_reg_458                                              |   5|   0|    5|          0|
    |c_4_reg_547                                            |   5|   0|    5|          0|
    |c_5_reg_602                                            |   3|   0|    3|          0|
    |c_reg_469                                              |   2|   0|    2|          0|
    |d_2_reg_613                                            |   3|   0|    3|          0|
    |d_reg_558                                              |   2|   0|    2|          0|
    |grp_add_patch6_fu_624_ap_start_reg                     |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine8_fu_645_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_672_ap_start_reg                |   1|   0|    1|          0|
    |i_reg_502                                              |   3|   0|    3|          0|
    |indvar_flatten13_reg_425                               |   8|   0|    8|          0|
    |indvar_flatten21_reg_536                               |   7|   0|    7|          0|
    |indvar_flatten35_reg_514                               |   8|   0|    8|          0|
    |indvar_flatten43_reg_591                               |   6|   0|    6|          0|
    |indvar_flatten57_reg_569                               |   7|   0|    7|          0|
    |indvar_flatten_reg_447                                 |   7|   0|    7|          0|
    |init_patch_size_0_reg_480                              |   8|   0|    8|          0|
    |ppl_0_reg_492                                          |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 133|   0|  133|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   11|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_address1       |  out|   11|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce1            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q1             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
|temp_V_address0               |  out|    8|   ap_memory|                   temp_V|         array|
|temp_V_ce0                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_we0                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_d0                     |  out|   32|   ap_memory|                   temp_V|         array|
|temp_V_q0                     |   in|   32|   ap_memory|                   temp_V|         array|
|temp_V_address1               |  out|    8|   ap_memory|                   temp_V|         array|
|temp_V_ce1                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_we1                    |  out|    1|   ap_memory|                   temp_V|         array|
|temp_V_d1                     |  out|   32|   ap_memory|                   temp_V|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

