# ğŸŒŸ ç‰¹åˆ¥ç·¨ | Special Chapters

---

## ğŸ§¬ ç¬¬1ç« ï¼šå…ˆç«¯ãƒãƒ¼ãƒ‰æŠ€è¡“ï¼ˆFinFETã€GAAã€CFETï¼‰
*Advanced Node Technologies â€“ FinFET, GAA & CFET*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter1_finfet_gaa)

### ğŸ“– æ¦‚è¦ | Overview
FinFETãƒ»GAAãƒ»CFETæ§‹é€ ã®ç‰©ç†ç‰¹æ€§ãƒ»é›»æ°—ç‰¹æ€§ãƒ»è¨­è¨ˆå½±éŸ¿ã‚’ä½“ç³»çš„ã«è§£èª¬ã€‚  
ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã‚’è¶…ãˆã‚‹å…ˆç«¯CMOSæŠ€è¡“ã‚’ç´¹ä»‹ã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Chapter Structure (v1.1)
| ç¯€ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename | å†…å®¹æ¦‚è¦ / Description |
|-------|----------------------|------------------------|
| 1.1 | f1_1_planar_limitations.md | ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã¨å¾®ç´°åŒ–ã®å£ / Limits of Planar MOSFETs |
| 1.2 | f1_2_finfet.md | FinFETæ§‹é€ ã®åŸç†ã¨ãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦ / FinFET Structure & Process |
| 1.3 | f1_3_gaa.md | GAAæ§‹é€ ã¨Multi-NanosheetæŠ€è¡“ / GAA and Nanosheet Technology |
| 1.4 | f1_4_comparison.md | ãƒ—ãƒ¬ãƒ¼ãƒŠ vs FinFET vs GAAã®ç‰¹æ€§æ¯”è¼ƒ / Comparison of Planar / FinFET / GAA |

---

## ğŸ›  ç¬¬2ç« ï¼šãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“
*Chiplets and Advanced Packaging*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2_chiplet_pkg)

### ğŸ“– æ¦‚è¦ | Overview
2.5D/3Då®Ÿè£…æŠ€è¡“ã‚„ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®è¨­è¨ˆãƒ»å®Ÿè£…ãƒ»ä¿¡é ¼æ€§ã‚’ä½“ç³»çš„ã«è§£èª¬ã€‚  
ç•°ç¨®é›†ç©ã«ã‚ˆã‚‹æŸ”è»Ÿãªè¨­è¨ˆã¨ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã‚’å¯èƒ½ã«ã™ã‚‹æŠ€è¡“ç¾¤ã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Main Sections
| ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename | å†…å®¹æ¦‚è¦ / Description |
|------|----------------------|------------------------|
| 2.1 | f2_1_overview.md | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆåŒ–ã®èƒŒæ™¯ã¨æŠ€è¡“æ½®æµ / Background and technology trends |
| 2.2 | f2_2_25d_pkg.md | 2.5Då®Ÿè£…æŠ€è¡“ï¼ˆCoWoSã€ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼‰ / 2.5D integration technologies (CoWoS, interposer) |
| 2.3 | f2_3_3d_pkg.md | 3Dç©å±¤æŠ€è¡“ï¼ˆTSVã€ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰æ¥åˆï¼‰ / 3D stacking (TSV, hybrid bonding) |
| 2.4 | f2_4_pkg_case_study.md | å•†ç”¨äº‹ä¾‹ï¼ˆAMDã€Intelã€Appleãªã©ï¼‰ / Commercial cases (AMD, Intel, Apple, etc.) |
| 2.5 | f2_5_design_challenges.md | ç†±è¨­è¨ˆãƒ»ãƒ†ã‚¹ãƒˆãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°èª²é¡Œ / Thermal, test, and timing challenges |

---

## ğŸ“¦ ç¬¬2aç« ï¼šSystemDKã«ãŠã‘ã‚‹ç†±ãƒ»å¿œåŠ›ãƒ»ãƒã‚¤ã‚ºåˆ¶ç´„ã®è¨­è¨ˆå¯¾å¿œ
*Design Handling of Thermal, Stress, and Noise Constraints in SystemDK*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2a_systemdk)

### ğŸ“– æ¦‚è¦ | Overview
System Design Kit (SystemDK) ã®æ¦‚å¿µã¨ã€ç‰©ç†åˆ¶ç´„ï¼ˆSI/PIã€ç†±ã€å¿œåŠ›ã€EMI/EMCï¼‰ã®è¨­è¨ˆçš„å–ã‚Šæ‰±ã„ã‚’è§£èª¬ã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Section Structure
| ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename | ã‚¿ã‚¤ãƒˆãƒ« / Title |
|------|----------------------|------------------|
| 2a.1 | f2a_1_systemdk_overview.md | SystemDKã®å…¨ä½“åƒã¨è¨­è¨ˆéšå±¤ / Overview and Hierarchy of SystemDK |
| 2a.2 | f2a_2_sipi.md | SI/PIã¨PDNæ§‹é€  / Signal/Power Integrity and PDN Design |
| 2a.3 | f2a_3_thermal.md | ç†±æ‹¡æ•£ã¨ææ–™åˆ†å¸ƒ / Thermal Behavior and Material Distribution |
| 2a.4 | f2a_4_mechanical.md | å®Ÿè£…å¿œåŠ›ã¨ç•Œé¢ä¿¡é ¼æ€§ / Mechanical Stress and Interface Reliability |
| 2a.5 | f2a_5_emi_emc.md | EMI/EMCè¨­è¨ˆåŸå‰‡ / Principles of EMI/EMC Design |

---

## ğŸ§  ç¬¬3ç« ï¼šFSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•
*SoC Implementation of Integrated Control System with FSM Ã— PID Ã— LLM*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter3_socsysten)

### ğŸ“– æ¦‚è¦ | Overview
AITL-Hä¸‰å±¤åˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã‚’ãƒ™ãƒ¼ã‚¹ã«ã€æ©Ÿèƒ½åˆ†é›¢ãƒ»éšå±¤é€£æºãƒ»SoCçµ±åˆã®æ‰‹æ³•ã‚’å­¦ç¿’ã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Chapter Structure
| ç¯€ç•ªå· | æ—¥æœ¬èªã‚¿ã‚¤ãƒˆãƒ« | è‹±èªã‚¿ã‚¤ãƒˆãƒ« |
|--------|--------------|--------------|
| 3.1 | AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ | AITL-H Architecture and Layered Design |
| 3.2 | FSMæ§‹æˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«è¨­è¨ˆ | FSM Design and RTL Module Structure |
| 3.3 | PIDåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¨­è¨ˆ | PID Controller Design |
| 3.4 | LLMã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ | LLM Interface Design |
| 3.5 | SoCçµ±åˆã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | SoC Integration and Simulation |

---

## ğŸ“˜ ç¬¬4ç« ï¼šFSMÃ—PIDÃ—LLMåˆ¶å¾¡ç³»ã®OpenLaneã«ã‚ˆã‚‹RTL-to-GDSIIå®Ÿè£…
*RTL-to-GDSII Implementation of FSMÃ—PIDÃ—LLM Control System with OpenLane*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter4_openlane)

### ğŸ“– æ¦‚è¦ | Overview
Sky130 PDKã‚’ç”¨ã„ã€FSMãƒ»PIDãƒ»çµ±åˆSoCãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·šï¼ˆRTL-to-GDSIIï¼‰ã‚’å®Ÿè·µã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Chapter Structure and Overview
| ç¯€ç•ªå· | ã‚¿ã‚¤ãƒˆãƒ«ï¼ˆJPï¼‰ | Title (EN) | æ¦‚è¦ / Summary |
|--------|--------------|------------|---------------|
| 4.1 | OpenLaneå°å…¥ã¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹æˆ | Introduction to OpenLane and Project Setup | ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆã¨configæº–å‚™ã®åŸºæœ¬ |
| 4.2 | FSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·š | Place-and-Route of FSM Module | FSMå˜ä½“ã®é…ç½®é…ç·šï¼ˆRTL-to-GDSIIï¼‰ |
| 4.3 | PIDãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·š | Place-and-Route of PID Module | PIDåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå®Ÿè£… |
| 4.4 | SoCçµ±åˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®å®Ÿè£… | Implementation of Integrated SoC | FSMï¼‹PIDçµ±åˆå›è·¯ã®GDSIIåŒ– |
| 4.5 | è¨­è¨ˆè©•ä¾¡ãƒ¬ãƒãƒ¼ãƒˆã¨æ¯”è¼ƒ | Design Evaluation and Comparison | é¢ç©ãƒ»DRCãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¯”è¼ƒåˆ†æ |

---

## ğŸ§ª ç¬¬5ç« ï¼šPDKã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã«ã‚ˆã‚‹ç‰©ç†æ•´åˆã¨DFMè¨­è¨ˆæŒ‡é‡
*Physical Verification and DFM Design Guidelines with PDK*  
[ğŸ“‚ View Repo](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter5_dfm)

### ğŸ“– æ¦‚è¦ | Overview
Sky130 PDKã«ã‚ˆã‚‹ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã¨ã€é‡ç”£æ€§ã‚’è€ƒæ…®ã—ãŸDFMè¨­è¨ˆæŒ‡é‡ã‚’ç¿’å¾—ã€‚

### ğŸ“‚ ç¯€æ§‹æˆ | Section Overview
| ç¯€ç•ªå· | ã‚¿ã‚¤ãƒˆãƒ«ï¼ˆJPï¼‰ | Title (EN) | æ¦‚è¦ / Summary |
|--------|--------------|------------|---------------|
| 5.1 | PDKæ§‹é€ ã®ç†è§£ã¨Sky130ãƒ¬ã‚¤ãƒ¤ãƒ¼ä½“ç³» | Understanding PDK and Sky130 Layer System | ãƒ¬ã‚¤ãƒ¤ãƒ¼å‘½åãƒ»ãƒã‚¹ã‚¯ä½“ç³»ã‚’è§£èª¬ |
| 5.2 | GDSå¯è¦–åŒ–ã¨éšå±¤è§£æ | GDS Visualization and Hierarchy Analysis | Magic/KLayoutã«ã‚ˆã‚‹éšå±¤æ§‹é€ ã®ç¢ºèª |
| 5.3 | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã®åŸºç¤ | Basics of Layout Verification | DRC / LVS / ERCã®ä»•çµ„ã¿ã¨æ´»ç”¨æ³• |
| 5.4 | DFMè¨­è¨ˆæŒ‡é‡ã®ç¿’å¾— | Learning DFM Design Principles | å¯„ç”Ÿãƒ»ã‚¹ãƒˆãƒ¬ã‚¹ãƒ»é‡ç”£å¯¾å¿œè¨­è¨ˆã‚’å®Ÿè·µ |

---
