________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Circuit name: multi_consumer.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.02 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 3 LUT buffers.
Sweeped away 5 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	4 LUTs of size 1
	9 LUTs of size 2
	12 LUTs of size 3
	19 LUTs of size 4
	13 LUTs of size 5
	10 LUTs of size 6
	16 of type input
	64 of type output
	0 of type latch
	67 of type names
Timing analysis: ON
Circuit netlist file: multi_consumer.net
Circuit placement file: multi_consumer.place
Circuit routing file: multi_consumer.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 160
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'multi_consumer.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 147, total nets: 83, total inputs: 16, total outputs: 64
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 1: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 2: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 3: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 4: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 5: cb.n103, type: clb
	.........
Passed route at end.
Complex block 6: cb.n93, type: clb
	.........
Passed route at end.
Complex block 7: cb.n140, type: clb
	.........
Passed route at end.
Complex block 8: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 9: cb.out:top^d_out_7~11, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out_7~14, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out_1~13, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out_2~13, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out_4~13, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out_4~14, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out_2~14, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out_4~15, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out_7~15, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out_1~14, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out_7~12, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out_2~15, type: io
	
Passed route at end.
Complex block 21: cb.out:top^d_out_7~13, type: io
	
Passed route at end.
Complex block 22: cb.out:top^d_out_1~15, type: io
	
Passed route at end.
Complex block 23: cb.top^d_out_1~14, type: clb
	.........
Passed route at end.
Complex block 24: cb.out:top^d_out_4~12, type: io
	
Passed route at end.
Complex block 25: cb.out:top^d_out_1~11, type: io
	
Passed route at end.
Complex block 26: cb.out:top^d_out_1~9, type: io
	
Passed route at end.
Complex block 27: cb.out:top^d_out_2~11, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out_1~10, type: io
	
Passed route at end.
Complex block 29: cb.out:top^d_out_2~12, type: io
	
Passed route at end.
Complex block 30: cb.out:top^d_out_4~11, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out_1~12, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 32: cb.top^d_out_4~12, type: clb
	.........
Passed route at end.
Complex block 33: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 34: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 35: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 36: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 37: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 38: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 39: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 40: cb.out:top^d_out_7~8, type: io
	
Passed route at end.
Complex block 41: cb.out:top^d_out_7~10, type: io
	
Passed route at end.
Complex block 42: cb.out:top^d_out_7~9, type: io
	
Passed route at end.
Complex block 43: cb.out:top^d_out_7~7, type: io
	
Passed route at end.
Complex block 44: cb.out:top^d_out_7~6, type: io
	
Passed route at end.
Complex block 45: cb.top^d_out_7~10, type: clb
	.........
Passed route at end.
Complex block 46: cb.out:top^d_out_4~10, type: io
	
Passed route at end.
Complex block 47: cb.out:top^d_out_4~9, type: io
	
Passed route at end.
Complex block 48: cb.out:top^d_out_4~8, type: io
	
Passed route at end.
Complex block 49: cb.out:top^d_out_4~7, type: io
	
Passed route at end.
Complex block 50: cb.out:top^d_out_1~7, type: io
	
Passed route at end.
Complex block 51: cb.out:top^d_out_1~8, type: io
	
Passed route at end.
Complex block 52: cb.out:top^d_out_1~6, type: io
	
Passed route at end.
Complex block 53: cb.out:top^d_out_2~10, type: io
	
Passed route at end.
Complex block 54: cb.out:top^d_out_2~9, type: io
	
Passed route at end.
Complex block 55: cb.out:top^d_out_2~8, type: io
	
Passed route at end.
Complex block 56: cb.out:top^d_out_2~7, type: io
	
Passed route at end.
Complex block 57: cb.out:top^d_out_1~5, type: io
	
Passed route at end.
Complex block 58: cb.out:top^d_out_1~4, type: io
	
Passed route at end.
Complex block 59: cb.top^d_out_1~4, type: clb
	......
Passed route at end.
Complex block 60: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 61: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 62: cb.out:top^d_out_2~6, type: io
	
Passed route at end.
Complex block 63: cb.out:top^d_out_7~5, type: io
	
Passed route at end.
Complex block 64: cb.out:top^d_out_4~6, type: io
	
Passed route at end.
Complex block 65: cb.out:top^d_out_2~5, type: io
	
Passed route at end.
Complex block 66: cb.out:top^d_out_7~4, type: io
	
Passed route at end.
Complex block 67: cb.out:top^d_out_4~5, type: io
	
Passed route at end.
Complex block 68: cb.out:top^d_out_1~3, type: io
	
Passed route at end.
Complex block 69: cb.out:top^d_out_2~4, type: io
	
Passed route at end.
Complex block 70: cb.out:top^d_out_7~3, type: io
	
Passed route at end.
Complex block 71: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out_4~4, type: io
	
Passed route at end.
Complex block 73: cb.out:top^d_out_2~3, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out_1~2, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out_7~2, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out_4~3, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out_2~2, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out_7~1, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out_1~1, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out_4~2, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out_2~1, type: io
	
Passed route at end.
Complex block 82: cb.out:top^d_out_1~0, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out_7~0, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out_4~1, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out_4~0, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out_2~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 80, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 7, average # input + clock pins used: 11.2857, average # output pins used: 9.28571
Absorbed logical nets 2 out of 83 nets, 81 nets not absorbed.

Netlist conversion complete.

Packing took 0.06 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'multi_consumer.net'.

Netlist num_nets: 81
Netlist num_blocks: 87
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 7.
Netlist inputs pins: 16
Netlist output pins: 64

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      80	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      7	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 143 point to point connections in this circuit.

Initial placement cost: 1.00861 bb_cost: 5.46006 td_cost: 3.26723e-08 delay_cost: 5.05429e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.08866   0.97662     5.28397 3.60058e-08 5.03216e-08 3.53447e-10   1.9607   0.9816  0.0215  6.0000  1.0000      3854  0.5000
  0.04433   0.97625     5.23902 3.71366e-08 5.02869e-08 3.61838e-10   1.9607   0.9712  0.0213  6.0000  1.0000      7708  0.5000
  0.02217    1.0087     5.15621 3.74683e-08 4.99396e-08  3.4435e-10   1.8607   0.9349  0.0264  6.0000  1.0000     11562  0.9000
  0.01995   0.97983     5.18855 3.44778e-08 5.02147e-08  3.5135e-10   2.0607   0.9320  0.0222  6.0000  1.0000     15416  0.9000
  0.01795   0.97247     5.09924 3.43507e-08 4.98431e-08 3.47154e-10   2.0607   0.9279  0.0205  6.0000  1.0000     19270  0.9000
  0.01616   0.98821      5.0765 3.45667e-08 4.98454e-08 3.47154e-10   2.0607   0.9089  0.0170  6.0000  1.0000     23124  0.9000
  0.01454   0.99843      5.0351 3.42426e-08 4.96231e-08 3.51349e-10   2.0607   0.9126  0.0205  6.0000  1.0000     26978  0.9000
  0.01309   0.98862     5.01091 3.44304e-08 4.96775e-08 3.49251e-10   2.0607   0.8980  0.0204  6.0000  1.0000     30832  0.9000
  0.01178   0.98838     5.03278  3.4885e-08 4.98144e-08 3.54147e-10   2.0607   0.8697  0.0236  6.0000  1.0000     34686  0.9000
  0.01060   0.99505     4.95753 3.67187e-08 4.95479e-08 3.41559e-10   1.8607   0.8765  0.0253  6.0000  1.0000     38540  0.9000
  0.00954    1.0217     4.90897 3.50421e-08 4.90389e-08 3.47153e-10   1.9607   0.8500  0.0180  6.0000  1.0000     42394  0.9000
  0.00859   0.97678     4.80589 3.37899e-08 4.88823e-08  3.4365e-10   2.0607   0.8511  0.0156  6.0000  1.0000     46248  0.9000
  0.00773   0.99814     4.84338 3.35463e-08 4.90336e-08 3.43657e-10   2.0607   0.8210  0.0197  6.0000  1.0000     50102  0.9000
  0.00696   0.99469     4.82116 3.29491e-08 4.90722e-08 3.42958e-10   2.0607   0.8277  0.0149  6.0000  1.0000     53956  0.9000
  0.00626   0.97241      4.7771 3.44134e-08 4.86676e-08 3.48552e-10   1.9607   0.8124  0.0149  6.0000  1.0000     57810  0.9000
  0.00563   0.97042     4.74623 3.47727e-08 4.86354e-08 3.47147e-10   1.9607   0.7815  0.0181  6.0000  1.0000     61664  0.9500
  0.00535    0.9951     4.74247 3.56788e-08 4.85992e-08 3.37364e-10   1.8607   0.7701  0.0153  6.0000  1.0000     65518  0.9500
  0.00508   0.97563     4.69522 3.47546e-08 4.87016e-08 3.42958e-10   1.9607   0.7750  0.0167  6.0000  1.0000     69372  0.9500
  0.00483   0.99448     4.63421  3.5271e-08 4.84343e-08 3.35265e-10   1.8607   0.7769  0.0114  6.0000  1.0000     73226  0.9500
  0.00459    1.0166     4.63264 3.38718e-08 4.85224e-08 3.36664e-10   1.9607   0.7421  0.0143  6.0000  1.0000     77080  0.9500
  0.00436   0.98209      4.6454 3.50593e-08 4.84985e-08 3.45754e-10   1.9607   0.7390  0.0154  6.0000  1.0000     80934  0.9500
  0.00414   0.98831     4.58007 3.37908e-08 4.85464e-08 3.36665e-10   1.9607   0.7231  0.0149  6.0000  1.0000     84788  0.9500
  0.00393    1.0036     4.61135 3.55377e-08 4.83966e-08 3.38062e-10   1.8607   0.7501  0.0148  6.0000  1.0000     88642  0.9500
  0.00374     0.995     4.60005 3.25375e-08 4.82588e-08 3.38762e-10   2.0607   0.7167  0.0136  6.0000  1.0000     92496  0.9500
  0.00355    1.0023     4.52253 3.25132e-08  4.8177e-08 3.37363e-10   2.0607   0.6886  0.0101  6.0000  1.0000     96350  0.9500
  0.00337    1.0102     4.54341 3.37617e-08 4.80305e-08  3.3107e-10   1.9607   0.6606  0.0141  6.0000  1.0000    100204  0.9500
  0.00320    1.0008     4.45871 3.39534e-08 4.82651e-08 3.38063e-10   1.9607   0.6567  0.0151  6.0000  1.0000    104058  0.9500
  0.00304    1.0161     4.43238 3.52727e-08 4.79311e-08 3.31069e-10   1.8607   0.6645  0.0123  6.0000  1.0000    107912  0.9500
  0.00289   0.99787     4.39618 3.56436e-08 4.82168e-08 3.39461e-10   1.8607   0.6300  0.0156  6.0000  1.0000    111766  0.9500
  0.00275   0.98889      4.4484 3.54669e-08 4.82361e-08 3.40161e-10   1.8607   0.6570  0.0118  6.0000  1.0000    115620  0.9500
  0.00261   0.98631     4.32518 3.52025e-08 4.76439e-08 3.36664e-10   1.8607   0.6051  0.0115  6.0000  1.0000    119474  0.9500
  0.00248    1.0228     4.24042 3.47314e-08 4.73931e-08 3.30363e-10   1.8607   0.5384  0.0160  6.0000  1.0000    123328  0.9500
  0.00236    0.9762     4.22426 3.46873e-08 4.69139e-08  3.3316e-10   1.8607   0.5195  0.0211  6.0000  1.0000    127182  0.9500
  0.00224   0.98202     4.19346 3.47824e-08 4.71267e-08 3.33167e-10   1.8607   0.5202  0.0167  6.0000  1.0000    131036  0.9500
  0.00213    1.0081     4.20909 3.45635e-08  4.7113e-08 3.31069e-10   1.8607   0.4850  0.0154  6.0000  1.0000    134890  0.9500
  0.00202   0.97429     4.11826 3.27169e-08 4.64723e-08 3.27573e-10   1.9607   0.4536  0.0203  6.0000  1.0000    138744  0.9500
  0.00192   0.97115     3.92665 3.24014e-08 4.59536e-08 3.24776e-10   1.9607   0.3949  0.0144  6.0000  1.0000    142598  0.9500
  0.00182   0.98815     3.84066 2.84751e-08 4.59531e-08 3.20574e-10   1.9607   0.3941  0.0103  5.7295  1.3787    146452  0.9500
  0.00173    0.9688     3.65422 2.73176e-08 4.56866e-08 3.24077e-10   1.8607   0.3272  0.0179  5.4667  1.7466    150306  0.9500
  0.00165   0.99716      3.6719 1.79179e-08 4.62961e-08 3.19881e-10   2.0607   0.4133  0.0139  4.8500  2.6100    154160  0.9500
  0.00156   0.99079     3.54989 2.03477e-08 4.53027e-08 3.26175e-10   1.8607   0.3936  0.0109  4.7207  2.7910    158014  0.9500
  0.00148   0.99083     3.46147 1.84355e-08 4.54836e-08 3.16377e-10   1.8607   0.3537  0.0079  4.5017  3.0976    161868  0.9500
  0.00141   0.99766      3.4998 1.45857e-08 4.51234e-08 3.17084e-10   1.9607   0.3363  0.0118  4.1131  3.6417    165722  0.9500
  0.00134   0.98943     3.41105 1.37735e-08 4.55758e-08 3.18482e-10   1.8607   0.3848  0.0080  3.6864  4.2390    169576  0.9500
  0.00127   0.97367     3.34498 1.64937e-08 4.55335e-08  3.2058e-10   1.7607   0.3840  0.0137  3.4829  4.5239    173430  0.9500
  0.00121   0.97924     3.24478 1.30011e-08 4.53681e-08 3.14986e-10   1.8607   0.3321  0.0154  3.2879  4.7969    177284  0.9500
  0.00115   0.98583     3.22339 1.47508e-08 4.54614e-08 3.19881e-10   1.7607   0.4222  0.0079  2.9332  5.2935    181138  0.9500
  0.00109    0.9914     3.22026 1.54841e-08 4.55241e-08 3.24769e-10   1.7607   0.4056  0.0157  2.8809  5.3667    184992  0.9500
  0.00104    0.9738     3.16345 1.49457e-08 4.54721e-08 3.17076e-10   1.7607   0.3827  0.0108  2.7817  5.5057    188846  0.9500
  0.00099   0.98089     3.11326 1.30997e-08 4.51875e-08 3.12182e-10   1.7607   0.3617  0.0083  2.6223  5.7287    192700  0.9500
  0.00094   0.98842     3.00732 1.40828e-08 4.53514e-08  3.1428e-10   1.7607   0.3114  0.0067  2.4170  6.0162    196554  0.9500
  0.00089    1.0043     2.99884 1.18681e-08 4.54199e-08 3.17084e-10   1.7607   0.2945  0.0061  2.1061  6.4515    200408  0.9500
  0.00084   0.99064     2.94828  1.1838e-08 4.56323e-08  3.1637e-10   1.7607   0.3713  0.0053  1.7997  6.8805    204262  0.9500
  0.00080   0.99203     2.89674 1.15109e-08 4.57134e-08 3.22678e-10   1.7607   0.3531  0.0065  1.6760  7.0536    208116  0.9500
  0.00076    0.9902     2.91377 1.16239e-08 4.55178e-08 3.18482e-10   1.7607   0.3389  0.0045  1.5304  7.2574    211970  0.9500
  0.00072   0.99606     2.86929 1.07379e-08 4.58274e-08 3.16384e-10   1.7607   0.3153  0.0035  1.3757  7.4741    215824  0.9500
  0.00069    1.0042     2.87661 1.13912e-08 4.58814e-08 3.21272e-10   1.7607   0.3067  0.0051  1.2041  7.7143    219678  0.9500
  0.00065   0.99932     2.85439  1.0439e-08 4.58468e-08 3.22678e-10   1.7607   0.2878  0.0041  1.0436  7.9390    223532  0.9500
  0.00062    0.9945     2.83542 1.02576e-08 4.56974e-08 3.22671e-10   1.7607   0.2942  0.0035  1.0000  8.0000    227386  0.9500
  0.00059   0.99249     2.82725 1.03045e-08 4.57073e-08 3.17776e-10   1.7607   0.2312  0.0042  1.0000  8.0000    231240  0.9500
  0.00056    1.0014     2.84054 9.79659e-09  4.5899e-08 3.17084e-10   1.7607   0.2434  0.0032  1.0000  8.0000    235094  0.9500
  0.00053   0.99913     2.84784 1.02226e-08 4.62011e-08 3.20573e-10   1.7607   0.2714  0.0047  1.0000  8.0000    238948  0.9500
  0.00051    1.0022     2.82946  1.0337e-08 4.61178e-08 3.22678e-10   1.7607   0.2574  0.0054  1.0000  8.0000    242802  0.9500
  0.00048    0.9953     2.77808 1.04465e-08 4.59109e-08 3.20573e-10   1.7607   0.2115  0.0029  1.0000  8.0000    246656  0.9500
  0.00046   0.99717     2.76322  1.0286e-08 4.57832e-08 3.21979e-10   1.7607   0.1881  0.0024  1.0000  8.0000    250510  0.9500
  0.00043   0.99536     2.76697 9.98513e-09 4.58804e-08 3.19182e-10   1.7607   0.1876  0.0030  1.0000  8.0000    254364  0.9500
  0.00041    1.0027     2.79651 1.00324e-08 4.61522e-08 3.17776e-10   1.7607   0.2133  0.0035  1.0000  8.0000    258218  0.9500
  0.00039   0.99518     2.78511  1.0949e-08 4.60114e-08 3.22678e-10   1.7607   0.1928  0.0033  1.0000  8.0000    262072  0.9500
  0.00037   0.99548      2.7718  1.0164e-08 4.59863e-08 3.24776e-10   1.7607   0.1796  0.0022  1.0000  8.0000    265926  0.9500
  0.00035   0.99776     2.77464  9.9759e-09 4.58103e-08 3.23378e-10   1.7607   0.1770  0.0018  1.0000  8.0000    269780  0.9500
  0.00034   0.99966     2.75462 9.77248e-09 4.59974e-08 3.20573e-10   1.7607   0.1637  0.0010  1.0000  8.0000    273634  0.9500
  0.00032   0.99512     2.74672 9.94148e-09 4.60811e-08  3.2128e-10   1.7607   0.1585  0.0018  1.0000  8.0000    277488  0.9500
  0.00030   0.99727     2.75481 9.93603e-09 4.59459e-08 3.24077e-10   1.7607   0.1515  0.0012  1.0000  8.0000    281342  0.9500
  0.00029   0.99791     2.75414 9.86834e-09 4.59185e-08 3.23377e-10   1.7607   0.1528  0.0016  1.0000  8.0000    285196  0.9500
  0.00027   0.99508     2.73541 9.96301e-09 4.62314e-08 3.21972e-10   1.7607   0.1479  0.0017  1.0000  8.0000    289050  0.8000
  0.00022   0.99656     2.73557  9.9914e-09 4.61007e-08 3.20573e-10   1.7607   0.1297  0.0007  1.0000  8.0000    292904  0.8000
  0.00017   0.99963     2.73591 9.86916e-09 4.62023e-08 3.19874e-10   1.7607   0.1222  0.0005  1.0000  8.0000    296758  0.8000
  0.00014   0.99912     2.73935 9.94155e-09 4.60068e-08  3.2407e-10   1.7607   0.1186  0.0004  1.0000  8.0000    300612  0.8000
  0.00011    0.9988     2.72843 9.93771e-09 4.64914e-08 3.23377e-10   1.7607   0.1129  0.0002  1.0000  8.0000    304466  0.8000
  0.00009   0.99757     2.72773 1.00546e-08 4.64131e-08 3.22671e-10   1.7607   0.1121  0.0005  1.0000  8.0000    308320  0.8000
  0.00007   0.99889      2.7275 9.99017e-09 4.64674e-08 3.25475e-10   1.7607   0.1098  0.0004  1.0000  8.0000    312174  0.8000
  0.00000   0.99581     2.73245 1.00286e-08 4.63998e-08  3.2337e-10            0.0547  0.0004  1.0000  8.0000    316028

BB estimate of min-dist (placement) wirelength: 273
bb_cost recomputed from scratch: 2.72747
timing_cost recomputed from scratch: 1.00431e-08
delay_cost recomputed from scratch: 4.6543e-08

Completed placement consistency check successfully.

Swaps called: 316115

Placement estimated critical path delay: 1.76069 ns
Placement cost: 0.995613, bb_cost: 2.72747, td_cost: 1.00431e-08, delay_cost: 4.6543e-08
Placement total # of swap attempts: 316115
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.55 seconds.
Build rr_graph took 0.12 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 629, total available wire length 9600, ratio 0.0655208
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 2.06069 ns
Routing iteration took 0.01 seconds.

Routing iteration: 4
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 2.06069 ns
Routing iteration took 0.01 seconds.

Routing iteration: 7
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 2.06069 ns
Routing iteration took 0.01 seconds.

Routing iteration: 10
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 2.06069 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Successfully routed after 12 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -15192636
Circuit successfully routed with a channel width factor of 160.


Average number of bends per net: 1.88889  Maximum # of bends: 8

Number of routed nets (nonglobal): 81
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 665, average net length: 8.20988
	Maximum net length: 30

Wirelength results in terms of physical segments...
	Total wiring segments used: 254, average wire segments per net: 3.13580
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	20	11.2000  	160
1	10	7.00000  	160
2	14	5.40000  	160
3	16	11.0000  	160
4	23	14.4000  	160
5	24	17.8000  	160

Y - Directed channels: i	max occ	av_occ		capacity
0	1	0.400000 	160
1	3	1.20000  	160
2	5	2.60000  	160
3	11	8.80000  	160
4	18	16.4000  	160
5	40	36.8000  	160

Total tracks in x-direction: 960, in y-direction: 960

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 623259
	Total used logic block area: 174513

Routing area (in minimum width transistor areas)...
	Total routing area: 480992., per logic tile: 19239.7

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0661

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0661

Nets on critical path: 3 normal, 0 global.
Total logic delay: 9.5769e-10 (s), total net delay: 1.103e-09 (s)
Final critical path: 2.06069 ns
f_max: 485.274 MHz

Least slack in design: -2.06069 ns

Routing took 0.21 seconds.
The entire flow of VPR took 0.9 seconds.
