Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\15.0\University_Program\Computer_Systems\DE1-SoC\DE1-SoC_Computer\verilog\Audio_Subsystem.qsys --block-symbol-file --output-directory=C:\altera\15.0\University_Program\Computer_Systems\DE1-SoC\DE1-SoC_Computer\verilog\Audio_Subsystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Audio_Subsystem.qsys
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 15.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 15.0]
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 15.0]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\15.0\University_Program\Computer_Systems\DE1-SoC\DE1-SoC_Computer\verilog\Audio_Subsystem.qsys --synthesis=VERILOG --output-directory=C:\altera\15.0\University_Program\Computer_Systems\DE1-SoC\DE1-SoC_Computer\verilog\Audio_Subsystem\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Audio_Subsystem.qsys
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 15.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 15.0]
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 15.0]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: Audio_Subsystem: Generating Audio_Subsystem "Audio_Subsystem" for QUARTUS_SYNTH
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: rst_controller: "Audio_Subsystem" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "Audio_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Audio_Subsystem: Done "Audio_Subsystem" with 6 modules, 14 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
