Implemented core combinational logic (instruction decoder, ALU, branch procesor) of 16-bit processor in iVerilog. Will be implementing sequential components and porting to FPGA board. 
