{"design__instance__count": 196, "design__instance__area": 4131.37, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0027794132474809885, "power__switching__total": 0.0005310142878443003, "power__leakage__total": 4.1679758311374826e-08, "power__total": 0.003310469212010503, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.003175, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.003175, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.586287, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.591333, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.586287, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.591333, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.001779, "clock__skew__worst_setup": -0.00648, "timing__hold__ws": 0.270376, "timing__setup__ws": -0.207211, "timing__hold__tns": 0.0, "timing__setup__tns": -0.207211, "timing__hold__wns": 0.0, "timing__setup__wns": -0.207211, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.270376, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.207211, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 91.98 109.9", "design__core__bbox": "6.72 15.68 85.12 94.08", "design__io": 8, "design__die__area": 10108.6, "design__core__area": 6146.56, "design__instance__count__stdcell": 196, "design__instance__area__stdcell": 4131.37, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.672143, "design__instance__utilization__stdcell": 0.672143, "floorplan__design__io": 6, "design__io__hpwl": 521800, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2946.72, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 122, "route__net__special": 2, "route__drc_errors__iter:1": 25, "route__wirelength__iter:1": 3022, "route__drc_errors__iter:2": 1, "route__wirelength__iter:2": 2968, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 2985, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 2983, "route__drc_errors": 0, "route__wirelength": 2983, "route__vias": 640, "route__vias__singlecut": 640, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 186.78, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.005281, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.005281, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.308355, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.126739, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.126739, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.126739, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.308355, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.126739, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.002203, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.002203, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27262, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.136899, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.27262, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.599277, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.002552, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.002552, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582741, "timing__setup__ws__corner:min_tt_025C_5v00": 4.629484, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582741, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.629484, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.004218, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.004218, "timing__hold__ws__corner:min_ss_125C_4v50": 1.302252, "timing__setup__ws__corner:min_ss_125C_4v50": -0.058471, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.058471, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.058471, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.302252, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.058471, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.001779, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.001779, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.270376, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.159438, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.270376, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.623745, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.003878, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.003878, "timing__hold__ws__corner:max_tt_025C_5v00": 0.590617, "timing__setup__ws__corner:max_tt_025C_5v00": 4.546609, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.590617, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.546609, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.00648, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.00648, "timing__hold__ws__corner:max_ss_125C_4v50": 1.315552, "timing__setup__ws__corner:max_ss_125C_4v50": -0.207211, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.207211, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.207211, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.315552, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.207211, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.00268, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.00268, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.275359, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.109932, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.275359, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.57017, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99411, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00128879, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00589243, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00851994, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00115368, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00851994, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00129, "ir__drop__worst": 0.00589, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}