|snake_top
clk => clk.IN1
rst_n => rst_n.IN10
key0_right => key0_right.IN2
key1_left => key1_left.IN2
key2_down => key2_down.IN2
key3_up => key3_up.IN2
vga_hsync << VGA_control:VGA_control_inst.vga_hs
vga_vsync << VGA_control:VGA_control_inst.vga_vs
rgb[0] << VGA_control:VGA_control_inst.vga_rgb
rgb[1] << VGA_control:VGA_control_inst.vga_rgb
rgb[2] << VGA_control:VGA_control_inst.vga_rgb
rgb[3] << VGA_control:VGA_control_inst.vga_rgb
rgb[4] << VGA_control:VGA_control_inst.vga_rgb
rgb[5] << VGA_control:VGA_control_inst.vga_rgb
rgb[6] << VGA_control:VGA_control_inst.vga_rgb
rgb[7] << VGA_control:VGA_control_inst.vga_rgb
rgb[8] << VGA_control:VGA_control_inst.vga_rgb
rgb[9] << VGA_control:VGA_control_inst.vga_rgb
rgb[10] << VGA_control:VGA_control_inst.vga_rgb
rgb[11] << VGA_control:VGA_control_inst.vga_rgb
rgb[12] << VGA_control:VGA_control_inst.vga_rgb
rgb[13] << VGA_control:VGA_control_inst.vga_rgb
rgb[14] << VGA_control:VGA_control_inst.vga_rgb
rgb[15] << VGA_control:VGA_control_inst.vga_rgb
stcp << top_seg_595:top_seg_595_inst.stcp
shcp << top_seg_595:top_seg_595_inst.shcp
ds << top_seg_595:top_seg_595_inst.ds
oe << top_seg_595:top_seg_595_inst.oe
LED << LED_reg.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|snake_top|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|snake_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|key_filter:key_filter_inst1
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|key_filter:key_filter_inst2
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|key_filter:key_filter_inst3
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|key_filter:key_filter_inst4
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|game_ctrl_unit:game_ctrl_unit_inst
clk => fact_status[0]~reg0.CLK
clk => fact_status[1]~reg0.CLK
clk => game_status[0]~reg0.CLK
clk => game_status[1]~reg0.CLK
clk => snake_display~reg0.CLK
clk => flash_cnt[0].CLK
clk => flash_cnt[1].CLK
clk => flash_cnt[2].CLK
clk => flash_cnt[3].CLK
clk => flash_cnt[4].CLK
clk => flash_cnt[5].CLK
clk => flash_cnt[6].CLK
clk => flash_cnt[7].CLK
clk => flash_cnt[8].CLK
clk => flash_cnt[9].CLK
clk => flash_cnt[10].CLK
clk => flash_cnt[11].CLK
clk => flash_cnt[12].CLK
clk => flash_cnt[13].CLK
clk => flash_cnt[14].CLK
clk => flash_cnt[15].CLK
clk => flash_cnt[16].CLK
clk => flash_cnt[17].CLK
clk => flash_cnt[18].CLK
clk => flash_cnt[19].CLK
clk => flash_cnt[20].CLK
clk => flash_cnt[21].CLK
clk => flash_cnt[22].CLK
clk => flash_cnt[23].CLK
clk => flash_cnt[24].CLK
clk => flash_cnt[25].CLK
clk => flash_cnt[26].CLK
clk => flash_cnt[27].CLK
clk => flash_cnt[28].CLK
clk => flash_cnt[29].CLK
clk => flash_cnt[30].CLK
clk => flash_cnt[31].CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => cnt_clk[3].CLK
clk => cnt_clk[4].CLK
clk => cnt_clk[5].CLK
clk => cnt_clk[6].CLK
clk => cnt_clk[7].CLK
clk => cnt_clk[8].CLK
clk => cnt_clk[9].CLK
clk => cnt_clk[10].CLK
clk => cnt_clk[11].CLK
clk => cnt_clk[12].CLK
clk => cnt_clk[13].CLK
clk => cnt_clk[14].CLK
clk => cnt_clk[15].CLK
clk => cnt_clk[16].CLK
clk => cnt_clk[17].CLK
clk => cnt_clk[18].CLK
clk => cnt_clk[19].CLK
clk => cnt_clk[20].CLK
clk => cnt_clk[21].CLK
clk => cnt_clk[22].CLK
clk => cnt_clk[23].CLK
clk => cnt_clk[24].CLK
clk => cnt_clk[25].CLK
clk => cnt_clk[26].CLK
clk => cnt_clk[27].CLK
clk => cnt_clk[28].CLK
clk => cnt_clk[29].CLK
clk => cnt_clk[30].CLK
clk => cnt_clk[31].CLK
clk => cnt_clk[32].CLK
rst_n => fact_status[0]~reg0.ACLR
rst_n => fact_status[1]~reg0.ACLR
rst_n => game_status[0]~reg0.ACLR
rst_n => game_status[1]~reg0.ACLR
rst_n => snake_display~reg0.PRESET
rst_n => flash_cnt[0].ACLR
rst_n => flash_cnt[1].ACLR
rst_n => flash_cnt[2].ACLR
rst_n => flash_cnt[3].ACLR
rst_n => flash_cnt[4].ACLR
rst_n => flash_cnt[5].ACLR
rst_n => flash_cnt[6].ACLR
rst_n => flash_cnt[7].ACLR
rst_n => flash_cnt[8].ACLR
rst_n => flash_cnt[9].ACLR
rst_n => flash_cnt[10].ACLR
rst_n => flash_cnt[11].ACLR
rst_n => flash_cnt[12].ACLR
rst_n => flash_cnt[13].ACLR
rst_n => flash_cnt[14].ACLR
rst_n => flash_cnt[15].ACLR
rst_n => flash_cnt[16].ACLR
rst_n => flash_cnt[17].ACLR
rst_n => flash_cnt[18].ACLR
rst_n => flash_cnt[19].ACLR
rst_n => flash_cnt[20].ACLR
rst_n => flash_cnt[21].ACLR
rst_n => flash_cnt[22].ACLR
rst_n => flash_cnt[23].ACLR
rst_n => flash_cnt[24].ACLR
rst_n => flash_cnt[25].ACLR
rst_n => flash_cnt[26].ACLR
rst_n => flash_cnt[27].ACLR
rst_n => flash_cnt[28].ACLR
rst_n => flash_cnt[29].ACLR
rst_n => flash_cnt[30].ACLR
rst_n => flash_cnt[31].ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_clk[3].ACLR
rst_n => cnt_clk[4].ACLR
rst_n => cnt_clk[5].ACLR
rst_n => cnt_clk[6].ACLR
rst_n => cnt_clk[7].ACLR
rst_n => cnt_clk[8].ACLR
rst_n => cnt_clk[9].ACLR
rst_n => cnt_clk[10].ACLR
rst_n => cnt_clk[11].ACLR
rst_n => cnt_clk[12].ACLR
rst_n => cnt_clk[13].ACLR
rst_n => cnt_clk[14].ACLR
rst_n => cnt_clk[15].ACLR
rst_n => cnt_clk[16].ACLR
rst_n => cnt_clk[17].ACLR
rst_n => cnt_clk[18].ACLR
rst_n => cnt_clk[19].ACLR
rst_n => cnt_clk[20].ACLR
rst_n => cnt_clk[21].ACLR
rst_n => cnt_clk[22].ACLR
rst_n => cnt_clk[23].ACLR
rst_n => cnt_clk[24].ACLR
rst_n => cnt_clk[25].ACLR
rst_n => cnt_clk[26].ACLR
rst_n => cnt_clk[27].ACLR
rst_n => cnt_clk[28].ACLR
rst_n => cnt_clk[29].ACLR
rst_n => cnt_clk[30].ACLR
rst_n => cnt_clk[31].ACLR
rst_n => cnt_clk[32].ACLR
key0_right => fact_status.OUTPUTSELECT
key0_right => fact_status.OUTPUTSELECT
key0_right => always0.IN1
key0_right => comb.IN0
key1_left => fact_status.OUTPUTSELECT
key1_left => fact_status.OUTPUTSELECT
key1_left => always0.IN0
key1_left => comb.IN1
key2_down => fact_status.OUTPUTSELECT
key2_down => fact_status.OUTPUTSELECT
key2_down => always0.IN1
key2_down => comb.IN1
key3_up => any_key_pressed.IN1
hit_wall => comb.IN0
hit_body => comb.IN1
hit_stone => comb.IN1
bcd_data[0] => ~NO_FANOUT~
bcd_data[1] => ~NO_FANOUT~
bcd_data[2] => ~NO_FANOUT~
bcd_data[3] => ~NO_FANOUT~
bcd_data[4] => ~NO_FANOUT~
bcd_data[5] => ~NO_FANOUT~
bcd_data[6] => ~NO_FANOUT~
bcd_data[7] => ~NO_FANOUT~
bcd_data[8] => LessThan0.IN8
bcd_data[9] => LessThan0.IN7
bcd_data[10] => LessThan0.IN6
bcd_data[11] => LessThan0.IN5
snake_display <= snake_display~reg0.DB_MAX_OUTPUT_PORT_TYPE
fact_status[0] <= fact_status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fact_status[1] <= fact_status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_status[0] <= game_status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_status[1] <= game_status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_signal <= clear_signal.DB_MAX_OUTPUT_PORT_TYPE
start_signal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|apple_generate:apple_generate_inst
clk => hit_stone~reg0.CLK
clk => add_cube~reg0.CLK
clk => apple_y[0]~reg0.CLK
clk => apple_y[1]~reg0.CLK
clk => apple_y[2]~reg0.CLK
clk => apple_y[3]~reg0.CLK
clk => apple_y[4]~reg0.CLK
clk => apple_x[0]~reg0.CLK
clk => apple_x[1]~reg0.CLK
clk => apple_x[2]~reg0.CLK
clk => apple_x[3]~reg0.CLK
clk => apple_x[4]~reg0.CLK
clk => apple_x[5]~reg0.CLK
clk => random_num[0].CLK
clk => random_num[1].CLK
clk => random_num[2].CLK
clk => random_num[3].CLK
clk => random_num[4].CLK
clk => random_num[5].CLK
clk => random_num[6].CLK
clk => random_num[7].CLK
clk => random_num[8].CLK
clk => random_num[9].CLK
clk => random_num[10].CLK
rst_n => hit_stone~reg0.ACLR
rst_n => add_cube~reg0.ACLR
rst_n => apple_y[0]~reg0.ACLR
rst_n => apple_y[1]~reg0.PRESET
rst_n => apple_y[2]~reg0.ACLR
rst_n => apple_y[3]~reg0.PRESET
rst_n => apple_y[4]~reg0.ACLR
rst_n => apple_x[0]~reg0.ACLR
rst_n => apple_x[1]~reg0.ACLR
rst_n => apple_x[2]~reg0.PRESET
rst_n => apple_x[3]~reg0.ACLR
rst_n => apple_x[4]~reg0.PRESET
rst_n => apple_x[5]~reg0.ACLR
rst_n => random_num[0].PRESET
rst_n => random_num[1].ACLR
rst_n => random_num[2].ACLR
rst_n => random_num[3].ACLR
rst_n => random_num[4].ACLR
rst_n => random_num[5].ACLR
rst_n => random_num[6].ACLR
rst_n => random_num[7].ACLR
rst_n => random_num[8].ACLR
rst_n => random_num[9].ACLR
rst_n => random_num[10].ACLR
head_x[0] => Equal0.IN5
head_x[0] => LessThan11.IN12
head_x[0] => LessThan12.IN12
head_x[0] => LessThan13.IN12
head_x[0] => LessThan14.IN12
head_x[0] => LessThan15.IN12
head_x[0] => LessThan16.IN12
head_x[0] => LessThan17.IN12
head_x[0] => LessThan22.IN12
head_x[0] => LessThan23.IN12
head_x[1] => Equal0.IN4
head_x[1] => LessThan11.IN11
head_x[1] => LessThan12.IN11
head_x[1] => LessThan13.IN11
head_x[1] => LessThan14.IN11
head_x[1] => LessThan15.IN11
head_x[1] => LessThan16.IN11
head_x[1] => LessThan17.IN11
head_x[1] => LessThan22.IN11
head_x[1] => LessThan23.IN11
head_x[2] => Equal0.IN3
head_x[2] => LessThan11.IN10
head_x[2] => LessThan12.IN10
head_x[2] => LessThan13.IN10
head_x[2] => LessThan14.IN10
head_x[2] => LessThan15.IN10
head_x[2] => LessThan16.IN10
head_x[2] => LessThan17.IN10
head_x[2] => LessThan22.IN10
head_x[2] => LessThan23.IN10
head_x[3] => Equal0.IN2
head_x[3] => LessThan11.IN9
head_x[3] => LessThan12.IN9
head_x[3] => LessThan13.IN9
head_x[3] => LessThan14.IN9
head_x[3] => LessThan15.IN9
head_x[3] => LessThan16.IN9
head_x[3] => LessThan17.IN9
head_x[3] => LessThan22.IN9
head_x[3] => LessThan23.IN9
head_x[4] => Equal0.IN1
head_x[4] => LessThan11.IN8
head_x[4] => LessThan12.IN8
head_x[4] => LessThan13.IN8
head_x[4] => LessThan14.IN8
head_x[4] => LessThan15.IN8
head_x[4] => LessThan16.IN8
head_x[4] => LessThan17.IN8
head_x[4] => LessThan22.IN8
head_x[4] => LessThan23.IN8
head_x[5] => Equal0.IN0
head_x[5] => LessThan11.IN7
head_x[5] => LessThan12.IN7
head_x[5] => LessThan13.IN7
head_x[5] => LessThan14.IN7
head_x[5] => LessThan15.IN7
head_x[5] => LessThan16.IN7
head_x[5] => LessThan17.IN7
head_x[5] => LessThan22.IN7
head_x[5] => LessThan23.IN7
head_y[0] => Equal1.IN6
head_y[0] => LessThan4.IN12
head_y[0] => LessThan5.IN12
head_y[0] => LessThan18.IN12
head_y[0] => LessThan19.IN12
head_y[0] => LessThan20.IN12
head_y[0] => LessThan21.IN12
head_y[0] => LessThan24.IN12
head_y[0] => LessThan25.IN12
head_y[1] => Equal1.IN5
head_y[1] => LessThan4.IN11
head_y[1] => LessThan5.IN11
head_y[1] => LessThan18.IN11
head_y[1] => LessThan19.IN11
head_y[1] => LessThan20.IN11
head_y[1] => LessThan21.IN11
head_y[1] => LessThan24.IN11
head_y[1] => LessThan25.IN11
head_y[2] => Equal1.IN4
head_y[2] => LessThan4.IN10
head_y[2] => LessThan5.IN10
head_y[2] => LessThan18.IN10
head_y[2] => LessThan19.IN10
head_y[2] => LessThan20.IN10
head_y[2] => LessThan21.IN10
head_y[2] => LessThan24.IN10
head_y[2] => LessThan25.IN10
head_y[3] => Equal1.IN3
head_y[3] => LessThan4.IN9
head_y[3] => LessThan5.IN9
head_y[3] => LessThan18.IN9
head_y[3] => LessThan19.IN9
head_y[3] => LessThan20.IN9
head_y[3] => LessThan21.IN9
head_y[3] => LessThan24.IN9
head_y[3] => LessThan25.IN9
head_y[4] => Equal1.IN2
head_y[4] => LessThan4.IN8
head_y[4] => LessThan5.IN8
head_y[4] => LessThan18.IN8
head_y[4] => LessThan19.IN8
head_y[4] => LessThan20.IN8
head_y[4] => LessThan21.IN8
head_y[4] => LessThan24.IN8
head_y[4] => LessThan25.IN8
head_y[5] => Equal1.IN1
head_y[5] => LessThan4.IN7
head_y[5] => LessThan5.IN7
head_y[5] => LessThan18.IN7
head_y[5] => LessThan19.IN7
head_y[5] => LessThan20.IN7
head_y[5] => LessThan21.IN7
head_y[5] => LessThan24.IN7
head_y[5] => LessThan25.IN7
fact_status[0] => Equal4.IN0
fact_status[0] => Equal5.IN31
fact_status[1] => Equal4.IN31
fact_status[1] => Equal5.IN0
apple_x[0] <= apple_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_x[1] <= apple_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_x[2] <= apple_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_x[3] <= apple_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_x[4] <= apple_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_x[5] <= apple_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_y[0] <= apple_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_y[1] <= apple_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_y[2] <= apple_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_y[3] <= apple_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
apple_y[4] <= apple_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_stone <= hit_stone~reg0.DB_MAX_OUTPUT_PORT_TYPE
add_cube <= add_cube~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|snake:snake_inst
clk => addcube_state.CLK
clk => cube_num[0].CLK
clk => cube_num[1].CLK
clk => cube_num[2].CLK
clk => cube_num[3].CLK
clk => is_exist[0].CLK
clk => is_exist[1].CLK
clk => is_exist[2].CLK
clk => is_exist[3].CLK
clk => is_exist[4].CLK
clk => is_exist[5].CLK
clk => is_exist[6].CLK
clk => is_exist[7].CLK
clk => is_exist[8].CLK
clk => is_exist[9].CLK
clk => is_exist[10].CLK
clk => is_exist[11].CLK
clk => is_exist[12].CLK
clk => is_exist[13].CLK
clk => is_exist[14].CLK
clk => is_exist[15].CLK
clk => hit_body~reg0.CLK
clk => hit_wall~reg0.CLK
clk => cube_y[0][0].CLK
clk => cube_y[0][1].CLK
clk => cube_y[0][2].CLK
clk => cube_y[0][3].CLK
clk => cube_y[0][4].CLK
clk => cube_y[0][5].CLK
clk => cube_y[1][0].CLK
clk => cube_y[1][1].CLK
clk => cube_y[1][2].CLK
clk => cube_y[1][3].CLK
clk => cube_y[1][4].CLK
clk => cube_y[1][5].CLK
clk => cube_y[2][0].CLK
clk => cube_y[2][1].CLK
clk => cube_y[2][2].CLK
clk => cube_y[2][3].CLK
clk => cube_y[2][4].CLK
clk => cube_y[2][5].CLK
clk => cube_y[3][0].CLK
clk => cube_y[3][1].CLK
clk => cube_y[3][2].CLK
clk => cube_y[3][3].CLK
clk => cube_y[3][4].CLK
clk => cube_y[3][5].CLK
clk => cube_y[4][0].CLK
clk => cube_y[4][1].CLK
clk => cube_y[4][2].CLK
clk => cube_y[4][3].CLK
clk => cube_y[4][4].CLK
clk => cube_y[4][5].CLK
clk => cube_y[5][0].CLK
clk => cube_y[5][1].CLK
clk => cube_y[5][2].CLK
clk => cube_y[5][3].CLK
clk => cube_y[5][4].CLK
clk => cube_y[5][5].CLK
clk => cube_y[6][0].CLK
clk => cube_y[6][1].CLK
clk => cube_y[6][2].CLK
clk => cube_y[6][3].CLK
clk => cube_y[6][4].CLK
clk => cube_y[6][5].CLK
clk => cube_y[7][0].CLK
clk => cube_y[7][1].CLK
clk => cube_y[7][2].CLK
clk => cube_y[7][3].CLK
clk => cube_y[7][4].CLK
clk => cube_y[7][5].CLK
clk => cube_y[8][0].CLK
clk => cube_y[8][1].CLK
clk => cube_y[8][2].CLK
clk => cube_y[8][3].CLK
clk => cube_y[8][4].CLK
clk => cube_y[8][5].CLK
clk => cube_y[9][0].CLK
clk => cube_y[9][1].CLK
clk => cube_y[9][2].CLK
clk => cube_y[9][3].CLK
clk => cube_y[9][4].CLK
clk => cube_y[9][5].CLK
clk => cube_y[10][0].CLK
clk => cube_y[10][1].CLK
clk => cube_y[10][2].CLK
clk => cube_y[10][3].CLK
clk => cube_y[10][4].CLK
clk => cube_y[10][5].CLK
clk => cube_y[11][0].CLK
clk => cube_y[11][1].CLK
clk => cube_y[11][2].CLK
clk => cube_y[11][3].CLK
clk => cube_y[11][4].CLK
clk => cube_y[11][5].CLK
clk => cube_y[12][0].CLK
clk => cube_y[12][1].CLK
clk => cube_y[12][2].CLK
clk => cube_y[12][3].CLK
clk => cube_y[12][4].CLK
clk => cube_y[12][5].CLK
clk => cube_y[13][0].CLK
clk => cube_y[13][1].CLK
clk => cube_y[13][2].CLK
clk => cube_y[13][3].CLK
clk => cube_y[13][4].CLK
clk => cube_y[13][5].CLK
clk => cube_y[14][0].CLK
clk => cube_y[14][1].CLK
clk => cube_y[14][2].CLK
clk => cube_y[14][3].CLK
clk => cube_y[14][4].CLK
clk => cube_y[14][5].CLK
clk => cube_y[15][0].CLK
clk => cube_y[15][1].CLK
clk => cube_y[15][2].CLK
clk => cube_y[15][3].CLK
clk => cube_y[15][4].CLK
clk => cube_y[15][5].CLK
clk => cube_x[0][0].CLK
clk => cube_x[0][1].CLK
clk => cube_x[0][2].CLK
clk => cube_x[0][3].CLK
clk => cube_x[0][4].CLK
clk => cube_x[0][5].CLK
clk => cube_x[1][0].CLK
clk => cube_x[1][1].CLK
clk => cube_x[1][2].CLK
clk => cube_x[1][3].CLK
clk => cube_x[1][4].CLK
clk => cube_x[1][5].CLK
clk => cube_x[2][0].CLK
clk => cube_x[2][1].CLK
clk => cube_x[2][2].CLK
clk => cube_x[2][3].CLK
clk => cube_x[2][4].CLK
clk => cube_x[2][5].CLK
clk => cube_x[3][0].CLK
clk => cube_x[3][1].CLK
clk => cube_x[3][2].CLK
clk => cube_x[3][3].CLK
clk => cube_x[3][4].CLK
clk => cube_x[3][5].CLK
clk => cube_x[4][0].CLK
clk => cube_x[4][1].CLK
clk => cube_x[4][2].CLK
clk => cube_x[4][3].CLK
clk => cube_x[4][4].CLK
clk => cube_x[4][5].CLK
clk => cube_x[5][0].CLK
clk => cube_x[5][1].CLK
clk => cube_x[5][2].CLK
clk => cube_x[5][3].CLK
clk => cube_x[5][4].CLK
clk => cube_x[5][5].CLK
clk => cube_x[6][0].CLK
clk => cube_x[6][1].CLK
clk => cube_x[6][2].CLK
clk => cube_x[6][3].CLK
clk => cube_x[6][4].CLK
clk => cube_x[6][5].CLK
clk => cube_x[7][0].CLK
clk => cube_x[7][1].CLK
clk => cube_x[7][2].CLK
clk => cube_x[7][3].CLK
clk => cube_x[7][4].CLK
clk => cube_x[7][5].CLK
clk => cube_x[8][0].CLK
clk => cube_x[8][1].CLK
clk => cube_x[8][2].CLK
clk => cube_x[8][3].CLK
clk => cube_x[8][4].CLK
clk => cube_x[8][5].CLK
clk => cube_x[9][0].CLK
clk => cube_x[9][1].CLK
clk => cube_x[9][2].CLK
clk => cube_x[9][3].CLK
clk => cube_x[9][4].CLK
clk => cube_x[9][5].CLK
clk => cube_x[10][0].CLK
clk => cube_x[10][1].CLK
clk => cube_x[10][2].CLK
clk => cube_x[10][3].CLK
clk => cube_x[10][4].CLK
clk => cube_x[10][5].CLK
clk => cube_x[11][0].CLK
clk => cube_x[11][1].CLK
clk => cube_x[11][2].CLK
clk => cube_x[11][3].CLK
clk => cube_x[11][4].CLK
clk => cube_x[11][5].CLK
clk => cube_x[12][0].CLK
clk => cube_x[12][1].CLK
clk => cube_x[12][2].CLK
clk => cube_x[12][3].CLK
clk => cube_x[12][4].CLK
clk => cube_x[12][5].CLK
clk => cube_x[13][0].CLK
clk => cube_x[13][1].CLK
clk => cube_x[13][2].CLK
clk => cube_x[13][3].CLK
clk => cube_x[13][4].CLK
clk => cube_x[13][5].CLK
clk => cube_x[14][0].CLK
clk => cube_x[14][1].CLK
clk => cube_x[14][2].CLK
clk => cube_x[14][3].CLK
clk => cube_x[14][4].CLK
clk => cube_x[14][5].CLK
clk => cube_x[15][0].CLK
clk => cube_x[15][1].CLK
clk => cube_x[15][2].CLK
clk => cube_x[15][3].CLK
clk => cube_x[15][4].CLK
clk => cube_x[15][5].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => clk_cnt[16].CLK
clk => clk_cnt[17].CLK
clk => clk_cnt[18].CLK
clk => clk_cnt[19].CLK
clk => clk_cnt[20].CLK
clk => clk_cnt[21].CLK
clk => clk_cnt[22].CLK
clk => clk_cnt[23].CLK
clk => clk_cnt[24].CLK
clk => clk_cnt[25].CLK
clk => clk_cnt[26].CLK
clk => clk_cnt[27].CLK
clk => clk_cnt[28].CLK
clk => clk_cnt[29].CLK
clk => clk_cnt[30].CLK
clk => clk_cnt[31].CLK
clk => speed[0].CLK
clk => speed[1].CLK
clk => speed[2].CLK
clk => speed[3].CLK
clk => speed[4].CLK
clk => speed[5].CLK
clk => speed[6].CLK
clk => speed[7].CLK
clk => speed[8].CLK
clk => speed[9].CLK
clk => speed[10].CLK
clk => speed[11].CLK
clk => speed[12].CLK
clk => speed[13].CLK
clk => speed[14].CLK
clk => speed[15].CLK
clk => speed[16].CLK
clk => speed[17].CLK
clk => speed[18].CLK
clk => speed[19].CLK
clk => speed[20].CLK
clk => speed[21].CLK
clk => speed[22].CLK
clk => speed[23].CLK
clk => direct_r~1.DATAIN
rst_n => hit_body~reg0.ACLR
rst_n => hit_wall~reg0.ACLR
rst_n => cube_y[0][0].PRESET
rst_n => cube_y[0][1].ACLR
rst_n => cube_y[0][2].PRESET
rst_n => cube_y[0][3].ACLR
rst_n => cube_y[0][4].ACLR
rst_n => cube_y[0][5].ACLR
rst_n => cube_y[1][0].PRESET
rst_n => cube_y[1][1].ACLR
rst_n => cube_y[1][2].PRESET
rst_n => cube_y[1][3].ACLR
rst_n => cube_y[1][4].ACLR
rst_n => cube_y[1][5].ACLR
rst_n => cube_y[2][0].PRESET
rst_n => cube_y[2][1].ACLR
rst_n => cube_y[2][2].PRESET
rst_n => cube_y[2][3].ACLR
rst_n => cube_y[2][4].ACLR
rst_n => cube_y[2][5].ACLR
rst_n => cube_y[3][0].PRESET
rst_n => cube_y[3][1].ACLR
rst_n => cube_y[3][2].PRESET
rst_n => cube_y[3][3].ACLR
rst_n => cube_y[3][4].ACLR
rst_n => cube_y[3][5].ACLR
rst_n => cube_y[4][0].PRESET
rst_n => cube_y[4][1].ACLR
rst_n => cube_y[4][2].PRESET
rst_n => cube_y[4][3].ACLR
rst_n => cube_y[4][4].ACLR
rst_n => cube_y[4][5].ACLR
rst_n => cube_y[5][0].ACLR
rst_n => cube_y[5][1].ACLR
rst_n => cube_y[5][2].ACLR
rst_n => cube_y[5][3].ACLR
rst_n => cube_y[5][4].ACLR
rst_n => cube_y[5][5].ACLR
rst_n => cube_y[6][0].ACLR
rst_n => cube_y[6][1].ACLR
rst_n => cube_y[6][2].ACLR
rst_n => cube_y[6][3].ACLR
rst_n => cube_y[6][4].ACLR
rst_n => cube_y[6][5].ACLR
rst_n => cube_y[7][0].ACLR
rst_n => cube_y[7][1].ACLR
rst_n => cube_y[7][2].ACLR
rst_n => cube_y[7][3].ACLR
rst_n => cube_y[7][4].ACLR
rst_n => cube_y[7][5].ACLR
rst_n => cube_y[8][0].ACLR
rst_n => cube_y[8][1].ACLR
rst_n => cube_y[8][2].ACLR
rst_n => cube_y[8][3].ACLR
rst_n => cube_y[8][4].ACLR
rst_n => cube_y[8][5].ACLR
rst_n => cube_y[9][0].ACLR
rst_n => cube_y[9][1].ACLR
rst_n => cube_y[9][2].ACLR
rst_n => cube_y[9][3].ACLR
rst_n => cube_y[9][4].ACLR
rst_n => cube_y[9][5].ACLR
rst_n => cube_y[10][0].ACLR
rst_n => cube_y[10][1].ACLR
rst_n => cube_y[10][2].ACLR
rst_n => cube_y[10][3].ACLR
rst_n => cube_y[10][4].ACLR
rst_n => cube_y[10][5].ACLR
rst_n => cube_y[11][0].ACLR
rst_n => cube_y[11][1].ACLR
rst_n => cube_y[11][2].ACLR
rst_n => cube_y[11][3].ACLR
rst_n => cube_y[11][4].ACLR
rst_n => cube_y[11][5].ACLR
rst_n => cube_y[12][0].ACLR
rst_n => cube_y[12][1].ACLR
rst_n => cube_y[12][2].ACLR
rst_n => cube_y[12][3].ACLR
rst_n => cube_y[12][4].ACLR
rst_n => cube_y[12][5].ACLR
rst_n => cube_y[13][0].ACLR
rst_n => cube_y[13][1].ACLR
rst_n => cube_y[13][2].ACLR
rst_n => cube_y[13][3].ACLR
rst_n => cube_y[13][4].ACLR
rst_n => cube_y[13][5].ACLR
rst_n => cube_y[14][0].ACLR
rst_n => cube_y[14][1].ACLR
rst_n => cube_y[14][2].ACLR
rst_n => cube_y[14][3].ACLR
rst_n => cube_y[14][4].ACLR
rst_n => cube_y[14][5].ACLR
rst_n => cube_y[15][0].ACLR
rst_n => cube_y[15][1].ACLR
rst_n => cube_y[15][2].ACLR
rst_n => cube_y[15][3].ACLR
rst_n => cube_y[15][4].ACLR
rst_n => cube_y[15][5].ACLR
rst_n => cube_x[0][0].ACLR
rst_n => cube_x[0][1].PRESET
rst_n => cube_x[0][2].ACLR
rst_n => cube_x[0][3].PRESET
rst_n => cube_x[0][4].ACLR
rst_n => cube_x[0][5].ACLR
rst_n => cube_x[1][0].PRESET
rst_n => cube_x[1][1].ACLR
rst_n => cube_x[1][2].ACLR
rst_n => cube_x[1][3].PRESET
rst_n => cube_x[1][4].ACLR
rst_n => cube_x[1][5].ACLR
rst_n => cube_x[2][0].ACLR
rst_n => cube_x[2][1].ACLR
rst_n => cube_x[2][2].ACLR
rst_n => cube_x[2][3].PRESET
rst_n => cube_x[2][4].ACLR
rst_n => cube_x[2][5].ACLR
rst_n => cube_x[3][0].PRESET
rst_n => cube_x[3][1].PRESET
rst_n => cube_x[3][2].PRESET
rst_n => cube_x[3][3].ACLR
rst_n => cube_x[3][4].ACLR
rst_n => cube_x[3][5].ACLR
rst_n => cube_x[4][0].ACLR
rst_n => cube_x[4][1].PRESET
rst_n => cube_x[4][2].PRESET
rst_n => cube_x[4][3].ACLR
rst_n => cube_x[4][4].ACLR
rst_n => cube_x[4][5].ACLR
rst_n => cube_x[5][0].ACLR
rst_n => cube_x[5][1].ACLR
rst_n => cube_x[5][2].ACLR
rst_n => cube_x[5][3].ACLR
rst_n => cube_x[5][4].ACLR
rst_n => cube_x[5][5].ACLR
rst_n => cube_x[6][0].ACLR
rst_n => cube_x[6][1].ACLR
rst_n => cube_x[6][2].ACLR
rst_n => cube_x[6][3].ACLR
rst_n => cube_x[6][4].ACLR
rst_n => cube_x[6][5].ACLR
rst_n => cube_x[7][0].ACLR
rst_n => cube_x[7][1].ACLR
rst_n => cube_x[7][2].ACLR
rst_n => cube_x[7][3].ACLR
rst_n => cube_x[7][4].ACLR
rst_n => cube_x[7][5].ACLR
rst_n => cube_x[8][0].ACLR
rst_n => cube_x[8][1].ACLR
rst_n => cube_x[8][2].ACLR
rst_n => cube_x[8][3].ACLR
rst_n => cube_x[8][4].ACLR
rst_n => cube_x[8][5].ACLR
rst_n => cube_x[9][0].ACLR
rst_n => cube_x[9][1].ACLR
rst_n => cube_x[9][2].ACLR
rst_n => cube_x[9][3].ACLR
rst_n => cube_x[9][4].ACLR
rst_n => cube_x[9][5].ACLR
rst_n => cube_x[10][0].ACLR
rst_n => cube_x[10][1].ACLR
rst_n => cube_x[10][2].ACLR
rst_n => cube_x[10][3].ACLR
rst_n => cube_x[10][4].ACLR
rst_n => cube_x[10][5].ACLR
rst_n => cube_x[11][0].ACLR
rst_n => cube_x[11][1].ACLR
rst_n => cube_x[11][2].ACLR
rst_n => cube_x[11][3].ACLR
rst_n => cube_x[11][4].ACLR
rst_n => cube_x[11][5].ACLR
rst_n => cube_x[12][0].ACLR
rst_n => cube_x[12][1].ACLR
rst_n => cube_x[12][2].ACLR
rst_n => cube_x[12][3].ACLR
rst_n => cube_x[12][4].ACLR
rst_n => cube_x[12][5].ACLR
rst_n => cube_x[13][0].ACLR
rst_n => cube_x[13][1].ACLR
rst_n => cube_x[13][2].ACLR
rst_n => cube_x[13][3].ACLR
rst_n => cube_x[13][4].ACLR
rst_n => cube_x[13][5].ACLR
rst_n => cube_x[14][0].ACLR
rst_n => cube_x[14][1].ACLR
rst_n => cube_x[14][2].ACLR
rst_n => cube_x[14][3].ACLR
rst_n => cube_x[14][4].ACLR
rst_n => cube_x[14][5].ACLR
rst_n => cube_x[15][0].ACLR
rst_n => cube_x[15][1].ACLR
rst_n => cube_x[15][2].ACLR
rst_n => cube_x[15][3].ACLR
rst_n => cube_x[15][4].ACLR
rst_n => cube_x[15][5].ACLR
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => clk_cnt[10].ACLR
rst_n => clk_cnt[11].ACLR
rst_n => clk_cnt[12].ACLR
rst_n => clk_cnt[13].ACLR
rst_n => clk_cnt[14].ACLR
rst_n => clk_cnt[15].ACLR
rst_n => clk_cnt[16].ACLR
rst_n => clk_cnt[17].ACLR
rst_n => clk_cnt[18].ACLR
rst_n => clk_cnt[19].ACLR
rst_n => clk_cnt[20].ACLR
rst_n => clk_cnt[21].ACLR
rst_n => clk_cnt[22].ACLR
rst_n => clk_cnt[23].ACLR
rst_n => clk_cnt[24].ACLR
rst_n => clk_cnt[25].ACLR
rst_n => clk_cnt[26].ACLR
rst_n => clk_cnt[27].ACLR
rst_n => clk_cnt[28].ACLR
rst_n => clk_cnt[29].ACLR
rst_n => clk_cnt[30].ACLR
rst_n => clk_cnt[31].ACLR
rst_n => speed[0].ACLR
rst_n => speed[1].ACLR
rst_n => speed[2].ACLR
rst_n => speed[3].ACLR
rst_n => speed[4].ACLR
rst_n => speed[5].PRESET
rst_n => speed[6].ACLR
rst_n => speed[7].ACLR
rst_n => speed[8].ACLR
rst_n => speed[9].ACLR
rst_n => speed[10].PRESET
rst_n => speed[11].PRESET
rst_n => speed[12].PRESET
rst_n => speed[13].PRESET
rst_n => speed[14].ACLR
rst_n => speed[15].PRESET
rst_n => speed[16].ACLR
rst_n => speed[17].PRESET
rst_n => speed[18].PRESET
rst_n => speed[19].PRESET
rst_n => speed[20].PRESET
rst_n => speed[21].PRESET
rst_n => speed[22].ACLR
rst_n => speed[23].PRESET
rst_n => addcube_state.ACLR
rst_n => cube_num[0].PRESET
rst_n => cube_num[1].ACLR
rst_n => cube_num[2].PRESET
rst_n => cube_num[3].ACLR
rst_n => is_exist[0].PRESET
rst_n => is_exist[1].PRESET
rst_n => is_exist[2].PRESET
rst_n => is_exist[3].PRESET
rst_n => is_exist[4].PRESET
rst_n => is_exist[5].ACLR
rst_n => is_exist[6].ACLR
rst_n => is_exist[7].ACLR
rst_n => is_exist[8].ACLR
rst_n => is_exist[9].ACLR
rst_n => is_exist[10].ACLR
rst_n => is_exist[11].ACLR
rst_n => is_exist[12].ACLR
rst_n => is_exist[13].ACLR
rst_n => is_exist[14].ACLR
rst_n => is_exist[15].ACLR
rst_n => direct_r~3.DATAIN
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
key0_right => direct_next.DATAA
key0_right => direct_next.DATAA
key1_left => direct_next.OUTPUTSELECT
key1_left => direct_next.OUTPUTSELECT
key1_left => Selector15.IN1
key1_left => Selector15.IN2
key2_down => direct_next.DATAA
key2_down => direct_next.DATAA
key3_up => direct_next.OUTPUTSELECT
key3_up => direct_next.OUTPUTSELECT
key3_up => Selector13.IN2
key3_up => Selector13.IN3
pos_x[0] => LessThan0.IN20
pos_x[0] => LessThan1.IN20
pos_x[1] => LessThan0.IN19
pos_x[1] => LessThan1.IN19
pos_x[2] => LessThan0.IN18
pos_x[2] => LessThan1.IN18
pos_x[3] => LessThan0.IN17
pos_x[3] => LessThan1.IN17
pos_x[4] => Equal37.IN5
pos_x[4] => Equal39.IN5
pos_x[4] => Equal41.IN5
pos_x[4] => Equal43.IN5
pos_x[4] => Equal45.IN5
pos_x[4] => Equal47.IN5
pos_x[4] => Equal49.IN5
pos_x[4] => Equal51.IN5
pos_x[4] => Equal53.IN5
pos_x[4] => Equal55.IN5
pos_x[4] => Equal57.IN5
pos_x[4] => Equal59.IN5
pos_x[4] => Equal61.IN5
pos_x[4] => Equal63.IN5
pos_x[4] => Equal65.IN5
pos_x[4] => Equal67.IN5
pos_x[4] => LessThan0.IN16
pos_x[4] => LessThan1.IN16
pos_x[4] => Equal69.IN31
pos_x[4] => Equal71.IN3
pos_x[5] => Equal37.IN4
pos_x[5] => Equal39.IN4
pos_x[5] => Equal41.IN4
pos_x[5] => Equal43.IN4
pos_x[5] => Equal45.IN4
pos_x[5] => Equal47.IN4
pos_x[5] => Equal49.IN4
pos_x[5] => Equal51.IN4
pos_x[5] => Equal53.IN4
pos_x[5] => Equal55.IN4
pos_x[5] => Equal57.IN4
pos_x[5] => Equal59.IN4
pos_x[5] => Equal61.IN4
pos_x[5] => Equal63.IN4
pos_x[5] => Equal65.IN4
pos_x[5] => Equal67.IN4
pos_x[5] => LessThan0.IN15
pos_x[5] => LessThan1.IN15
pos_x[5] => Equal69.IN30
pos_x[5] => Equal71.IN2
pos_x[6] => Equal37.IN3
pos_x[6] => Equal39.IN3
pos_x[6] => Equal41.IN3
pos_x[6] => Equal43.IN3
pos_x[6] => Equal45.IN3
pos_x[6] => Equal47.IN3
pos_x[6] => Equal49.IN3
pos_x[6] => Equal51.IN3
pos_x[6] => Equal53.IN3
pos_x[6] => Equal55.IN3
pos_x[6] => Equal57.IN3
pos_x[6] => Equal59.IN3
pos_x[6] => Equal61.IN3
pos_x[6] => Equal63.IN3
pos_x[6] => Equal65.IN3
pos_x[6] => Equal67.IN3
pos_x[6] => LessThan0.IN14
pos_x[6] => LessThan1.IN14
pos_x[6] => Equal69.IN29
pos_x[6] => Equal71.IN1
pos_x[7] => Equal37.IN2
pos_x[7] => Equal39.IN2
pos_x[7] => Equal41.IN2
pos_x[7] => Equal43.IN2
pos_x[7] => Equal45.IN2
pos_x[7] => Equal47.IN2
pos_x[7] => Equal49.IN2
pos_x[7] => Equal51.IN2
pos_x[7] => Equal53.IN2
pos_x[7] => Equal55.IN2
pos_x[7] => Equal57.IN2
pos_x[7] => Equal59.IN2
pos_x[7] => Equal61.IN2
pos_x[7] => Equal63.IN2
pos_x[7] => Equal65.IN2
pos_x[7] => Equal67.IN2
pos_x[7] => LessThan0.IN13
pos_x[7] => LessThan1.IN13
pos_x[7] => Equal69.IN28
pos_x[7] => Equal71.IN31
pos_x[8] => Equal37.IN1
pos_x[8] => Equal39.IN1
pos_x[8] => Equal41.IN1
pos_x[8] => Equal43.IN1
pos_x[8] => Equal45.IN1
pos_x[8] => Equal47.IN1
pos_x[8] => Equal49.IN1
pos_x[8] => Equal51.IN1
pos_x[8] => Equal53.IN1
pos_x[8] => Equal55.IN1
pos_x[8] => Equal57.IN1
pos_x[8] => Equal59.IN1
pos_x[8] => Equal61.IN1
pos_x[8] => Equal63.IN1
pos_x[8] => Equal65.IN1
pos_x[8] => Equal67.IN1
pos_x[8] => LessThan0.IN12
pos_x[8] => LessThan1.IN12
pos_x[8] => Equal69.IN27
pos_x[8] => Equal71.IN30
pos_x[9] => Equal37.IN0
pos_x[9] => Equal39.IN0
pos_x[9] => Equal41.IN0
pos_x[9] => Equal43.IN0
pos_x[9] => Equal45.IN0
pos_x[9] => Equal47.IN0
pos_x[9] => Equal49.IN0
pos_x[9] => Equal51.IN0
pos_x[9] => Equal53.IN0
pos_x[9] => Equal55.IN0
pos_x[9] => Equal57.IN0
pos_x[9] => Equal59.IN0
pos_x[9] => Equal61.IN0
pos_x[9] => Equal63.IN0
pos_x[9] => Equal65.IN0
pos_x[9] => Equal67.IN0
pos_x[9] => LessThan0.IN11
pos_x[9] => LessThan1.IN11
pos_x[9] => Equal69.IN26
pos_x[9] => Equal71.IN0
pos_y[0] => LessThan2.IN20
pos_y[0] => LessThan3.IN20
pos_y[1] => LessThan2.IN19
pos_y[1] => LessThan3.IN19
pos_y[2] => LessThan2.IN18
pos_y[2] => LessThan3.IN18
pos_y[3] => LessThan2.IN17
pos_y[3] => LessThan3.IN17
pos_y[4] => Equal38.IN5
pos_y[4] => Equal40.IN5
pos_y[4] => Equal42.IN5
pos_y[4] => Equal44.IN5
pos_y[4] => Equal46.IN5
pos_y[4] => Equal48.IN5
pos_y[4] => Equal50.IN5
pos_y[4] => Equal52.IN5
pos_y[4] => Equal54.IN5
pos_y[4] => Equal56.IN5
pos_y[4] => Equal58.IN5
pos_y[4] => Equal60.IN5
pos_y[4] => Equal62.IN5
pos_y[4] => Equal64.IN5
pos_y[4] => Equal66.IN5
pos_y[4] => Equal68.IN5
pos_y[4] => LessThan2.IN16
pos_y[4] => LessThan3.IN16
pos_y[4] => Equal70.IN31
pos_y[4] => Equal72.IN3
pos_y[5] => Equal38.IN4
pos_y[5] => Equal40.IN4
pos_y[5] => Equal42.IN4
pos_y[5] => Equal44.IN4
pos_y[5] => Equal46.IN4
pos_y[5] => Equal48.IN4
pos_y[5] => Equal50.IN4
pos_y[5] => Equal52.IN4
pos_y[5] => Equal54.IN4
pos_y[5] => Equal56.IN4
pos_y[5] => Equal58.IN4
pos_y[5] => Equal60.IN4
pos_y[5] => Equal62.IN4
pos_y[5] => Equal64.IN4
pos_y[5] => Equal66.IN4
pos_y[5] => Equal68.IN4
pos_y[5] => LessThan2.IN15
pos_y[5] => LessThan3.IN15
pos_y[5] => Equal70.IN30
pos_y[5] => Equal72.IN31
pos_y[6] => Equal38.IN3
pos_y[6] => Equal40.IN3
pos_y[6] => Equal42.IN3
pos_y[6] => Equal44.IN3
pos_y[6] => Equal46.IN3
pos_y[6] => Equal48.IN3
pos_y[6] => Equal50.IN3
pos_y[6] => Equal52.IN3
pos_y[6] => Equal54.IN3
pos_y[6] => Equal56.IN3
pos_y[6] => Equal58.IN3
pos_y[6] => Equal60.IN3
pos_y[6] => Equal62.IN3
pos_y[6] => Equal64.IN3
pos_y[6] => Equal66.IN3
pos_y[6] => Equal68.IN3
pos_y[6] => LessThan2.IN14
pos_y[6] => LessThan3.IN14
pos_y[6] => Equal70.IN29
pos_y[6] => Equal72.IN2
pos_y[7] => Equal38.IN2
pos_y[7] => Equal40.IN2
pos_y[7] => Equal42.IN2
pos_y[7] => Equal44.IN2
pos_y[7] => Equal46.IN2
pos_y[7] => Equal48.IN2
pos_y[7] => Equal50.IN2
pos_y[7] => Equal52.IN2
pos_y[7] => Equal54.IN2
pos_y[7] => Equal56.IN2
pos_y[7] => Equal58.IN2
pos_y[7] => Equal60.IN2
pos_y[7] => Equal62.IN2
pos_y[7] => Equal64.IN2
pos_y[7] => Equal66.IN2
pos_y[7] => Equal68.IN2
pos_y[7] => LessThan2.IN13
pos_y[7] => LessThan3.IN13
pos_y[7] => Equal70.IN28
pos_y[7] => Equal72.IN1
pos_y[8] => Equal38.IN1
pos_y[8] => Equal40.IN1
pos_y[8] => Equal42.IN1
pos_y[8] => Equal44.IN1
pos_y[8] => Equal46.IN1
pos_y[8] => Equal48.IN1
pos_y[8] => Equal50.IN1
pos_y[8] => Equal52.IN1
pos_y[8] => Equal54.IN1
pos_y[8] => Equal56.IN1
pos_y[8] => Equal58.IN1
pos_y[8] => Equal60.IN1
pos_y[8] => Equal62.IN1
pos_y[8] => Equal64.IN1
pos_y[8] => Equal66.IN1
pos_y[8] => Equal68.IN1
pos_y[8] => LessThan2.IN12
pos_y[8] => LessThan3.IN12
pos_y[8] => Equal70.IN27
pos_y[8] => Equal72.IN0
pos_y[9] => Equal38.IN0
pos_y[9] => Equal40.IN0
pos_y[9] => Equal42.IN0
pos_y[9] => Equal44.IN0
pos_y[9] => Equal46.IN0
pos_y[9] => Equal48.IN0
pos_y[9] => Equal50.IN0
pos_y[9] => Equal52.IN0
pos_y[9] => Equal54.IN0
pos_y[9] => Equal56.IN0
pos_y[9] => Equal58.IN0
pos_y[9] => Equal60.IN0
pos_y[9] => Equal62.IN0
pos_y[9] => Equal64.IN0
pos_y[9] => Equal66.IN0
pos_y[9] => Equal68.IN0
pos_y[9] => LessThan2.IN11
pos_y[9] => LessThan3.IN11
pos_y[9] => Equal70.IN26
pos_y[9] => Equal72.IN30
head_x[0] <= cube_x[0][0].DB_MAX_OUTPUT_PORT_TYPE
head_x[1] <= cube_x[0][1].DB_MAX_OUTPUT_PORT_TYPE
head_x[2] <= cube_x[0][2].DB_MAX_OUTPUT_PORT_TYPE
head_x[3] <= cube_x[0][3].DB_MAX_OUTPUT_PORT_TYPE
head_x[4] <= cube_x[0][4].DB_MAX_OUTPUT_PORT_TYPE
head_x[5] <= cube_x[0][5].DB_MAX_OUTPUT_PORT_TYPE
head_y[0] <= cube_y[0][0].DB_MAX_OUTPUT_PORT_TYPE
head_y[1] <= cube_y[0][1].DB_MAX_OUTPUT_PORT_TYPE
head_y[2] <= cube_y[0][2].DB_MAX_OUTPUT_PORT_TYPE
head_y[3] <= cube_y[0][3].DB_MAX_OUTPUT_PORT_TYPE
head_y[4] <= cube_y[0][4].DB_MAX_OUTPUT_PORT_TYPE
head_y[5] <= cube_y[0][5].DB_MAX_OUTPUT_PORT_TYPE
body_status[0] <= get_body_status.DB_MAX_OUTPUT_PORT_TYPE
body_status[1] <= get_body_status.DB_MAX_OUTPUT_PORT_TYPE
body_status[2] <= get_body_status.DB_MAX_OUTPUT_PORT_TYPE
body_status[3] <= get_body_status.DB_MAX_OUTPUT_PORT_TYPE
add_cube => cube_num.OUTPUTSELECT
add_cube => cube_num.OUTPUTSELECT
add_cube => cube_num.OUTPUTSELECT
add_cube => cube_num.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => is_exist.OUTPUTSELECT
add_cube => addcube_state.OUTPUTSELECT
add_cube => addcube_state.OUTPUTSELECT
game_status[0] => Equal0.IN1
game_status[0] => Equal2.IN1
game_status[1] => Equal0.IN0
game_status[1] => Equal2.IN0
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
snake_display => snake_show.DATAB
fact_status[0] => Decoder0.IN1
fact_status[0] => speed.DATAA
fact_status[0] => speed.DATAA
fact_status[1] => Decoder0.IN0
fact_status[1] => speed.DATAA
hit_body <= hit_body~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_wall <= hit_wall~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_show[0] <= snake_show[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
snake_show[1] <= snake_show[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|VGA_control:VGA_control_inst
clk => clk.IN1
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => cnt[25].ACLR
rst_n => cnt[26].ACLR
rst_n => cnt[27].ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_clk[3].ACLR
rst_n => cnt_clk[4].ACLR
rst_n => cnt_clk[5].ACLR
rst_n => cnt_clk[6].ACLR
rst_n => cnt_clk[7].ACLR
rst_n => cnt_clk[8].ACLR
rst_n => cnt_clk[9].ACLR
rst_n => cnt_clk[10].ACLR
rst_n => cnt_clk[11].ACLR
rst_n => cnt_clk[12].ACLR
rst_n => cnt_clk[13].ACLR
rst_n => cnt_clk[14].ACLR
rst_n => cnt_clk[15].ACLR
rst_n => cnt_clk[16].ACLR
rst_n => cnt_clk[17].ACLR
rst_n => cnt_clk[18].ACLR
rst_n => cnt_clk[19].ACLR
rst_n => cnt_clk[20].ACLR
rst_n => cnt_clk[21].ACLR
rst_n => cnt_clk[22].ACLR
rst_n => cnt_clk[23].ACLR
rst_n => cnt_clk[24].ACLR
rst_n => cnt_clk[25].ACLR
rst_n => cnt_clk[26].ACLR
rst_n => cnt_clk[27].ACLR
rst_n => cnt_clk[28].ACLR
rst_n => vga_hs~reg0.PRESET
rst_n => vga_vs~reg0.PRESET
rst_n => cnt_hs[0].ACLR
rst_n => cnt_hs[1].ACLR
rst_n => cnt_hs[2].ACLR
rst_n => cnt_hs[3].ACLR
rst_n => cnt_hs[4].ACLR
rst_n => cnt_hs[5].ACLR
rst_n => cnt_hs[6].ACLR
rst_n => cnt_hs[7].ACLR
rst_n => cnt_hs[8].ACLR
rst_n => cnt_hs[9].ACLR
rst_n => cnt_vs[0].ACLR
rst_n => cnt_vs[1].ACLR
rst_n => cnt_vs[2].ACLR
rst_n => cnt_vs[3].ACLR
rst_n => cnt_vs[4].ACLR
rst_n => cnt_vs[5].ACLR
rst_n => cnt_vs[6].ACLR
rst_n => cnt_vs[7].ACLR
rst_n => cnt_vs[8].ACLR
rst_n => cnt_vs[9].ACLR
rst_n => cnt_rom_address[0].ACLR
rst_n => cnt_rom_address[1].ACLR
rst_n => cnt_rom_address[2].ACLR
rst_n => cnt_rom_address[3].ACLR
rst_n => cnt_rom_address[4].ACLR
rst_n => cnt_rom_address[5].ACLR
rst_n => cnt_rom_address[6].ACLR
rst_n => cnt_rom_address[7].ACLR
rst_n => cnt_rom_address[8].ACLR
rst_n => cnt_rom_address[9].ACLR
rst_n => cnt_rom_address[10].ACLR
rst_n => cnt_rom_address[11].ACLR
rst_n => cnt_rom_address[12].ACLR
rst_n => cnt_rom_address[13].ACLR
rst_n => vga_rgb[23]~reg0.ENA
rst_n => vga_rgb[22]~reg0.ENA
rst_n => vga_rgb[21]~reg0.ENA
rst_n => vga_rgb[20]~reg0.ENA
rst_n => vga_rgb[19]~reg0.ENA
rst_n => vga_rgb[18]~reg0.ENA
rst_n => vga_rgb[17]~reg0.ENA
rst_n => vga_rgb[16]~reg0.ENA
rst_n => vga_rgb[15]~reg0.ENA
rst_n => vga_rgb[14]~reg0.ENA
rst_n => vga_rgb[13]~reg0.ENA
rst_n => vga_rgb[12]~reg0.ENA
rst_n => vga_rgb[11]~reg0.ENA
rst_n => vga_rgb[10]~reg0.ENA
rst_n => vga_rgb[9]~reg0.ENA
rst_n => vga_rgb[8]~reg0.ENA
rst_n => vga_rgb[7]~reg0.ENA
rst_n => vga_rgb[6]~reg0.ENA
rst_n => vga_rgb[5]~reg0.ENA
rst_n => vga_rgb[4]~reg0.ENA
rst_n => vga_rgb[3]~reg0.ENA
rst_n => vga_rgb[2]~reg0.ENA
rst_n => vga_rgb[1]~reg0.ENA
rst_n => vga_rgb[0]~reg0.ENA
snake_show[0] => Equal8.IN1
snake_show[0] => Equal11.IN1
snake_show[0] => Equal12.IN0
snake_show[0] => Equal13.IN1
snake_show[1] => Equal8.IN0
snake_show[1] => Equal11.IN0
snake_show[1] => Equal12.IN1
snake_show[1] => Equal13.IN0
game_status[0] => Equal1.IN1
game_status[0] => Equal2.IN1
game_status[0] => Equal3.IN0
game_status[0] => Equal5.IN1
game_status[1] => Equal1.IN0
game_status[1] => Equal2.IN0
game_status[1] => Equal3.IN1
game_status[1] => Equal5.IN0
bcd_data[0] => Mux203.IN19
bcd_data[1] => Mux203.IN18
bcd_data[2] => Mux203.IN17
bcd_data[3] => Mux203.IN16
bcd_data[4] => Mux202.IN19
bcd_data[5] => Mux202.IN18
bcd_data[6] => Mux202.IN17
bcd_data[7] => Mux202.IN16
bcd_data[8] => Mux201.IN19
bcd_data[8] => Equal4.IN0
bcd_data[9] => Mux201.IN18
bcd_data[9] => Equal4.IN3
bcd_data[10] => Mux201.IN17
bcd_data[10] => Equal4.IN2
bcd_data[11] => Mux201.IN16
bcd_data[11] => Equal4.IN1
bcd_data_best[0] => Mux68.IN19
bcd_data_best[1] => Mux68.IN18
bcd_data_best[2] => Mux68.IN17
bcd_data_best[3] => Mux68.IN16
bcd_data_best[4] => Mux67.IN19
bcd_data_best[5] => Mux67.IN18
bcd_data_best[6] => Mux67.IN17
bcd_data_best[7] => Mux67.IN16
bcd_data_best[8] => Mux66.IN19
bcd_data_best[9] => Mux66.IN18
bcd_data_best[10] => Mux66.IN17
bcd_data_best[11] => Mux66.IN16
apple_x[0] => Equal6.IN5
apple_x[1] => Equal6.IN4
apple_x[2] => Equal6.IN3
apple_x[3] => Equal6.IN2
apple_x[4] => Equal6.IN1
apple_x[5] => Equal6.IN0
apple_y[0] => Equal7.IN5
apple_y[1] => Equal7.IN4
apple_y[2] => Equal7.IN3
apple_y[3] => Equal7.IN2
apple_y[4] => Equal7.IN1
fact_status[0] => Equal9.IN0
fact_status[0] => Equal10.IN31
fact_status[1] => Equal9.IN31
fact_status[1] => Equal10.IN0
pos_x[0] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[1] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[2] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[3] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[4] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[5] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[6] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[7] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[8] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_x[9] <= pos_x.DB_MAX_OUTPUT_PORT_TYPE
pos_y[0] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[1] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[2] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[3] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[4] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[5] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[6] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[7] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[8] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
pos_y[9] <= pos_y.DB_MAX_OUTPUT_PORT_TYPE
body_status[0] => Decoder0.IN3
body_status[0] => Decoder1.IN2
body_status[1] => Decoder0.IN2
body_status[1] => Decoder1.IN1
body_status[1] => Decoder2.IN2
body_status[2] => Decoder0.IN1
body_status[2] => Decoder2.IN1
body_status[3] => Decoder0.IN0
body_status[3] => Decoder1.IN0
body_status[3] => Decoder2.IN0
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[16] <= vga_rgb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[17] <= vga_rgb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[18] <= vga_rgb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[19] <= vga_rgb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[20] <= vga_rgb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[21] <= vga_rgb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[22] <= vga_rgb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[23] <= vga_rgb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank_n <= en.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|VGA_control:VGA_control_inst|rom:rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t7a1:auto_generated.address_a[0]
address_a[1] => altsyncram_t7a1:auto_generated.address_a[1]
address_a[2] => altsyncram_t7a1:auto_generated.address_a[2]
address_a[3] => altsyncram_t7a1:auto_generated.address_a[3]
address_a[4] => altsyncram_t7a1:auto_generated.address_a[4]
address_a[5] => altsyncram_t7a1:auto_generated.address_a[5]
address_a[6] => altsyncram_t7a1:auto_generated.address_a[6]
address_a[7] => altsyncram_t7a1:auto_generated.address_a[7]
address_a[8] => altsyncram_t7a1:auto_generated.address_a[8]
address_a[9] => altsyncram_t7a1:auto_generated.address_a[9]
address_a[10] => altsyncram_t7a1:auto_generated.address_a[10]
address_a[11] => altsyncram_t7a1:auto_generated.address_a[11]
address_a[12] => altsyncram_t7a1:auto_generated.address_a[12]
address_a[13] => altsyncram_t7a1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t7a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t7a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t7a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t7a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t7a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t7a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t7a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t7a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t7a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t7a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t7a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t7a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t7a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t7a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t7a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t7a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t7a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t7a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t7a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t7a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t7a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t7a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t7a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t7a1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_hob:mux2.result[0]
q_a[1] <= mux_hob:mux2.result[1]
q_a[2] <= mux_hob:mux2.result[2]
q_a[3] <= mux_hob:mux2.result[3]
q_a[4] <= mux_hob:mux2.result[4]
q_a[5] <= mux_hob:mux2.result[5]
q_a[6] <= mux_hob:mux2.result[6]
q_a[7] <= mux_hob:mux2.result[7]
q_a[8] <= mux_hob:mux2.result[8]
q_a[9] <= mux_hob:mux2.result[9]
q_a[10] <= mux_hob:mux2.result[10]
q_a[11] <= mux_hob:mux2.result[11]
q_a[12] <= mux_hob:mux2.result[12]
q_a[13] <= mux_hob:mux2.result[13]
q_a[14] <= mux_hob:mux2.result[14]
q_a[15] <= mux_hob:mux2.result[15]
q_a[16] <= mux_hob:mux2.result[16]
q_a[17] <= mux_hob:mux2.result[17]
q_a[18] <= mux_hob:mux2.result[18]
q_a[19] <= mux_hob:mux2.result[19]
q_a[20] <= mux_hob:mux2.result[20]
q_a[21] <= mux_hob:mux2.result[21]
q_a[22] <= mux_hob:mux2.result[22]
q_a[23] <= mux_hob:mux2.result[23]


|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|mux_hob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|snake_top|score_ctrl:score_ctrl_inst
clk => bin_data_best[0].CLK
clk => bin_data_best[1].CLK
clk => bin_data_best[2].CLK
clk => bin_data_best[3].CLK
clk => bin_data_best[4].CLK
clk => bin_data_best[5].CLK
clk => bin_data_best[6].CLK
clk => bin_data_best[7].CLK
clk => bin_data[0].CLK
clk => bin_data[1].CLK
clk => bin_data[2].CLK
clk => bin_data[3].CLK
clk => bin_data[4].CLK
clk => bin_data[5].CLK
clk => bin_data[6].CLK
clk => bin_data[7].CLK
rst_n => bin_data[0].ACLR
rst_n => bin_data[1].ACLR
rst_n => bin_data[2].ACLR
rst_n => bin_data[3].ACLR
rst_n => bin_data[4].ACLR
rst_n => bin_data[5].ACLR
rst_n => bin_data[6].ACLR
rst_n => bin_data[7].ACLR
rst_n => bin_data_best[0].ACLR
rst_n => bin_data_best[1].ACLR
rst_n => bin_data_best[2].ACLR
rst_n => bin_data_best[3].ACLR
rst_n => bin_data_best[4].ACLR
rst_n => bin_data_best[5].ACLR
rst_n => bin_data_best[6].ACLR
rst_n => bin_data_best[7].ACLR
add_cube => always0.IN1
game_status[0] => Equal0.IN1
game_status[1] => Equal0.IN0
bcd_data[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[4] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[5] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[6] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[7] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[8] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[9] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[10] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcd_data[11] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[4] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[5] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[6] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[7] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[8] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[9] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[10] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
bcd_data_best[11] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[0] <= bin_data[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[1] <= bin_data[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[2] <= bin_data[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[3] <= bin_data[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[4] <= bin_data[4].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[5] <= bin_data[5].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[6] <= bin_data[6].DB_MAX_OUTPUT_PORT_TYPE
bcd_data2[7] <= bin_data[7].DB_MAX_OUTPUT_PORT_TYPE


|snake_top|top_seg_595:top_seg_595_inst
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
bcd_data[0] => bcd_data[0].IN1
bcd_data[1] => bcd_data[1].IN1
bcd_data[2] => bcd_data[2].IN1
bcd_data[3] => bcd_data[3].IN1
bcd_data[4] => bcd_data[4].IN1
bcd_data[5] => bcd_data[5].IN1
bcd_data[6] => bcd_data[6].IN1
bcd_data[7] => bcd_data[7].IN1
clear_signal => clear_signal.IN1
start_signal => start_signal.IN1
stcp <= seg_595_dynamic:seg_595_dynamic_inst.stcp
shcp <= seg_595_dynamic:seg_595_dynamic_inst.shcp
ds <= seg_595_dynamic:seg_595_dynamic_inst.ds
oe <= seg_595_dynamic:seg_595_dynamic_inst.oe


|snake_top|top_seg_595:top_seg_595_inst|data_gen:data_gen_inst
sys_clk => seg_en~reg0.CLK
sys_clk => data_s[0].CLK
sys_clk => data_s[1].CLK
sys_clk => data_s[2].CLK
sys_clk => data_s[3].CLK
sys_clk => data_s[4].CLK
sys_clk => data_s[5].CLK
sys_clk => data_s[6].CLK
sys_clk => data_s[7].CLK
sys_clk => data_s[8].CLK
sys_clk => data_s[9].CLK
sys_clk => data_s[10].CLK
sys_clk => data_s[11].CLK
sys_clk => data_s[12].CLK
sys_clk => data_s[13].CLK
sys_clk => data_s[14].CLK
sys_clk => data_s[15].CLK
sys_clk => data_ms[0].CLK
sys_clk => data_ms[1].CLK
sys_clk => data_ms[2].CLK
sys_clk => data_ms[3].CLK
sys_clk => data_ms[4].CLK
sys_clk => data_ms[5].CLK
sys_clk => data_ms[6].CLK
sys_clk => data_ms[7].CLK
sys_clk => data_ms[8].CLK
sys_clk => data_ms[9].CLK
sys_clk => data_ms[10].CLK
sys_clk => data_ms[11].CLK
sys_clk => data_ms[12].CLK
sys_clk => data_ms[13].CLK
sys_clk => data_ms[14].CLK
sys_clk => data_ms[15].CLK
sys_clk => cnt_flag.CLK
sys_clk => cnt_100ms[0].CLK
sys_clk => cnt_100ms[1].CLK
sys_clk => cnt_100ms[2].CLK
sys_clk => cnt_100ms[3].CLK
sys_clk => cnt_100ms[4].CLK
sys_clk => cnt_100ms[5].CLK
sys_clk => cnt_100ms[6].CLK
sys_clk => cnt_100ms[7].CLK
sys_clk => cnt_100ms[8].CLK
sys_clk => cnt_100ms[9].CLK
sys_clk => cnt_100ms[10].CLK
sys_clk => cnt_100ms[11].CLK
sys_clk => cnt_100ms[12].CLK
sys_clk => cnt_100ms[13].CLK
sys_clk => cnt_100ms[14].CLK
sys_clk => cnt_100ms[15].CLK
sys_clk => cnt_100ms[16].CLK
sys_clk => cnt_100ms[17].CLK
sys_clk => cnt_100ms[18].CLK
sys_clk => cnt_100ms[19].CLK
sys_clk => cnt_100ms[20].CLK
sys_clk => cnt_100ms[21].CLK
sys_clk => cnt_100ms[22].CLK
sys_rst_n => cnt_100ms[0].ACLR
sys_rst_n => cnt_100ms[1].ACLR
sys_rst_n => cnt_100ms[2].ACLR
sys_rst_n => cnt_100ms[3].ACLR
sys_rst_n => cnt_100ms[4].ACLR
sys_rst_n => cnt_100ms[5].ACLR
sys_rst_n => cnt_100ms[6].ACLR
sys_rst_n => cnt_100ms[7].ACLR
sys_rst_n => cnt_100ms[8].ACLR
sys_rst_n => cnt_100ms[9].ACLR
sys_rst_n => cnt_100ms[10].ACLR
sys_rst_n => cnt_100ms[11].ACLR
sys_rst_n => cnt_100ms[12].ACLR
sys_rst_n => cnt_100ms[13].ACLR
sys_rst_n => cnt_100ms[14].ACLR
sys_rst_n => cnt_100ms[15].ACLR
sys_rst_n => cnt_100ms[16].ACLR
sys_rst_n => cnt_100ms[17].ACLR
sys_rst_n => cnt_100ms[18].ACLR
sys_rst_n => cnt_100ms[19].ACLR
sys_rst_n => cnt_100ms[20].ACLR
sys_rst_n => cnt_100ms[21].ACLR
sys_rst_n => cnt_100ms[22].ACLR
sys_rst_n => data_s[0].ACLR
sys_rst_n => data_s[1].ACLR
sys_rst_n => data_s[2].ACLR
sys_rst_n => data_s[3].ACLR
sys_rst_n => data_s[4].ACLR
sys_rst_n => data_s[5].ACLR
sys_rst_n => data_s[6].ACLR
sys_rst_n => data_s[7].ACLR
sys_rst_n => data_s[8].ACLR
sys_rst_n => data_s[9].ACLR
sys_rst_n => data_s[10].ACLR
sys_rst_n => data_s[11].ACLR
sys_rst_n => data_s[12].ACLR
sys_rst_n => data_s[13].ACLR
sys_rst_n => data_s[14].ACLR
sys_rst_n => data_s[15].ACLR
sys_rst_n => seg_en~reg0.ACLR
sys_rst_n => cnt_flag.ACLR
sys_rst_n => data_ms[0].ACLR
sys_rst_n => data_ms[1].ACLR
sys_rst_n => data_ms[2].ACLR
sys_rst_n => data_ms[3].ACLR
sys_rst_n => data_ms[4].ACLR
sys_rst_n => data_ms[5].ACLR
sys_rst_n => data_ms[6].ACLR
sys_rst_n => data_ms[7].ACLR
sys_rst_n => data_ms[8].ACLR
sys_rst_n => data_ms[9].ACLR
sys_rst_n => data_ms[10].ACLR
sys_rst_n => data_ms[11].ACLR
sys_rst_n => data_ms[12].ACLR
sys_rst_n => data_ms[13].ACLR
sys_rst_n => data_ms[14].ACLR
sys_rst_n => data_ms[15].ACLR
clear_signal => always0.IN1
clear_signal => always1.IN1
clear_signal => always2.IN1
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
clear_signal => data_s.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
start_signal => cnt_100ms.OUTPUTSELECT
data[0] <= data_s[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_s[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_s[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_s[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_s[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_s[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_s[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_s[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_s[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_s[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_s[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_s[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_s[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_s[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_s[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_s[15].DB_MAX_OUTPUT_PORT_TYPE
point[0] <= <GND>
point[1] <= <GND>
point[2] <= <GND>
point[3] <= <GND>
point[4] <= <VCC>
point[5] <= <GND>
seg_en <= seg_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign <= <GND>


|snake_top|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
bcd_data[0] => bcd_data[0].IN1
bcd_data[1] => bcd_data[1].IN1
bcd_data[2] => bcd_data[2].IN1
bcd_data[3] => bcd_data[3].IN1
bcd_data[4] => bcd_data[4].IN1
bcd_data[5] => bcd_data[5].IN1
bcd_data[6] => bcd_data[6].IN1
bcd_data[7] => bcd_data[7].IN1
bcd_data[8] => bcd_data[8].IN1
bcd_data[9] => bcd_data[9].IN1
bcd_data[10] => bcd_data[10].IN1
bcd_data[11] => bcd_data[11].IN1
point[0] => point[0].IN1
point[1] => point[1].IN1
point[2] => point[2].IN1
point[3] => point[3].IN1
point[4] => point[4].IN1
point[5] => point[5].IN1
seg_en => seg_en.IN1
sign => sign.IN1
stcp <= hc595_ctrl:hc595_ctrl_inst.stcp
shcp <= hc595_ctrl:hc595_ctrl_inst.shcp
ds <= hc595_ctrl:hc595_ctrl_inst.ds
oe <= hc595_ctrl:hc595_ctrl_inst.oe


|snake_top|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
bcd_data[0] => bcd_data[0].IN1
bcd_data[1] => bcd_data[1].IN1
bcd_data[2] => bcd_data[2].IN1
bcd_data[3] => bcd_data[3].IN1
bcd_data[4] => bcd_data[4].IN1
bcd_data[5] => bcd_data[5].IN1
bcd_data[6] => bcd_data[6].IN1
bcd_data[7] => bcd_data[7].IN1
point[0] => always0.IN1
point[0] => Mux4.IN7
point[1] => always0.IN1
point[1] => Mux4.IN6
point[2] => always0.IN1
point[2] => Mux4.IN5
point[3] => always0.IN1
point[3] => Mux4.IN4
point[4] => always0.IN1
point[4] => Mux4.IN3
point[5] => always0.IN1
point[5] => Mux4.IN2
seg_en => always5.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sign => always0.IN1
sel[0] <= sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst1
sys_clk => h_hun[0]~reg0.CLK
sys_clk => h_hun[1]~reg0.CLK
sys_clk => h_hun[2]~reg0.CLK
sys_clk => h_hun[3]~reg0.CLK
sys_clk => t_tho[0]~reg0.CLK
sys_clk => t_tho[1]~reg0.CLK
sys_clk => t_tho[2]~reg0.CLK
sys_clk => t_tho[3]~reg0.CLK
sys_clk => tho[0]~reg0.CLK
sys_clk => tho[1]~reg0.CLK
sys_clk => tho[2]~reg0.CLK
sys_clk => tho[3]~reg0.CLK
sys_clk => hun[0]~reg0.CLK
sys_clk => hun[1]~reg0.CLK
sys_clk => hun[2]~reg0.CLK
sys_clk => hun[3]~reg0.CLK
sys_clk => ten[0]~reg0.CLK
sys_clk => ten[1]~reg0.CLK
sys_clk => ten[2]~reg0.CLK
sys_clk => ten[3]~reg0.CLK
sys_clk => unit[0]~reg0.CLK
sys_clk => unit[1]~reg0.CLK
sys_clk => unit[2]~reg0.CLK
sys_clk => unit[3]~reg0.CLK
sys_clk => shift_flag.CLK
sys_clk => data_shift[0].CLK
sys_clk => data_shift[1].CLK
sys_clk => data_shift[2].CLK
sys_clk => data_shift[3].CLK
sys_clk => data_shift[4].CLK
sys_clk => data_shift[5].CLK
sys_clk => data_shift[6].CLK
sys_clk => data_shift[7].CLK
sys_clk => data_shift[8].CLK
sys_clk => data_shift[9].CLK
sys_clk => data_shift[10].CLK
sys_clk => data_shift[11].CLK
sys_clk => data_shift[12].CLK
sys_clk => data_shift[13].CLK
sys_clk => data_shift[14].CLK
sys_clk => data_shift[15].CLK
sys_clk => data_shift[16].CLK
sys_clk => data_shift[17].CLK
sys_clk => data_shift[18].CLK
sys_clk => data_shift[19].CLK
sys_clk => data_shift[20].CLK
sys_clk => data_shift[21].CLK
sys_clk => data_shift[22].CLK
sys_clk => data_shift[23].CLK
sys_clk => data_shift[24].CLK
sys_clk => data_shift[25].CLK
sys_clk => data_shift[26].CLK
sys_clk => data_shift[27].CLK
sys_clk => data_shift[28].CLK
sys_clk => data_shift[29].CLK
sys_clk => data_shift[30].CLK
sys_clk => data_shift[31].CLK
sys_clk => data_shift[32].CLK
sys_clk => data_shift[33].CLK
sys_clk => data_shift[34].CLK
sys_clk => data_shift[35].CLK
sys_clk => data_shift[36].CLK
sys_clk => data_shift[37].CLK
sys_clk => data_shift[38].CLK
sys_clk => data_shift[39].CLK
sys_clk => data_shift[40].CLK
sys_clk => data_shift[41].CLK
sys_clk => data_shift[42].CLK
sys_clk => data_shift[43].CLK
sys_clk => cnt_shift[0].CLK
sys_clk => cnt_shift[1].CLK
sys_clk => cnt_shift[2].CLK
sys_clk => cnt_shift[3].CLK
sys_clk => cnt_shift[4].CLK
sys_rst_n => data_shift[0].ACLR
sys_rst_n => data_shift[1].ACLR
sys_rst_n => data_shift[2].ACLR
sys_rst_n => data_shift[3].ACLR
sys_rst_n => data_shift[4].ACLR
sys_rst_n => data_shift[5].ACLR
sys_rst_n => data_shift[6].ACLR
sys_rst_n => data_shift[7].ACLR
sys_rst_n => data_shift[8].ACLR
sys_rst_n => data_shift[9].ACLR
sys_rst_n => data_shift[10].ACLR
sys_rst_n => data_shift[11].ACLR
sys_rst_n => data_shift[12].ACLR
sys_rst_n => data_shift[13].ACLR
sys_rst_n => data_shift[14].ACLR
sys_rst_n => data_shift[15].ACLR
sys_rst_n => data_shift[16].ACLR
sys_rst_n => data_shift[17].ACLR
sys_rst_n => data_shift[18].ACLR
sys_rst_n => data_shift[19].ACLR
sys_rst_n => data_shift[20].ACLR
sys_rst_n => data_shift[21].ACLR
sys_rst_n => data_shift[22].ACLR
sys_rst_n => data_shift[23].ACLR
sys_rst_n => data_shift[24].ACLR
sys_rst_n => data_shift[25].ACLR
sys_rst_n => data_shift[26].ACLR
sys_rst_n => data_shift[27].ACLR
sys_rst_n => data_shift[28].ACLR
sys_rst_n => data_shift[29].ACLR
sys_rst_n => data_shift[30].ACLR
sys_rst_n => data_shift[31].ACLR
sys_rst_n => data_shift[32].ACLR
sys_rst_n => data_shift[33].ACLR
sys_rst_n => data_shift[34].ACLR
sys_rst_n => data_shift[35].ACLR
sys_rst_n => data_shift[36].ACLR
sys_rst_n => data_shift[37].ACLR
sys_rst_n => data_shift[38].ACLR
sys_rst_n => data_shift[39].ACLR
sys_rst_n => data_shift[40].ACLR
sys_rst_n => data_shift[41].ACLR
sys_rst_n => data_shift[42].ACLR
sys_rst_n => data_shift[43].ACLR
sys_rst_n => h_hun[0]~reg0.ACLR
sys_rst_n => h_hun[1]~reg0.ACLR
sys_rst_n => h_hun[2]~reg0.ACLR
sys_rst_n => h_hun[3]~reg0.ACLR
sys_rst_n => t_tho[0]~reg0.ACLR
sys_rst_n => t_tho[1]~reg0.ACLR
sys_rst_n => t_tho[2]~reg0.ACLR
sys_rst_n => t_tho[3]~reg0.ACLR
sys_rst_n => tho[0]~reg0.ACLR
sys_rst_n => tho[1]~reg0.ACLR
sys_rst_n => tho[2]~reg0.ACLR
sys_rst_n => tho[3]~reg0.ACLR
sys_rst_n => hun[0]~reg0.ACLR
sys_rst_n => hun[1]~reg0.ACLR
sys_rst_n => hun[2]~reg0.ACLR
sys_rst_n => hun[3]~reg0.ACLR
sys_rst_n => ten[0]~reg0.ACLR
sys_rst_n => ten[1]~reg0.ACLR
sys_rst_n => ten[2]~reg0.ACLR
sys_rst_n => ten[3]~reg0.ACLR
sys_rst_n => unit[0]~reg0.ACLR
sys_rst_n => unit[1]~reg0.ACLR
sys_rst_n => unit[2]~reg0.ACLR
sys_rst_n => unit[3]~reg0.ACLR
sys_rst_n => cnt_shift[0].ACLR
sys_rst_n => cnt_shift[1].ACLR
sys_rst_n => cnt_shift[2].ACLR
sys_rst_n => cnt_shift[3].ACLR
sys_rst_n => cnt_shift[4].ACLR
sys_rst_n => shift_flag.ACLR
data[0] => data_shift.DATAB
data[1] => data_shift.DATAB
data[2] => data_shift.DATAB
data[3] => data_shift.DATAB
data[4] => data_shift.DATAB
data[5] => data_shift.DATAB
data[6] => data_shift.DATAB
data[7] => data_shift.DATAB
data[8] => data_shift.DATAB
data[9] => data_shift.DATAB
data[10] => data_shift.DATAB
data[11] => data_shift.DATAB
data[12] => data_shift.DATAB
data[13] => data_shift.DATAB
data[14] => data_shift.DATAB
data[15] => data_shift.DATAB
data[16] => data_shift.DATAB
data[17] => data_shift.DATAB
data[18] => data_shift.DATAB
data[19] => data_shift.DATAB
unit[0] <= unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[3] <= unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[0] <= t_tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[1] <= t_tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[2] <= t_tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[3] <= t_tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[0] <= h_hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[1] <= h_hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[2] <= h_hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[3] <= h_hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst12
sys_clk => h_hun[0]~reg0.CLK
sys_clk => h_hun[1]~reg0.CLK
sys_clk => h_hun[2]~reg0.CLK
sys_clk => h_hun[3]~reg0.CLK
sys_clk => t_tho[0]~reg0.CLK
sys_clk => t_tho[1]~reg0.CLK
sys_clk => t_tho[2]~reg0.CLK
sys_clk => t_tho[3]~reg0.CLK
sys_clk => tho[0]~reg0.CLK
sys_clk => tho[1]~reg0.CLK
sys_clk => tho[2]~reg0.CLK
sys_clk => tho[3]~reg0.CLK
sys_clk => hun[0]~reg0.CLK
sys_clk => hun[1]~reg0.CLK
sys_clk => hun[2]~reg0.CLK
sys_clk => hun[3]~reg0.CLK
sys_clk => ten[0]~reg0.CLK
sys_clk => ten[1]~reg0.CLK
sys_clk => ten[2]~reg0.CLK
sys_clk => ten[3]~reg0.CLK
sys_clk => unit[0]~reg0.CLK
sys_clk => unit[1]~reg0.CLK
sys_clk => unit[2]~reg0.CLK
sys_clk => unit[3]~reg0.CLK
sys_clk => shift_flag.CLK
sys_clk => data_shift[0].CLK
sys_clk => data_shift[1].CLK
sys_clk => data_shift[2].CLK
sys_clk => data_shift[3].CLK
sys_clk => data_shift[4].CLK
sys_clk => data_shift[5].CLK
sys_clk => data_shift[6].CLK
sys_clk => data_shift[7].CLK
sys_clk => data_shift[8].CLK
sys_clk => data_shift[9].CLK
sys_clk => data_shift[10].CLK
sys_clk => data_shift[11].CLK
sys_clk => data_shift[12].CLK
sys_clk => data_shift[13].CLK
sys_clk => data_shift[14].CLK
sys_clk => data_shift[15].CLK
sys_clk => data_shift[16].CLK
sys_clk => data_shift[17].CLK
sys_clk => data_shift[18].CLK
sys_clk => data_shift[19].CLK
sys_clk => data_shift[20].CLK
sys_clk => data_shift[21].CLK
sys_clk => data_shift[22].CLK
sys_clk => data_shift[23].CLK
sys_clk => data_shift[24].CLK
sys_clk => data_shift[25].CLK
sys_clk => data_shift[26].CLK
sys_clk => data_shift[27].CLK
sys_clk => data_shift[28].CLK
sys_clk => data_shift[29].CLK
sys_clk => data_shift[30].CLK
sys_clk => data_shift[31].CLK
sys_clk => data_shift[32].CLK
sys_clk => data_shift[33].CLK
sys_clk => data_shift[34].CLK
sys_clk => data_shift[35].CLK
sys_clk => data_shift[36].CLK
sys_clk => data_shift[37].CLK
sys_clk => data_shift[38].CLK
sys_clk => data_shift[39].CLK
sys_clk => data_shift[40].CLK
sys_clk => data_shift[41].CLK
sys_clk => data_shift[42].CLK
sys_clk => data_shift[43].CLK
sys_clk => cnt_shift[0].CLK
sys_clk => cnt_shift[1].CLK
sys_clk => cnt_shift[2].CLK
sys_clk => cnt_shift[3].CLK
sys_clk => cnt_shift[4].CLK
sys_rst_n => data_shift[0].ACLR
sys_rst_n => data_shift[1].ACLR
sys_rst_n => data_shift[2].ACLR
sys_rst_n => data_shift[3].ACLR
sys_rst_n => data_shift[4].ACLR
sys_rst_n => data_shift[5].ACLR
sys_rst_n => data_shift[6].ACLR
sys_rst_n => data_shift[7].ACLR
sys_rst_n => data_shift[8].ACLR
sys_rst_n => data_shift[9].ACLR
sys_rst_n => data_shift[10].ACLR
sys_rst_n => data_shift[11].ACLR
sys_rst_n => data_shift[12].ACLR
sys_rst_n => data_shift[13].ACLR
sys_rst_n => data_shift[14].ACLR
sys_rst_n => data_shift[15].ACLR
sys_rst_n => data_shift[16].ACLR
sys_rst_n => data_shift[17].ACLR
sys_rst_n => data_shift[18].ACLR
sys_rst_n => data_shift[19].ACLR
sys_rst_n => data_shift[20].ACLR
sys_rst_n => data_shift[21].ACLR
sys_rst_n => data_shift[22].ACLR
sys_rst_n => data_shift[23].ACLR
sys_rst_n => data_shift[24].ACLR
sys_rst_n => data_shift[25].ACLR
sys_rst_n => data_shift[26].ACLR
sys_rst_n => data_shift[27].ACLR
sys_rst_n => data_shift[28].ACLR
sys_rst_n => data_shift[29].ACLR
sys_rst_n => data_shift[30].ACLR
sys_rst_n => data_shift[31].ACLR
sys_rst_n => data_shift[32].ACLR
sys_rst_n => data_shift[33].ACLR
sys_rst_n => data_shift[34].ACLR
sys_rst_n => data_shift[35].ACLR
sys_rst_n => data_shift[36].ACLR
sys_rst_n => data_shift[37].ACLR
sys_rst_n => data_shift[38].ACLR
sys_rst_n => data_shift[39].ACLR
sys_rst_n => data_shift[40].ACLR
sys_rst_n => data_shift[41].ACLR
sys_rst_n => data_shift[42].ACLR
sys_rst_n => data_shift[43].ACLR
sys_rst_n => h_hun[0]~reg0.ACLR
sys_rst_n => h_hun[1]~reg0.ACLR
sys_rst_n => h_hun[2]~reg0.ACLR
sys_rst_n => h_hun[3]~reg0.ACLR
sys_rst_n => t_tho[0]~reg0.ACLR
sys_rst_n => t_tho[1]~reg0.ACLR
sys_rst_n => t_tho[2]~reg0.ACLR
sys_rst_n => t_tho[3]~reg0.ACLR
sys_rst_n => tho[0]~reg0.ACLR
sys_rst_n => tho[1]~reg0.ACLR
sys_rst_n => tho[2]~reg0.ACLR
sys_rst_n => tho[3]~reg0.ACLR
sys_rst_n => hun[0]~reg0.ACLR
sys_rst_n => hun[1]~reg0.ACLR
sys_rst_n => hun[2]~reg0.ACLR
sys_rst_n => hun[3]~reg0.ACLR
sys_rst_n => ten[0]~reg0.ACLR
sys_rst_n => ten[1]~reg0.ACLR
sys_rst_n => ten[2]~reg0.ACLR
sys_rst_n => ten[3]~reg0.ACLR
sys_rst_n => unit[0]~reg0.ACLR
sys_rst_n => unit[1]~reg0.ACLR
sys_rst_n => unit[2]~reg0.ACLR
sys_rst_n => unit[3]~reg0.ACLR
sys_rst_n => cnt_shift[0].ACLR
sys_rst_n => cnt_shift[1].ACLR
sys_rst_n => cnt_shift[2].ACLR
sys_rst_n => cnt_shift[3].ACLR
sys_rst_n => cnt_shift[4].ACLR
sys_rst_n => shift_flag.ACLR
data[0] => data_shift.DATAB
data[1] => data_shift.DATAB
data[2] => data_shift.DATAB
data[3] => data_shift.DATAB
data[4] => data_shift.DATAB
data[5] => data_shift.DATAB
data[6] => data_shift.DATAB
data[7] => data_shift.DATAB
data[8] => data_shift.DATAB
data[9] => data_shift.DATAB
data[10] => data_shift.DATAB
data[11] => data_shift.DATAB
data[12] => data_shift.DATAB
data[13] => data_shift.DATAB
data[14] => data_shift.DATAB
data[15] => data_shift.DATAB
data[16] => data_shift.DATAB
data[17] => data_shift.DATAB
data[18] => data_shift.DATAB
data[19] => data_shift.DATAB
unit[0] <= unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[3] <= unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[0] <= t_tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[1] <= t_tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[2] <= t_tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[3] <= t_tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[0] <= h_hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[1] <= h_hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[2] <= h_hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[3] <= h_hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|snake_top|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst
sys_clk => ds~reg0.CLK
sys_clk => shcp~reg0.CLK
sys_clk => stcp~reg0.CLK
sys_clk => cnt_bit[0].CLK
sys_clk => cnt_bit[1].CLK
sys_clk => cnt_bit[2].CLK
sys_clk => cnt_bit[3].CLK
sys_clk => cnt_4[0].CLK
sys_clk => cnt_4[1].CLK
sys_rst_n => stcp~reg0.ACLR
sys_rst_n => shcp~reg0.ACLR
sys_rst_n => ds~reg0.ACLR
sys_rst_n => cnt_4[0].ACLR
sys_rst_n => cnt_4[1].ACLR
sys_rst_n => cnt_bit[0].ACLR
sys_rst_n => cnt_bit[1].ACLR
sys_rst_n => cnt_bit[2].ACLR
sys_rst_n => cnt_bit[3].ACLR
sys_rst_n => oe.DATAIN
sel[0] => Mux0.IN19
sel[1] => Mux0.IN18
sel[2] => Mux0.IN17
sel[3] => Mux0.IN16
sel[4] => Mux0.IN15
sel[5] => Mux0.IN14
seg[0] => Mux0.IN6
seg[1] => Mux0.IN7
seg[2] => Mux0.IN8
seg[3] => Mux0.IN9
seg[4] => Mux0.IN10
seg[5] => Mux0.IN11
seg[6] => Mux0.IN12
seg[7] => Mux0.IN13
stcp <= stcp~reg0.DB_MAX_OUTPUT_PORT_TYPE
shcp <= shcp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds <= ds~reg0.DB_MAX_OUTPUT_PORT_TYPE
oe <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE


